Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Thu May 25 19:41:53 2023
| Host              : DESKTOP-LJ1PS58 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file mainBD_wrapper_timing_summary_routed.rpt -pb mainBD_wrapper_timing_summary_routed.pb -rpx mainBD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : mainBD_wrapper
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           1           
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.781        0.000                      0                 6062        0.021        0.000                      0                 6062        0.500        0.000                       0                  2012  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                           ------------         ----------      --------------
default_sysclk1_300_clk_p                                       {0.000 1.666}        3.333           300.030         
  clk_out1_mainBD_clk_wiz_1_0                                   {0.000 4.999}        9.999           100.010         
mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {0.000 16.666}       33.333          30.000          
  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK        {0.000 16.666}       33.333          30.000          
  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE      {0.000 33.333}       66.666          15.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
default_sysclk1_300_clk_p                                                                                                                                                                                     0.500        0.000                       0                     1  
  clk_out1_mainBD_clk_wiz_1_0                                     5.781        0.000                      0                 5656        0.021        0.000                      0                 5656        4.457        0.000                       0                  1738  
  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.092        0.000                      0                  228        0.025        0.000                      0                  228       16.134        0.000                       0                   233  
  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       30.505        0.000                      0                   46        0.146        0.000                      0                   46       33.058        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_mainBD_clk_wiz_1_0  clk_out1_mainBD_clk_wiz_1_0        8.462        0.000                      0                  132        0.269        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                      From Clock                                                      To Clock                                                      
----------                                                      ----------                                                      --------                                                      
(none)                                                                                                                          clk_out1_mainBD_clk_wiz_1_0                                     
(none)                                                          clk_out1_mainBD_clk_wiz_1_0                                     clk_out1_mainBD_clk_wiz_1_0                                     
(none)                                                          mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          clk_out1_mainBD_clk_wiz_1_0                                     
(none)                                                          mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        clk_out1_mainBD_clk_wiz_1_0                                     
(none)                                                          clk_out1_mainBD_clk_wiz_1_0                                     mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          
(none)                                                          mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          
(none)                                                          mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          
(none)                                                          mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  
(none)                                                          mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  
(none)                                                          clk_out1_mainBD_clk_wiz_1_0                                     mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        
(none)                                                          mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        
(none)                                                          mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out1_mainBD_clk_wiz_1_0                               
(none)                                                    clk_out1_mainBD_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  default_sysclk1_300_clk_p
  To Clock:  default_sysclk1_300_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         default_sysclk1_300_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { default_sysclk1_300_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y2  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y2  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mainBD_clk_wiz_1_0
  To Clock:  clk_out1_mainBD_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.545ns (15.003%)  route 3.088ns (84.997%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.702 - 9.999 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.241ns (routing 0.171ns, distribution 1.070ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.155ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.241     2.402    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X37Y218        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y218        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.480 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/Q
                         net (fo=1, routed)           0.486     2.966    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[6]
    SLICE_X36Y221        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.089 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.007     3.096    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_16
    SLICE_X36Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.249 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.275    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y222        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.367 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=47, routed)          0.672     4.039    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X41Y212        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.099     4.138 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=33, routed)          1.897     6.035    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y42         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.999    12.702    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y42         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.477    12.225    
                         clock uncertainty           -0.062    12.163    
    RAMB36_X1Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.347    11.816    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.816    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 mainBD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.582ns (16.104%)  route 3.032ns (83.896%))
  Logic Levels:           5  (AND2B1L=1 CARRY8=1 LUT2=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.773 - 9.999 ) 
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.240ns (routing 0.171ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.155ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.240     2.401    mainBD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X38Y221        FDRE                                         r  mainBD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y221        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.482 r  mainBD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/Q
                         net (fo=1, routed)           0.107     2.589    mainBD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Rdy
    SLICE_X38Y221        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.739 r  mainBD_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           0.329     3.068    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X37Y206        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.191 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.496     3.687    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X34Y222        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.112     3.799 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[1]
                         net (fo=94, routed)          0.026     3.825    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native_0
    SLICE_X34Y222        AND2B1L (Prop_BFF_SLICEM_DI_O)
                                                      0.077     3.902 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.165     4.067    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X34Y226        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.106 r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=32, routed)          1.909     6.015    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X3Y32         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.070    12.773    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y32         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.527    12.246    
                         clock uncertainty           -0.062    12.184    
    RAMB36_X3Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    11.842    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.562ns (15.652%)  route 3.029ns (84.348%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.702 - 9.999 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.241ns (routing 0.171ns, distribution 1.070ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.155ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.241     2.402    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X37Y218        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y218        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.480 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/Q
                         net (fo=1, routed)           0.486     2.966    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[6]
    SLICE_X36Y221        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.089 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.007     3.096    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_16
    SLICE_X36Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.249 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.275    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y222        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.367 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=47, routed)          0.667     4.034    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X41Y214        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116     4.150 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[15]_INST_0/O
                         net (fo=33, routed)          1.843     5.993    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X1Y42         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.999    12.702    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y42         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.477    12.225    
                         clock uncertainty           -0.062    12.163    
    RAMB36_X1Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    11.834    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.545ns (15.299%)  route 3.017ns (84.701%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.708 - 9.999 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.241ns (routing 0.171ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.155ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.241     2.402    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X37Y218        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y218        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.480 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/Q
                         net (fo=1, routed)           0.486     2.966    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[6]
    SLICE_X36Y221        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.089 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.007     3.096    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_16
    SLICE_X36Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.249 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.275    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y222        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.367 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=47, routed)          0.672     4.039    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X41Y212        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.099     4.138 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=33, routed)          1.827     5.965    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y41         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.005    12.708    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y41         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.477    12.231    
                         clock uncertainty           -0.062    12.169    
    RAMB36_X1Y41         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.347    11.822    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.822    
                         arrival time                          -5.965    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.545ns (15.364%)  route 3.002ns (84.636%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.730 - 9.999 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.241ns (routing 0.171ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.155ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.241     2.402    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X37Y218        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y218        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.480 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/Q
                         net (fo=1, routed)           0.486     2.966    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[6]
    SLICE_X36Y221        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.089 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.007     3.096    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_16
    SLICE_X36Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.249 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.275    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y222        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.367 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=47, routed)          0.672     4.039    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X41Y212        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.099     4.138 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=33, routed)          1.812     5.950    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y45         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.027    12.730    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y45         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.477    12.253    
                         clock uncertainty           -0.062    12.191    
    RAMB36_X2Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.347    11.844    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.844    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.545ns (15.487%)  route 2.974ns (84.513%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.720 - 9.999 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.241ns (routing 0.171ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.155ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.241     2.402    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X37Y218        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y218        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.480 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/Q
                         net (fo=1, routed)           0.486     2.966    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[6]
    SLICE_X36Y221        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.089 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.007     3.096    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_16
    SLICE_X36Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.249 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.275    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y222        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.367 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=47, routed)          0.672     4.039    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X41Y212        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.099     4.138 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=33, routed)          1.783     5.921    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y39         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.017    12.720    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y39         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.477    12.243    
                         clock uncertainty           -0.062    12.181    
    RAMB36_X1Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.347    11.834    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.611ns (17.283%)  route 2.924ns (82.717%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 12.777 - 9.999 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.241ns (routing 0.171ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.155ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.241     2.402    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X37Y218        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y218        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.480 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/Q
                         net (fo=1, routed)           0.486     2.966    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[6]
    SLICE_X36Y221        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.089 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.007     3.096    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_16
    SLICE_X36Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.249 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.275    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y222        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.367 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=47, routed)          0.409     3.776    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y212        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     3.941 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=33, routed)          1.997     5.938    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y32         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.074    12.777    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y32         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.527    12.250    
                         clock uncertainty           -0.062    12.188    
    RAMB36_X3Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.334    11.854    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.571ns (16.020%)  route 2.993ns (83.980%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 12.777 - 9.999 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.241ns (routing 0.171ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.155ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.241     2.402    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X37Y218        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y218        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.480 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/Q
                         net (fo=1, routed)           0.486     2.966    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[6]
    SLICE_X36Y221        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.089 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.007     3.096    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_16
    SLICE_X36Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.249 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.275    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y222        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.367 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=47, routed)          0.556     3.923    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X42Y213        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.048 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          1.919     5.967    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X3Y32         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.074    12.777    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y32         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.527    12.250    
                         clock uncertainty           -0.062    12.188    
    RAMB36_X3Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303    11.885    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.545ns (15.530%)  route 2.964ns (84.470%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.720 - 9.999 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.241ns (routing 0.171ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.155ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.241     2.402    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X37Y218        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y218        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.480 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/Q
                         net (fo=1, routed)           0.486     2.966    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[6]
    SLICE_X36Y221        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.089 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.007     3.096    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_16
    SLICE_X36Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.249 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.275    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y222        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.367 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=47, routed)          0.672     4.039    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X41Y212        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.099     4.138 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=33, routed)          1.774     5.912    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y43         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.017    12.720    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y43         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.477    12.243    
                         clock uncertainty           -0.062    12.181    
    RAMB36_X2Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.347    11.834    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.562ns (15.972%)  route 2.957ns (84.028%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 12.777 - 9.999 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.241ns (routing 0.171ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.155ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.241     2.402    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X37Y218        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y218        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.480 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/Q
                         net (fo=1, routed)           0.486     2.966    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[6]
    SLICE_X36Y221        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.089 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.007     3.096    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_16
    SLICE_X36Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.249 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.275    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y222        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.367 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=47, routed)          0.667     4.034    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X41Y214        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116     4.150 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[15]_INST_0/O
                         net (fo=33, routed)          1.771     5.921    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X3Y32         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.074    12.777    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y32         RAMB36E2                                     r  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.527    12.250    
                         clock uncertainty           -0.062    12.188    
    RAMB36_X3Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    11.859    mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  5.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_ARVALID_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.095ns (53.550%)  route 0.082ns (46.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Net Delay (Source):      1.063ns (routing 0.155ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.171ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.063     2.767    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X36Y200        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y200        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.827 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Write_reg/Q
                         net (fo=3, routed)           0.060     2.888    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_databus_write
    SLICE_X38Y200        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     2.923 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/M_AXI_DP_ARVALID_i_i_1/O
                         net (fo=1, routed)           0.022     2.945    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_ARVALID_i_reg_0
    SLICE_X38Y200        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_ARVALID_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.232     2.393    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X38Y200        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_ARVALID_i_reg/C
                         clock pessimism              0.471     2.864    
    SLICE_X38Y200        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.924    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_ARVALID_i_reg
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.058ns (34.747%)  route 0.109ns (65.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Net Delay (Source):      1.076ns (routing 0.155ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.171ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.076     2.780    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Clk
    SLICE_X40Y210        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y210        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.838 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.109     2.947    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[14]
    SLICE_X40Y209        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.229     2.391    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X40Y209        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]/C
                         clock pessimism              0.471     2.862    
    SLICE_X40Y209        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.924    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.082ns (47.840%)  route 0.089ns (52.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Net Delay (Source):      1.085ns (routing 0.155ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.171ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.085     2.790    mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/S00_AXI_ACLK
    SLICE_X37Y194        FDRE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y194        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.850 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/slv_reg3_reg[20]/Q
                         net (fo=3, routed)           0.067     2.917    mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/slv_reg3_reg[30]_0[20]
    SLICE_X36Y194        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.939 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.022     2.961    mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X36Y194        FDRE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.243     2.404    mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/S00_AXI_ACLK
    SLICE_X36Y194        FDRE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.471     2.875    
    SLICE_X36Y194        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.935    mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Byte_Access_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.309%)  route 0.040ns (50.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      0.683ns (routing 0.096ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.108ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.683     1.625    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X37Y208        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y208        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.664 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_i_reg/Q
                         net (fo=3, routed)           0.040     1.704    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access
    SLICE_X37Y208        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Byte_Access_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.777     1.373    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X37Y208        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Byte_Access_reg/C
                         clock pessimism              0.259     1.631    
    SLICE_X37Y208        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.678    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Byte_Access_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_WVALID_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.095ns (48.622%)  route 0.100ns (51.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Net Delay (Source):      1.063ns (routing 0.155ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.171ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.063     2.767    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X36Y200        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y200        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.827 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Write_reg/Q
                         net (fo=3, routed)           0.065     2.893    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_databus_write
    SLICE_X37Y200        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     2.928 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/M_AXI_DP_WVALID_i_i_1/O
                         net (fo=1, routed)           0.035     2.963    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_WVALID_i_reg_0
    SLICE_X37Y200        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_WVALID_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.243     2.404    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X37Y200        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_WVALID_i_reg/C
                         clock pessimism              0.471     2.875    
    SLICE_X37Y200        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.935    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_WVALID_i_reg
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.082ns (47.288%)  route 0.091ns (52.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Net Delay (Source):      1.066ns (routing 0.155ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.171ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.066     2.770    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDRE/Clk
    SLICE_X39Y212        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y212        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.830 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.069     2.900    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I/DI
    SLICE_X41Y212        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     2.922 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I/data_rd_reg[17]_i_1/O
                         net (fo=1, routed)           0.022     2.944    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/D[14]
    SLICE_X41Y212        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.222     2.383    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y212        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]/C
                         clock pessimism              0.471     2.854    
    SLICE_X41Y212        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.914    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.391%)  route 0.073ns (55.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    2.790ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      1.086ns (routing 0.155ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.171ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.086     2.790    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Clk
    SLICE_X41Y218        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y218        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.848 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.073     2.921    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/D[26]
    SLICE_X41Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.248     2.409    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X41Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[5]/C
                         clock pessimism              0.420     2.829    
    SLICE_X41Y219        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.891    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.058ns (34.441%)  route 0.110ns (65.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Net Delay (Source):      1.098ns (routing 0.155ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.171ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.098     2.803    mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X41Y191        FDRE                                         r  mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y191        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.861 r  mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.110     2.971    mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X42Y191        SRL16E                                       r  mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.279     2.440    mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y191        SRL16E                                       r  mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism              0.471     2.912    
    SLICE_X42Y191        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     2.941    mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.082ns (45.203%)  route 0.099ns (54.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Net Delay (Source):      1.090ns (routing 0.155ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.171ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.090     2.795    mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/S00_AXI_ACLK
    SLICE_X37Y186        FDRE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y186        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.854 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/slv_reg3_reg[12]/Q
                         net (fo=3, routed)           0.075     2.929    mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/slv_reg3_reg[30]_0[12]
    SLICE_X36Y186        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     2.952 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.024     2.976    mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X36Y186        FDRE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.252     2.413    mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/S00_AXI_ACLK
    SLICE_X36Y186        FDRE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.471     2.885    
    SLICE_X36Y186        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.945    mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/slv_reg2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_mainBD_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.255%)  route 0.066ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.108ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.678     1.621    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X34Y197        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y197        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.660 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[6]/Q
                         net (fo=4, routed)           0.066     1.725    mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/S00_AXI_WDATA[25]
    SLICE_X34Y195        FDRE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/slv_reg2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.777     1.373    mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/S00_AXI_ACLK
    SLICE_X34Y195        FDRE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
                         clock pessimism              0.272     1.645    
    SLICE_X34Y195        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.692    mainBD_i/AXI4_Lite_CNT_LED_0/inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/AXI4_Lite_CNT_LED_v1_0_S00_AXI_inst/slv_reg2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mainBD_clk_wiz_1_0
Waveform(ns):       { 0.000 4.999 }
Period(ns):         9.999
Sources:            { mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X3Y45  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X3Y45  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X3Y41  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X3Y41  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X2Y36  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X2Y36  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X3Y37  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X3Y37  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X2Y35  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X2Y35  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y45  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X3Y45  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X3Y45  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y45  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y41  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X3Y41  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y41  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X3Y41  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X2Y36  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X2Y36  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X3Y45  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X3Y45  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X3Y45  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X3Y45  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X3Y41  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X3Y41  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X3Y41  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X3Y41  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X2Y36  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X2Y36  mainBD_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.304ns  (logic 0.263ns (20.164%)  route 1.041ns (79.836%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 37.325 - 33.333 ) 
    Source Clock Delay      (SCD):    10.560ns = ( 27.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.508ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.584ns (routing 0.762ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.696ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.584    27.226    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y206        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.305 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.254    27.559    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X46Y209        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    27.594 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.576    28.170    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X42Y219        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149    28.319 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.211    28.530    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X42Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.424    37.325    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              6.508    43.833    
                         clock uncertainty           -0.235    43.597    
    SLICE_X42Y219        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    43.622    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         43.622    
                         arrival time                         -28.530    
  -------------------------------------------------------------------
                         slack                                 15.092    

Slack (MET) :             15.232ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.044ns  (logic 0.177ns (16.958%)  route 0.867ns (83.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.956ns = ( 37.289 - 33.333 ) 
    Source Clock Delay      (SCD):    10.560ns = ( 27.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.508ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.584ns (routing 0.762ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.696ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.584    27.226    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y206        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.305 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.339    27.644    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y210        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098    27.742 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=2, routed)           0.528    28.270    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count
    SLICE_X45Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.388    37.289    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C
                         clock pessimism              6.508    43.797    
                         clock uncertainty           -0.235    43.562    
    SLICE_X45Y210        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    43.502    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]
  -------------------------------------------------------------------
                         required time                         43.502    
                         arrival time                         -28.270    
  -------------------------------------------------------------------
                         slack                                 15.232    

Slack (MET) :             15.232ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.044ns  (logic 0.177ns (16.958%)  route 0.867ns (83.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.956ns = ( 37.289 - 33.333 ) 
    Source Clock Delay      (SCD):    10.560ns = ( 27.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.508ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.584ns (routing 0.762ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.696ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.584    27.226    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y206        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.305 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.339    27.644    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y210        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098    27.742 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=2, routed)           0.528    28.270    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count
    SLICE_X45Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.388    37.289    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
                         clock pessimism              6.508    43.797    
                         clock uncertainty           -0.235    43.562    
    SLICE_X45Y210        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    43.502    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         43.502    
                         arrival time                         -28.270    
  -------------------------------------------------------------------
                         slack                                 15.232    

Slack (MET) :             15.258ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.134ns  (logic 0.260ns (22.931%)  route 0.874ns (77.069%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 37.320 - 33.333 ) 
    Source Clock Delay      (SCD):    10.560ns = ( 27.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.508ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.584ns (routing 0.762ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.696ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.584    27.226    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y206        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.305 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.254    27.559    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X46Y209        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    27.594 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.571    28.165    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X41Y220        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    28.311 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.049    28.360    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X41Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.419    37.320    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              6.508    43.828    
                         clock uncertainty           -0.235    43.593    
    SLICE_X41Y220        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    43.618    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         43.618    
                         arrival time                         -28.360    
  -------------------------------------------------------------------
                         slack                                 15.258    

Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.120ns  (logic 0.237ns (21.155%)  route 0.883ns (78.845%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 37.326 - 33.333 ) 
    Source Clock Delay      (SCD):    10.560ns = ( 27.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.508ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.584ns (routing 0.762ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.696ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.584    27.226    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y206        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.305 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.254    27.559    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X46Y209        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    27.594 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.563    28.157    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X42Y219        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    28.280 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.066    28.346    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X42Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.425    37.326    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              6.508    43.834    
                         clock uncertainty           -0.235    43.598    
    SLICE_X42Y219        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    43.623    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         43.623    
                         arrival time                         -28.346    
  -------------------------------------------------------------------
                         slack                                 15.277    

Slack (MET) :             15.281ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.111ns  (logic 0.271ns (24.396%)  route 0.840ns (75.604%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 37.320 - 33.333 ) 
    Source Clock Delay      (SCD):    10.560ns = ( 27.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.508ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.584ns (routing 0.762ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.696ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.584    27.226    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y206        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.305 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.254    27.559    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X46Y209        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    27.594 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.571    28.165    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X41Y220        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    28.322 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.015    28.337    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X41Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.419    37.320    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              6.508    43.828    
                         clock uncertainty           -0.235    43.593    
    SLICE_X41Y220        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    43.618    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         43.618    
                         arrival time                         -28.337    
  -------------------------------------------------------------------
                         slack                                 15.281    

Slack (MET) :             15.289ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.108ns  (logic 0.152ns (13.715%)  route 0.956ns (86.285%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 37.326 - 33.333 ) 
    Source Clock Delay      (SCD):    10.560ns = ( 27.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.508ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.584ns (routing 0.762ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.696ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.584    27.226    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y206        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.305 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.254    27.559    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X46Y209        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    27.594 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.649    28.243    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X42Y219        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.038    28.281 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.053    28.334    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X42Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.425    37.326    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              6.508    43.834    
                         clock uncertainty           -0.235    43.598    
    SLICE_X42Y219        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    43.623    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         43.623    
                         arrival time                         -28.334    
  -------------------------------------------------------------------
                         slack                                 15.289    

Slack (MET) :             15.300ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.051ns  (logic 0.348ns (33.110%)  route 0.703ns (66.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.946ns = ( 37.279 - 33.333 ) 
    Source Clock Delay      (SCD):    10.560ns = ( 27.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.508ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.584ns (routing 0.762ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.696ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.584    27.226    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y206        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.305 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.421    27.726    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X45Y209        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123    27.849 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.232    28.081    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X46Y210        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    28.227 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.050    28.277    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.378    37.279    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              6.508    43.787    
                         clock uncertainty           -0.235    43.552    
    SLICE_X46Y210        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    43.577    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         43.577    
                         arrival time                         -28.277    
  -------------------------------------------------------------------
                         slack                                 15.300    

Slack (MET) :             15.319ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.371ns (37.245%)  route 0.625ns (62.755%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 20.630 - 16.667 ) 
    Source Clock Delay      (SCD):    10.528ns
    Clock Pessimism Removal (CPR):    6.508ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.552ns (routing 0.762ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.696ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.552    10.528    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y210        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    10.607 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.259    10.866    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X46Y206        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146    11.012 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.051    11.063    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X46Y206        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146    11.209 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.315    11.524    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    17.132 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    19.156    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    19.235 f  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.396    20.630    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              6.508    27.139    
                         clock uncertainty           -0.235    26.903    
    SLICE_X46Y206        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    26.843    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         26.843    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                 15.319    

Slack (MET) :             15.338ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.059ns  (logic 0.238ns (22.473%)  route 0.821ns (77.527%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 37.326 - 33.333 ) 
    Source Clock Delay      (SCD):    10.560ns = ( 27.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.508ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.584ns (routing 0.762ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.696ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984    25.551    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    25.642 f  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.584    27.226    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y206        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    27.305 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.254    27.559    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X46Y209        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    27.594 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.518    28.112    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X41Y221        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124    28.236 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.049    28.285    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X41Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024    35.822    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    35.901 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.425    37.326    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              6.508    43.834    
                         clock uncertainty           -0.235    43.599    
    SLICE_X41Y221        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    43.624    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         43.624    
                         arrival time                         -28.285    
  -------------------------------------------------------------------
                         slack                                 15.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.204%)  route 0.039ns (49.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.996ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    6.054ns
  Clock Net Delay (Source):      0.862ns (routing 0.413ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.454ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.862     2.936    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y207        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.975 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.039     3.014    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X46Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.973     8.996    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                         clock pessimism             -6.054     2.942    
    SLICE_X46Y207        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.989    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.060ns (32.787%)  route 0.123ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.587ns
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    6.508ns
  Clock Net Delay (Source):      1.385ns (routing 0.696ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.762ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.385     3.953    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y206        FDPE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y206        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     4.013 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.123     4.136    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X49Y207        SRL16E                                       r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.611    10.587    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y207        SRL16E                                       r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -6.508     4.078    
    SLICE_X49Y207        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     4.107    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -4.107    
                         arrival time                           4.136    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.038ns (37.929%)  route 0.062ns (62.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.029ns
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    6.050ns
  Clock Net Delay (Source):      0.894ns (routing 0.413ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.454ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.894     2.968    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y207        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y207        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.006 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.062     3.068    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[6]
    SLICE_X33Y207        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.006     9.029    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y207        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -6.050     2.979    
    SLICE_X33Y207        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     3.026    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.040ns (39.338%)  route 0.062ns (60.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.020ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    6.044ns
  Clock Net Delay (Source):      0.889ns (routing 0.413ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.454ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.889     2.963    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y207        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y207        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.003 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.062     3.065    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X33Y208        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.997     9.020    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y208        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -6.044     2.976    
    SLICE_X33Y208        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.023    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.058ns (38.411%)  route 0.093ns (61.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.552ns
    Source Clock Delay      (SCD):    3.947ns
    Clock Pessimism Removal (CPR):    6.559ns
  Clock Net Delay (Source):      1.379ns (routing 0.696ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.762ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.379     3.947    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y207        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.005 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.093     4.098    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X50Y206        FDPE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.576    10.552    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y206        FDPE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -6.559     3.993    
    SLICE_X50Y206        FDPE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.053    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.053    
                         arrival time                           4.098    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.996ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    6.041ns
  Clock Net Delay (Source):      0.857ns (routing 0.413ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.454ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.857     2.931    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y207        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.970 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.078     3.048    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X50Y206        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.973     8.996    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y206        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -6.041     2.955    
    SLICE_X50Y206        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.046     3.001    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.991ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    6.055ns
  Clock Net Delay (Source):      0.857ns (routing 0.413ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.454ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.857     2.931    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y207        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.969 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/Q
                         net (fo=1, routed)           0.063     3.032    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_n_0
    SLICE_X50Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.968     8.991    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
                         clock pessimism             -6.055     2.937    
    SLICE_X50Y207        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.984    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.060ns (59.369%)  route 0.041ns (40.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.017ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    6.055ns
  Clock Net Delay (Source):      0.883ns (routing 0.413ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.454ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.883     2.957    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y221        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.996 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/Q
                         net (fo=21, routed)          0.034     3.030    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/A2
    SLICE_X41Y221        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     3.051 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.007     3.058    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X41Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.994     9.017    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism             -6.055     2.963    
    SLICE_X41Y221        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     3.010    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.062ns (47.137%)  route 0.070ns (52.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.988ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    6.013ns
  Clock Net Delay (Source):      0.865ns (routing 0.413ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.454ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.865     2.939    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.979 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/Q
                         net (fo=4, routed)           0.053     3.031    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg_0
    SLICE_X46Y210        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     3.053 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.017     3.070    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.965     8.988    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism             -6.013     2.975    
    SLICE_X46Y210        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.021    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.058ns (40.278%)  route 0.086ns (59.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.584ns
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    6.566ns
  Clock Net Delay (Source):      1.385ns (routing 0.696ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.762ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.385     3.953    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y206        FDPE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y206        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.011 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.086     4.097    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X50Y206        SRL16E                                       r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.608    10.584    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y206        SRL16E                                       r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -6.566     4.018    
    SLICE_X50Y206        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     4.047    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -4.047    
                         arrival time                           4.097    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.290         33.333      32.043     BUFGCTRL_X0Y25  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X50Y206   mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X49Y207   mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X49Y207   mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X49Y205   mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X49Y205   mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X49Y205   mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X49Y205   mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X42Y220   mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X42Y220   mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X50Y206   mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X50Y206   mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X49Y207   mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X49Y207   mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X49Y207   mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X49Y207   mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X49Y205   mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X49Y205   mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X49Y205   mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X49Y205   mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X50Y206   mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X50Y206   mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X49Y207   mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X49Y207   mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X49Y207   mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X49Y207   mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X49Y205   mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X49Y205   mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X49Y205   mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X49Y205   mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.505ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.432ns  (logic 0.408ns (16.775%)  route 2.024ns (83.225%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 70.719 - 66.666 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.630ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.772ns (routing 1.090ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    44.362 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    44.529    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.116    44.645 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.904    45.549    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.772    70.719    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              5.630    76.349    
                         clock uncertainty           -0.235    76.114    
    SLICE_X33Y220        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    76.054    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         76.054    
                         arrival time                         -45.549    
  -------------------------------------------------------------------
                         slack                                 30.505    

Slack (MET) :             30.507ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.430ns  (logic 0.408ns (16.789%)  route 2.022ns (83.211%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 70.719 - 66.666 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.630ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.772ns (routing 1.090ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    44.362 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    44.529    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.116    44.645 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.902    45.547    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.772    70.719    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              5.630    76.349    
                         clock uncertainty           -0.235    76.114    
    SLICE_X33Y220        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    76.054    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         76.054    
                         arrival time                         -45.547    
  -------------------------------------------------------------------
                         slack                                 30.507    

Slack (MET) :             30.512ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.425ns  (logic 0.408ns (16.826%)  route 2.017ns (83.174%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 70.719 - 66.666 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.630ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.772ns (routing 1.090ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    44.362 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    44.529    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.116    44.645 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.897    45.542    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X38Y224        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.772    70.719    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X38Y224        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              5.630    76.349    
                         clock uncertainty           -0.235    76.114    
    SLICE_X38Y224        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    76.054    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         76.054    
                         arrival time                         -45.542    
  -------------------------------------------------------------------
                         slack                                 30.512    

Slack (MET) :             30.518ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.422ns  (logic 0.408ns (16.847%)  route 2.014ns (83.153%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.056ns = ( 70.722 - 66.666 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.630ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.775ns (routing 1.090ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    44.362 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    44.529    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.116    44.645 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.894    45.539    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y223        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.775    70.722    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y223        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              5.630    76.352    
                         clock uncertainty           -0.235    76.117    
    SLICE_X33Y223        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    76.057    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         76.057    
                         arrival time                         -45.539    
  -------------------------------------------------------------------
                         slack                                 30.518    

Slack (MET) :             30.518ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.420ns  (logic 0.408ns (16.860%)  route 2.012ns (83.140%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 70.720 - 66.666 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.630ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.773ns (routing 1.090ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    44.362 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    44.529    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.116    44.645 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.892    45.537    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y221        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.773    70.720    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y221        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              5.630    76.350    
                         clock uncertainty           -0.235    76.115    
    SLICE_X33Y221        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    76.055    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         76.055    
                         arrival time                         -45.537    
  -------------------------------------------------------------------
                         slack                                 30.518    

Slack (MET) :             30.519ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.411ns  (logic 0.408ns (16.923%)  route 2.003ns (83.077%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 70.713 - 66.666 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.631ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.766ns (routing 1.090ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    44.362 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    44.529    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.116    44.645 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.883    45.528    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.766    70.713    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              5.631    76.344    
                         clock uncertainty           -0.235    76.108    
    SLICE_X32Y214        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    76.047    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         76.047    
                         arrival time                         -45.528    
  -------------------------------------------------------------------
                         slack                                 30.519    

Slack (MET) :             30.603ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.335ns  (logic 0.408ns (17.475%)  route 1.927ns (82.525%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 70.721 - 66.666 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.630ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.774ns (routing 1.090ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    44.362 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    44.529    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.116    44.645 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.807    45.452    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y225        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.774    70.721    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y225        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              5.630    76.351    
                         clock uncertainty           -0.235    76.116    
    SLICE_X37Y225        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    76.055    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         76.055    
                         arrival time                         -45.452    
  -------------------------------------------------------------------
                         slack                                 30.603    

Slack (MET) :             30.759ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.178ns  (logic 0.408ns (18.733%)  route 1.770ns (81.267%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 70.720 - 66.666 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.630ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.773ns (routing 1.090ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    44.362 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    44.529    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.116    44.645 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.650    45.295    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.773    70.720    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              5.630    76.350    
                         clock uncertainty           -0.235    76.115    
    SLICE_X31Y219        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    76.054    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         76.054    
                         arrival time                         -45.295    
  -------------------------------------------------------------------
                         slack                                 30.759    

Slack (MET) :             30.869ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.067ns  (logic 0.390ns (18.864%)  route 1.677ns (81.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 70.717 - 66.666 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.630ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.770ns (routing 1.090ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    44.362 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    44.529    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098    44.627 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.557    45.184    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X40Y220        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.770    70.717    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y220        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              5.630    76.347    
                         clock uncertainty           -0.235    76.112    
    SLICE_X40Y220        FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    76.053    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         76.053    
                         arrival time                         -45.184    
  -------------------------------------------------------------------
                         slack                                 30.869    

Slack (MET) :             30.869ns  (required time - arrival time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.066ns  (logic 0.390ns (18.873%)  route 1.676ns (81.126%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 70.717 - 66.666 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.630ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.770ns (routing 1.090ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    44.362 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    44.529    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098    44.627 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.556    45.183    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X40Y220        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    68.923    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.947 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.770    70.717    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y220        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              5.630    76.347    
                         clock uncertainty           -0.235    76.112    
    SLICE_X40Y220        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    76.052    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         76.052    
                         arrival time                         -45.183    
  -------------------------------------------------------------------
                         slack                                 30.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.071ns (35.738%)  route 0.128ns (64.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.191ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    5.228ns
  Clock Net Delay (Source):      1.104ns (routing 0.655ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.731ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.104     2.957    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y210        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.996 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.122     3.118    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X46Y210        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.032     3.150 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.006     3.156    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.248     8.191    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -5.228     2.963    
    SLICE_X46Y210        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.010    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.240ns  (logic 0.074ns (30.803%)  route 0.166ns (69.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.199ns = ( 41.532 - 33.333 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.217ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.731ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    36.334 f  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.029    36.362    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X47Y207        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035    36.397 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.138    36.535    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.256    41.532    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -5.217    36.315    
    SLICE_X46Y208        FDRE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007    36.308    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -36.308    
                         arrival time                          36.535    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.240ns  (logic 0.074ns (30.803%)  route 0.166ns (69.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.199ns = ( 41.532 - 33.333 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.217ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.731ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    36.334 f  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.029    36.362    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X47Y207        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035    36.397 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.138    36.535    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.256    41.532    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -5.217    36.315    
    SLICE_X46Y208        FDRE (Hold_FFF2_SLICEL_C_CE)
                                                     -0.007    36.308    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -36.308    
                         arrival time                          36.535    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.240ns  (logic 0.074ns (30.803%)  route 0.166ns (69.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.199ns = ( 41.532 - 33.333 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.217ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.731ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    36.334 f  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.029    36.362    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X47Y207        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035    36.397 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.138    36.535    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.256    41.532    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -5.217    36.315    
    SLICE_X46Y208        FDRE (Hold_GFF2_SLICEL_C_CE)
                                                     -0.007    36.308    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -36.308    
                         arrival time                          36.535    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.240ns  (logic 0.074ns (30.803%)  route 0.166ns (69.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.199ns = ( 41.532 - 33.333 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.217ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.731ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    36.334 f  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.029    36.362    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X47Y207        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035    36.397 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.138    36.535    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.256    41.532    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -5.217    36.315    
    SLICE_X46Y208        FDRE (Hold_HFF2_SLICEL_C_CE)
                                                     -0.007    36.308    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -36.308    
                         arrival time                          36.535    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.240ns  (logic 0.074ns (30.803%)  route 0.166ns (69.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.199ns = ( 41.532 - 33.333 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.217ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.731ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    36.334 f  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.029    36.362    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X47Y207        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035    36.397 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.138    36.535    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.256    41.532    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -5.217    36.315    
    SLICE_X46Y208        FDRE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008    36.307    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -36.307    
                         arrival time                          36.535    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.240ns  (logic 0.074ns (30.803%)  route 0.166ns (69.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.199ns = ( 41.532 - 33.333 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.217ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.731ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    36.334 f  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.029    36.362    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X47Y207        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035    36.397 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.138    36.535    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.256    41.532    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -5.217    36.315    
    SLICE_X46Y208        FDRE (Hold_FFF_SLICEL_C_CE)
                                                     -0.008    36.307    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -36.307    
                         arrival time                          36.535    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.240ns  (logic 0.074ns (30.803%)  route 0.166ns (69.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.199ns = ( 41.532 - 33.333 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.217ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.731ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    36.334 f  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.029    36.362    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X47Y207        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035    36.397 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.138    36.535    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.256    41.532    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -5.217    36.315    
    SLICE_X46Y208        FDRE (Hold_GFF_SLICEL_C_CE)
                                                     -0.008    36.307    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -36.307    
                         arrival time                          36.535    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.240ns  (logic 0.074ns (30.803%)  route 0.166ns (69.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.199ns = ( 41.532 - 33.333 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.217ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.731ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    36.334 f  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.029    36.362    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X47Y207        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035    36.397 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.138    36.535    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.256    41.532    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -5.217    36.315    
    SLICE_X46Y208        FDRE (Hold_HFF_SLICEL_C_CE)
                                                     -0.008    36.307    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -36.307    
                         arrival time                          36.535    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.303ns  (logic 0.080ns (26.443%)  route 0.223ns (73.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.197ns = ( 41.530 - 33.333 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.229ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.731ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X47Y206        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y206        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    36.334 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.138    36.472    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X46Y207        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041    36.513 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=1, routed)           0.085    36.598    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X47Y206        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.254    41.530    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X47Y206        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -5.229    36.301    
    SLICE_X47Y206        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046    36.347    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -36.347    
                         arrival time                          36.598    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         66.666      65.376     BUFGCE_X0Y8    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         66.666      66.116     SLICE_X45Y206  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X47Y207  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mainBD_clk_wiz_1_0
  To Clock:  clk_out1_mainBD_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        8.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.076ns (5.740%)  route 1.248ns (94.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.794 - 9.999 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.171ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.155ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.248     2.410    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.486 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         1.248     3.734    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/SR[0]
    SLICE_X41Y186        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.091    12.794    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X41Y186        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[10]/C
                         clock pessimism             -0.471    12.323    
                         clock uncertainty           -0.062    12.261    
    SLICE_X41Y186        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    12.195    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[10]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.076ns (5.740%)  route 1.248ns (94.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.794 - 9.999 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.171ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.155ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.248     2.410    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.486 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         1.248     3.734    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/SR[0]
    SLICE_X41Y186        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.091    12.794    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X41Y186        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[11]/C
                         clock pessimism             -0.471    12.323    
                         clock uncertainty           -0.062    12.261    
    SLICE_X41Y186        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    12.195    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[11]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.076ns (5.740%)  route 1.248ns (94.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.794 - 9.999 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.171ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.155ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.248     2.410    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.486 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         1.248     3.734    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/SR[0]
    SLICE_X41Y186        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.091    12.794    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X41Y186        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[12]/C
                         clock pessimism             -0.471    12.323    
                         clock uncertainty           -0.062    12.261    
    SLICE_X41Y186        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    12.195    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[12]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.076ns (5.740%)  route 1.248ns (94.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.794 - 9.999 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.171ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.155ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.248     2.410    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.486 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         1.248     3.734    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/SR[0]
    SLICE_X41Y186        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.091    12.794    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X41Y186        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[13]/C
                         clock pessimism             -0.471    12.323    
                         clock uncertainty           -0.062    12.261    
    SLICE_X41Y186        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    12.195    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[13]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.076ns (5.740%)  route 1.248ns (94.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.794 - 9.999 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.171ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.155ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.248     2.410    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.486 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         1.248     3.734    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/SR[0]
    SLICE_X41Y186        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.091    12.794    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X41Y186        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[14]/C
                         clock pessimism             -0.471    12.323    
                         clock uncertainty           -0.062    12.261    
    SLICE_X41Y186        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    12.195    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[14]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.076ns (5.740%)  route 1.248ns (94.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.794 - 9.999 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.171ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.155ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.248     2.410    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.486 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         1.248     3.734    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/SR[0]
    SLICE_X41Y186        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.091    12.794    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X41Y186        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[15]/C
                         clock pessimism             -0.471    12.323    
                         clock uncertainty           -0.062    12.261    
    SLICE_X41Y186        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    12.195    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[15]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.076ns (5.740%)  route 1.248ns (94.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.794 - 9.999 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.171ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.155ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.248     2.410    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.486 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         1.248     3.734    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/SR[0]
    SLICE_X41Y186        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.091    12.794    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X41Y186        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[16]/C
                         clock pessimism             -0.471    12.323    
                         clock uncertainty           -0.062    12.261    
    SLICE_X41Y186        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    12.195    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[16]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.076ns (5.740%)  route 1.248ns (94.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.794 - 9.999 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.171ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.155ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.248     2.410    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.486 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         1.248     3.734    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/SR[0]
    SLICE_X41Y186        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.091    12.794    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X41Y186        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[9]/C
                         clock pessimism             -0.471    12.323    
                         clock uncertainty           -0.062    12.261    
    SLICE_X41Y186        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    12.195    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[9]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.521ns  (required time - arrival time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/cnt_always_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.076ns (6.118%)  route 1.166ns (93.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.772 - 9.999 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.171ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.155ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.248     2.410    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.486 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         1.166     3.652    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/SR[0]
    SLICE_X33Y186        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/cnt_always_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.068    12.772    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/S00_AXI_ACLK
    SLICE_X33Y186        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/cnt_always_reg[10]/C
                         clock pessimism             -0.471    12.301    
                         clock uncertainty           -0.062    12.239    
    SLICE_X33Y186        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    12.173    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/cnt_always_reg[10]
  -------------------------------------------------------------------
                         required time                         12.173    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                  8.521    

Slack (MET) :             8.521ns  (required time - arrival time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/cnt_always_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_mainBD_clk_wiz_1_0 rise@9.999ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.076ns (6.118%)  route 1.166ns (93.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 12.772 - 9.999 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.471ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.171ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.155ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.248     2.410    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.486 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         1.166     3.652    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/SR[0]
    SLICE_X33Y186        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/cnt_always_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    K22                                               0.000     9.999 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079    10.078    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374    10.452 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.492    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.492 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.836    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.466 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.680    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.704 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.068    12.772    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/S00_AXI_ACLK
    SLICE_X33Y186        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/cnt_always_reg[11]/C
                         clock pessimism             -0.471    12.301    
                         clock uncertainty           -0.062    12.239    
    SLICE_X33Y186        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    12.173    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/cnt_always_reg[11]
  -------------------------------------------------------------------
                         required time                         12.173    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                  8.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.038ns (12.739%)  route 0.260ns (87.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.698ns (routing 0.096ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.698     1.640    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.678 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         0.260     1.938    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/SR[0]
    SLICE_X38Y194        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.792     1.387    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/S00_AXI_ACLK
    SLICE_X38Y194        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[17]/C
                         clock pessimism              0.302     1.689    
    SLICE_X38Y194        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.669    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.038ns (12.739%)  route 0.260ns (87.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.698ns (routing 0.096ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.698     1.640    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.678 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         0.260     1.938    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/SR[0]
    SLICE_X38Y194        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.792     1.387    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/S00_AXI_ACLK
    SLICE_X38Y194        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[18]/C
                         clock pessimism              0.302     1.689    
    SLICE_X38Y194        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.669    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.038ns (12.739%)  route 0.260ns (87.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.698ns (routing 0.096ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.698     1.640    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.678 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         0.260     1.938    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/SR[0]
    SLICE_X38Y194        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.792     1.387    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/S00_AXI_ACLK
    SLICE_X38Y194        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[19]/C
                         clock pessimism              0.302     1.689    
    SLICE_X38Y194        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.669    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.038ns (12.739%)  route 0.260ns (87.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.698ns (routing 0.096ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.698     1.640    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.678 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         0.260     1.938    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/SR[0]
    SLICE_X38Y194        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.792     1.387    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/S00_AXI_ACLK
    SLICE_X38Y194        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[20]/C
                         clock pessimism              0.302     1.689    
    SLICE_X38Y194        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.669    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.038ns (12.739%)  route 0.260ns (87.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.698ns (routing 0.096ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.698     1.640    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.678 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         0.260     1.938    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/SR[0]
    SLICE_X38Y194        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.792     1.387    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/S00_AXI_ACLK
    SLICE_X38Y194        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[29]/C
                         clock pessimism              0.302     1.689    
    SLICE_X38Y194        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.669    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.038ns (12.739%)  route 0.260ns (87.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.698ns (routing 0.096ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.698     1.640    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.678 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         0.260     1.938    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/SR[0]
    SLICE_X38Y194        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.792     1.387    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/S00_AXI_ACLK
    SLICE_X38Y194        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[30]/C
                         clock pessimism              0.302     1.689    
    SLICE_X38Y194        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.669    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.038ns (12.739%)  route 0.260ns (87.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.698ns (routing 0.096ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.698     1.640    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.678 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         0.260     1.938    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/SR[0]
    SLICE_X38Y194        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.788     1.383    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/S00_AXI_ACLK
    SLICE_X38Y194        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[29]/C
                         clock pessimism              0.302     1.685    
    SLICE_X38Y194        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.665    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.038ns (12.739%)  route 0.260ns (87.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.698ns (routing 0.096ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.698     1.640    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.678 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         0.260     1.938    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/SR[0]
    SLICE_X38Y194        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.788     1.383    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/S00_AXI_ACLK
    SLICE_X38Y194        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[30]/C
                         clock pessimism              0.302     1.685    
    SLICE_X38Y194        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.665    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.038ns (12.739%)  route 0.260ns (87.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.698ns (routing 0.096ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.698     1.640    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.678 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         0.260     1.938    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/SR[0]
    SLICE_X38Y194        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.788     1.383    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/S00_AXI_ACLK
    SLICE_X38Y194        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[31]/C
                         clock pessimism              0.302     1.685    
    SLICE_X38Y194        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.665    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns - clk_out1_mainBD_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.038ns (12.739%)  route 0.260ns (87.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.698ns (routing 0.096ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.698     1.640    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X42Y202        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.678 r  mainBD_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=367, routed)         0.260     1.938    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/SR[0]
    SLICE_X38Y194        FDCE                                         f  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.788     1.383    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/S00_AXI_ACLK
    SLICE_X38Y194        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[27]/C
                         clock pessimism              0.302     1.685    
    SLICE_X38Y194        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.665    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/cnt_always_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.273    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mainBD_clk_wiz_1_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232_uart_0_rxd
                            (input port)
  Destination:            mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.731ns  (logic 1.222ns (44.736%)  route 1.509ns (55.264%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  rs232_uart_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    rs232_uart_0_rxd_IBUF_inst/I
    W12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.222     1.222 r  rs232_uart_0_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    rs232_uart_0_rxd_IBUF_inst/OUT
    W12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.222 r  rs232_uart_0_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.509     2.731    mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X42Y183        FDRE                                         r  mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.100     2.804    mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y183        FDRE                                         r  mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.447ns  (logic 1.381ns (56.432%)  route 1.066ns (43.568%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.095ns (routing 0.155ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    B9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.281     1.281 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.281    reset_IBUF_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.281 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.769     2.050    mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X42Y201        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.150 r  mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.297     2.447    mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X42Y201        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.095     2.799    mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y201        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[4]
                            (input port)
  Destination:            mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.990ns  (logic 1.277ns (64.168%)  route 0.713ns (35.832%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.090ns (routing 0.155ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  push_buttons_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[4]_inst/I
    A10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.277     1.277 r  push_buttons_5bits_tri_i_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.277    push_buttons_5bits_tri_i_IBUF[4]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.277 r  push_buttons_5bits_tri_i_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.713     1.990    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X41Y183        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.090     2.794    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y183        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[0]
                            (input port)
  Destination:            mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.971ns  (logic 1.285ns (65.189%)  route 0.686ns (34.811%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.090ns (routing 0.155ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  push_buttons_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[0]_inst/I
    A9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.285     1.285 r  push_buttons_5bits_tri_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.285    push_buttons_5bits_tri_i_IBUF[0]_inst/OUT
    A9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.285 r  push_buttons_5bits_tri_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.686     1.971    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X41Y184        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.090     2.794    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y184        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[1]
                            (input port)
  Destination:            mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.951ns  (logic 1.275ns (65.352%)  route 0.676ns (34.648%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B10                                               0.000     0.000 r  push_buttons_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[1]_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.275     1.275 r  push_buttons_5bits_tri_i_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.275    push_buttons_5bits_tri_i_IBUF[1]_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.275 r  push_buttons_5bits_tri_i_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.676     1.951    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X41Y183        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.092     2.796    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y183        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[3]
                            (input port)
  Destination:            mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.920ns  (logic 1.266ns (65.942%)  route 0.654ns (34.058%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.101ns (routing 0.155ns, distribution 0.946ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  push_buttons_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[3]_inst/I
    B11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.266     1.266 r  push_buttons_5bits_tri_i_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.266    push_buttons_5bits_tri_i_IBUF[3]_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.266 r  push_buttons_5bits_tri_i_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.654     1.920    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X42Y183        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.101     2.805    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X42Y183        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[2]
                            (input port)
  Destination:            mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.857ns  (logic 1.263ns (68.014%)  route 0.594ns (31.986%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.096ns (routing 0.155ns, distribution 0.941ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  push_buttons_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[2]_inst/I
    C11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.263     1.263 r  push_buttons_5bits_tri_i_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.263    push_buttons_5bits_tri_i_IBUF[2]_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.263 r  push_buttons_5bits_tri_i_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.594     1.857    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X42Y181        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.096     2.801    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X42Y181        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[2]
                            (input port)
  Destination:            mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.840ns (75.539%)  route 0.272ns (24.461%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.798ns (routing 0.108ns, distribution 0.690ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  push_buttons_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[2]_inst/I
    C11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.840     0.840 r  push_buttons_5bits_tri_i_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.840    push_buttons_5bits_tri_i_IBUF[2]_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.840 r  push_buttons_5bits_tri_i_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.272     1.112    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X42Y181        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.798     1.393    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X42Y181        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[3]
                            (input port)
  Destination:            mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.843ns (75.204%)  route 0.278ns (24.796%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.802ns (routing 0.108ns, distribution 0.694ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  push_buttons_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[3]_inst/I
    B11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.843     0.843 r  push_buttons_5bits_tri_i_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.843    push_buttons_5bits_tri_i_IBUF[3]_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.843 r  push_buttons_5bits_tri_i_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.278     1.121    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X42Y183        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.802     1.398    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X42Y183        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[0]
                            (input port)
  Destination:            mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.861ns (74.168%)  route 0.300ns (25.832%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.791ns (routing 0.108ns, distribution 0.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  push_buttons_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[0]_inst/I
    A9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.861     0.861 r  push_buttons_5bits_tri_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.861    push_buttons_5bits_tri_i_IBUF[0]_inst/OUT
    A9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.861 r  push_buttons_5bits_tri_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     1.161    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X41Y184        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.791     1.387    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y184        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[4]
                            (input port)
  Destination:            mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.854ns (73.359%)  route 0.310ns (26.641%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.791ns (routing 0.108ns, distribution 0.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  push_buttons_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[4]_inst/I
    A10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.854     0.854 r  push_buttons_5bits_tri_i_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.854    push_buttons_5bits_tri_i_IBUF[4]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.854 r  push_buttons_5bits_tri_i_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.310     1.164    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X41Y183        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.791     1.387    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y183        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 push_buttons_5bits_tri_i[1]
                            (input port)
  Destination:            mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.852ns (72.879%)  route 0.317ns (27.121%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.795ns (routing 0.108ns, distribution 0.687ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B10                                               0.000     0.000 r  push_buttons_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    push_buttons_5bits_tri_i_IBUF[1]_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.852     0.852 r  push_buttons_5bits_tri_i_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.852    push_buttons_5bits_tri_i_IBUF[1]_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.852 r  push_buttons_5bits_tri_i_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.317     1.169    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X41Y183        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.795     1.391    mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y183        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.898ns (63.669%)  route 0.512ns (36.331%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.799ns (routing 0.108ns, distribution 0.691ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    B9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.858     0.858 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.858    reset_IBUF_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.858 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.389     1.247    mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X42Y201        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     1.287 r  mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.123     1.410    mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X42Y201        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.799     1.395    mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y201        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rs232_uart_0_rxd
                            (input port)
  Destination:            mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.549ns  (logic 0.799ns (51.577%)  route 0.750ns (48.423%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.801ns (routing 0.108ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  rs232_uart_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    rs232_uart_0_rxd_IBUF_inst/I
    W12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.799     0.799 r  rs232_uart_0_rxd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.799    rs232_uart_0_rxd_IBUF_inst/OUT
    W12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.799 r  rs232_uart_0_rxd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.549    mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X42Y183        FDRE                                         r  mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.801     1.397    mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y183        FDRE                                         r  mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mainBD_clk_wiz_1_0
  To Clock:  clk_out1_mainBD_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.130ns (15.758%)  route 0.695ns (84.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.244ns (routing 0.171ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.244     2.405    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y206        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y206        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.484 r  mainBD_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.096     2.580    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X45Y206        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.631 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.599     3.230    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X37Y206        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.065     2.769    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X37Y206        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.062ns (16.667%)  route 0.310ns (83.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.700ns (routing 0.096ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.780ns (routing 0.108ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.700     1.643    mainBD_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X45Y206        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y206        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.682 r  mainBD_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.047     1.729    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X45Y206        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.752 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.263     2.015    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X37Y206        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.780     1.376    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X37Y206        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_mainBD_clk_wiz_1_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.973ns  (logic 0.880ns (44.608%)  route 1.093ns (55.392%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -7.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    10.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.638ns (routing 0.762ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.155ns, distribution 0.921ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.638    10.614    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X37Y213        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y213        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392    11.006 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.408    11.414    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X38Y217        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    11.604 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    11.630    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y218        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.059    11.689 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.208    11.897    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X37Y221        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    11.948 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.208    12.156    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X33Y220        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    12.246 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.177    12.423    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X37Y221        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098    12.521 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.066    12.587    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X37Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.076     2.780    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X37Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.901ns  (logic 0.820ns (43.141%)  route 1.081ns (56.859%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -7.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    10.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.638ns (routing 0.762ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.155ns, distribution 0.921ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.638    10.614    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X37Y213        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y213        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392    11.006 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.408    11.414    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X38Y217        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    11.604 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    11.630    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y218        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.059    11.689 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.208    11.897    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X37Y221        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    11.948 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.208    12.156    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X33Y220        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    12.246 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.178    12.424    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X37Y221        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038    12.462 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.053    12.515    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X37Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.076     2.780    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X37Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.403ns  (logic 0.309ns (22.031%)  route 1.094ns (77.969%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -7.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    10.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.635ns (routing 0.762ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.155ns, distribution 0.899ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.635    10.611    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y207        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y207        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.688 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.541    11.229    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X39Y220        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    11.362 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.512    11.873    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[6]
    SLICE_X33Y220        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035    11.908 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__12/O
                         net (fo=1, routed)           0.010    11.918    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/I123_out
    SLICE_X33Y220        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064    11.982 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.031    12.013    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/of_instr_ii_6
    SLICE_X33Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.054     2.759    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Clk
    SLICE_X33Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.374ns  (logic 0.378ns (27.519%)  route 0.996ns (72.481%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -7.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    10.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.635ns (routing 0.762ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.155ns, distribution 0.898ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.635    10.611    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y207        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y207        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.688 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.541    11.229    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X39Y220        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    11.362 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.398    11.759    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[6]
    SLICE_X35Y209        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099    11.858 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__178/O
                         net (fo=1, routed)           0.025    11.883    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7/I0113_out
    SLICE_X35Y209        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069    11.952 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.032    11.984    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/of_instr_ii_28
    SLICE_X35Y209        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.053     2.757    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Clk
    SLICE_X35Y209        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[14].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.281ns  (logic 0.287ns (22.407%)  route 0.994ns (77.593%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -7.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    10.601ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.625ns (routing 0.762ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.155ns, distribution 0.902ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.625    10.601    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y206        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y206        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    10.679 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.271    10.950    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X34Y206        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    11.040 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.669    11.709    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[3]
    SLICE_X34Y220        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    11.760 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__191/O
                         net (fo=1, routed)           0.023    11.783    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7/I013_out
    SLICE_X34Y220        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.068    11.851 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.031    11.882    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/of_instr_ii_3
    SLICE_X34Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.057     2.761    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Clk
    SLICE_X34Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][14]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.269ns  (logic 0.210ns (16.548%)  route 1.059ns (83.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    10.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.635ns (routing 0.762ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.155ns, distribution 0.919ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.635    10.611    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y207        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y207        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.688 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.541    11.229    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X39Y220        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    11.362 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.518    11.880    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[6]
    SLICE_X34Y208        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][14]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.074     2.779    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y208        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][14]_srl3/CLK

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][40]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.227ns  (logic 0.167ns (13.612%)  route 1.060ns (86.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -7.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    10.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.624ns (routing 0.762ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.155ns, distribution 0.925ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.624    10.600    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y206        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y206        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    10.679 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/Q
                         net (fo=2, routed)           0.400    11.079    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X34Y206        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088    11.167 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.660    11.827    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[2]
    SLICE_X34Y219        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][40]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.080     2.785    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y219        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][40]_srl3/CLK

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.206ns  (logic 0.359ns (29.766%)  route 0.847ns (70.234%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -7.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    10.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.632ns (routing 0.762ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.155ns, distribution 0.893ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.632    10.608    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y207        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y207        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    10.687 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/Q
                         net (fo=2, routed)           0.238    10.925    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X33Y207        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088    11.013 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.561    11.574    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[20]
    SLICE_X32Y212        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125    11.699 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__131/O
                         net (fo=1, routed)           0.017    11.716    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7/I085_out
    SLICE_X32Y212        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067    11.783 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.031    11.814    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/of_instr_ii_21
    SLICE_X32Y212        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.048     2.753    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Clk
    SLICE_X32Y212        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][36]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.156ns  (logic 0.210ns (18.166%)  route 0.946ns (81.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    10.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.635ns (routing 0.762ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.155ns, distribution 0.925ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.635    10.611    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y207        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y207        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.688 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.541    11.229    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X39Y220        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    11.362 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.405    11.767    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[6]
    SLICE_X34Y219        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][36]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.080     2.785    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y219        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][36]_srl3/CLK

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.161ns  (logic 0.358ns (30.835%)  route 0.803ns (69.165%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -7.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    10.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.624ns (routing 0.762ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.155ns, distribution 0.898ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.624    10.600    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y206        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y206        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    10.679 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.132    10.811    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X34Y206        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088    10.899 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.614    11.513    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[4]
    SLICE_X34Y216        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122    11.635 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__180/O
                         net (fo=1, routed)           0.025    11.660    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7/I0105_out
    SLICE_X34Y216        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069    11.729 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.032    11.761    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/of_instr_ii_26
    SLICE_X34Y216        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.053     2.757    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Clk
    SLICE_X34Y216        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        -1.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.389ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.872ns (routing 0.413ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.794ns (routing 0.108ns, distribution 0.686ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.872     2.946    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y224        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.985 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.088     3.073    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X43Y224        FDCE                                         f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.794     1.389    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X43Y224        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        -1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.891ns (routing 0.413ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.108ns, distribution 0.658ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.891     2.965    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y207        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y207        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.004 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.074     3.078    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X36Y207        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.766     1.361    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X36Y207        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        -1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.377ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.884ns (routing 0.413ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.108ns, distribution 0.674ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.884     2.958    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y224        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.997 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.108     3.105    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X40Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.782     1.377    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.112ns (45.338%)  route 0.135ns (54.662%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.886ns (routing 0.413ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.772ns (routing 0.108ns, distribution 0.664ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.886     2.960    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y209        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y209        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.000 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           0.051     3.051    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X33Y208        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.047     3.098 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.063     3.161    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[24]
    SLICE_X32Y208        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.014     3.175 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__81/O
                         net (fo=1, routed)           0.014     3.189    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/I1139_out
    SLICE_X32Y208        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.011     3.200 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.007     3.207    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/of_instr_ii_35
    SLICE_X32Y208        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.772     1.368    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Clk
    SLICE_X32Y208        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][13]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.089ns (35.257%)  route 0.163ns (64.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.893ns (routing 0.413ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.108ns, distribution 0.683ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.893     2.967    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y207        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y207        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     3.006 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           0.031     3.037    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y207        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.050     3.087 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.132     3.219    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[7]
    SLICE_X34Y208        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][13]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.791     1.386    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y208        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][13]_srl3/CLK

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.074ns (27.138%)  route 0.199ns (72.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.885ns (routing 0.413ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.885     2.959    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y209        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y209        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.998 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.093     3.091    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X35Y210        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.035     3.126 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.106     3.232    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[11]
    SLICE_X34Y211        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.788     1.383    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y211        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/CLK

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][24]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.074ns (27.235%)  route 0.198ns (72.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.886ns (routing 0.413ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.886     2.960    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y209        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y209        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.999 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/Q
                         net (fo=2, routed)           0.103     3.102    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X32Y209        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.035     3.137 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.095     3.232    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[18]
    SLICE_X34Y211        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][24]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.788     1.383    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y211        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][24]_srl3/CLK

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.076ns (27.460%)  route 0.201ns (72.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.884ns (routing 0.413ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.884     2.958    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y208        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y208        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.998 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.087     3.085    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X33Y208        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     3.121 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.114     3.235    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[16]
    SLICE_X34Y211        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.788     1.383    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y211        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][26]_srl3/CLK

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.074ns (26.972%)  route 0.200ns (73.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.892ns (routing 0.413ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.892     2.966    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y206        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y206        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     3.005 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.069     3.074    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X34Y206        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     3.109 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.131     3.240    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[4]
    SLICE_X34Y211        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.788     1.383    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y211        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/CLK

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.099ns (34.611%)  route 0.187ns (65.389%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.884ns (routing 0.413ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.772ns (routing 0.108ns, distribution 0.664ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.884     2.958    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y208        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y208        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.998 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.089     3.087    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X32Y208        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.035     3.122 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.084     3.206    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[14]
    SLICE_X33Y210        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     3.220 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__71/O
                         net (fo=1, routed)           0.007     3.227    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7/I159_out
    SLICE_X33Y210        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.010     3.237 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.007     3.244    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/of_instr_ii_15
    SLICE_X33Y210        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.772     1.367    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Clk
    SLICE_X33Y210        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_mainBD_clk_wiz_1_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.118ns (14.695%)  route 0.685ns (85.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    9.769ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.001ns (routing 1.198ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.155ns, distribution 0.940ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.001     9.769    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X45Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y206        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     9.850 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=1, routed)           0.388    10.238    mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X42Y201        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    10.275 r  mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.297    10.572    mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X42Y201        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.095     2.799    mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y201        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.725ns  (logic 0.525ns (30.441%)  route 1.200ns (69.559%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -6.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.985ns (routing 1.198ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.155ns, distribution 0.921ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.985     9.753    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y214        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.829 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.515    10.344    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X38Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    10.495 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    10.521    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y218        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.059    10.580 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.208    10.788    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X37Y221        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    10.839 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.208    11.047    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X33Y220        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    11.137 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.177    11.314    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X37Y221        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098    11.412 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.066    11.478    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X37Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.076     2.780    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X37Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.653ns  (logic 0.465ns (28.137%)  route 1.188ns (71.863%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -6.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.985ns (routing 1.198ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.155ns, distribution 0.921ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.985     9.753    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y214        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.829 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.515    10.344    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X38Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    10.495 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    10.521    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y218        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.059    10.580 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.208    10.788    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X37Y221        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    10.839 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.208    11.047    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X33Y220        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    11.137 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.178    11.315    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X37Y221        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038    11.353 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.053    11.406    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X37Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.076     2.780    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X37Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.273ns  (logic 0.313ns (24.583%)  route 0.960ns (75.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -6.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.985ns (routing 1.198ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.155ns, distribution 0.918ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.985     9.753    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y214        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.829 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.833    10.662    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X37Y224        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    10.750 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.068    10.818    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X37Y224        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149    10.967 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.059    11.026    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X37Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.073     2.778    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X37Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.200ns  (logic 0.217ns (18.080%)  route 0.983ns (81.920%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -6.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.985ns (routing 1.198ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.155ns, distribution 0.918ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.985     9.753    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y214        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.829 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.833    10.662    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X37Y224        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    10.750 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.097    10.847    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X37Y224        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053    10.900 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.053    10.953    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X37Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.073     2.778    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X37Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.071ns  (logic 0.261ns (24.364%)  route 0.810ns (75.636%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -6.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.985ns (routing 1.198ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.155ns, distribution 0.918ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.985     9.753    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y214        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.829 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.704    10.533    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X37Y224        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148    10.681 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.040    10.721    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X37Y224        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037    10.758 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.066    10.824    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X37Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.073     2.778    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X37Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.851ns  (logic 0.286ns (33.612%)  route 0.565ns (66.388%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -6.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.985ns (routing 1.198ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.155ns, distribution 0.914ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.985     9.753    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y214        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.829 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.515    10.344    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X38Y217        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    10.495 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026    10.521    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X38Y218        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.059    10.580 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4_CARRY8/CO[0]
                         net (fo=2, routed)           0.024    10.604    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X38Y218        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.069     2.773    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X38Y218        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.178ns (21.576%)  route 0.647ns (78.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    9.769ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.001ns (routing 1.198ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.001     9.769    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X45Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y206        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     9.848 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=1, routed)           0.048     9.896    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X45Y206        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     9.995 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.599    10.594    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X37Y206        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.065     2.769    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X37Y206        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.169ns (32.689%)  route 0.348ns (67.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    9.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.993ns (routing 1.198ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.155ns, distribution 0.920ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.993     9.761    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y220        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     9.842 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.282    10.124    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X35Y225        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088    10.212 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.066    10.278    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X35Y225        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.075     2.779    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X35Y225        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.498ns  (logic 0.130ns (26.104%)  route 0.368ns (73.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    9.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.993ns (routing 1.198ns, distribution 0.795ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.155ns, distribution 0.920ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640     7.740    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.768 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.993     9.761    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y220        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.840 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.296    10.136    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X35Y225        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051    10.187 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2/O
                         net (fo=1, routed)           0.072    10.259    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2_n_0
    SLICE_X35Y225        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.075     2.779    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X35Y225        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.054ns (14.634%)  route 0.315ns (85.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.105ns (routing 0.655ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.799ns (routing 0.108ns, distribution 0.691ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.105     2.958    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X45Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y206        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.998 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=1, routed)           0.192     3.190    mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X42Y201        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     3.204 r  mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.123     3.327    mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X42Y201        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.799     1.395    mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y201        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        -1.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.097ns (routing 0.655ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.108ns, distribution 0.683ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.097     2.950    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y220        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y220        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.989 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.059     3.048    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X40Y218        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.791     1.386    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X40Y218        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.790%))
  Logic Levels:           0  
  Clock Path Skew:        -1.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.100ns (routing 0.655ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.100     2.953    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y221        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y221        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.992 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.075     3.067    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X33Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.767     1.363    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X33Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.790%))
  Logic Levels:           0  
  Clock Path Skew:        -1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.377ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.100ns (routing 0.655ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.100     2.953    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X38Y224        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y224        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.992 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.075     3.067    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X38Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.781     1.377    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X38Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -1.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.101ns (routing 0.655ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.764ns (routing 0.108ns, distribution 0.656ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.101     2.954    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y223        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y223        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.993 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.079     3.072    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X33Y223        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.764     1.359    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X33Y223        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.038ns (30.400%)  route 0.087ns (69.600%))
  Logic Levels:           0  
  Clock Path Skew:        -1.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.099ns (routing 0.655ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.099     2.952    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y225        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y225        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.990 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.087     3.077    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X37Y225        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.778     1.373    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X37Y225        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.040ns (26.846%)  route 0.109ns (73.154%))
  Logic Levels:           0  
  Clock Path Skew:        -1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.385ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.097ns (routing 0.655ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.789ns (routing 0.108ns, distribution 0.681ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.097     2.950    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y220        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y220        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.990 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.109     3.099    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X41Y223        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.789     1.385    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X41Y223        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.053ns (32.579%)  route 0.110ns (67.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.099ns (routing 0.655ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.774ns (routing 0.108ns, distribution 0.666ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.099     2.952    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y219        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.990 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.089     3.079    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X32Y220        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     3.094 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.021     3.115    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X32Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.774     1.370    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X32Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.061ns (27.982%)  route 0.157ns (72.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.100ns (routing 0.655ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.789ns (routing 0.108ns, distribution 0.681ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.100     2.953    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y220        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.992 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.131     3.123    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X35Y225        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     3.145 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2/O
                         net (fo=1, routed)           0.026     3.171    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_2_n_0
    SLICE_X35Y225        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.789     1.384    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X35Y225        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.075ns (30.864%)  route 0.168ns (69.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.100ns (routing 0.655ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.789ns (routing 0.108ns, distribution 0.681ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.100     2.953    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y220        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.993 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.144     3.137    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X35Y225        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     3.172 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.024     3.196    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X35Y225        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.789     1.384    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X35Y225        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mainBD_clk_wiz_1_0
  To Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.357ns  (logic 0.604ns (44.499%)  route 0.753ns (55.501%))
  Logic Levels:           4  (CARRY8=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.241ns (routing 0.171ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.696ns, distribution 0.735ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.241     2.402    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X37Y218        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y218        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.480 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[23]/Q
                         net (fo=1, routed)           0.486     2.966    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[6]
    SLICE_X36Y221        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.089 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.007     3.096    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_16
    SLICE_X36Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.249 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.275    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y222        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     3.367 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=47, routed)          0.219     3.587    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X38Y223        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     3.745 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.015     3.760    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X38Y223        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.431     3.999    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y223        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.035ns  (logic 0.077ns (7.443%)  route 0.958ns (92.557%))
  Logic Levels:           0  
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.223ns (routing 0.171ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.696ns, distribution 0.732ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.223     2.385    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X37Y206        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y206        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.462 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=653, routed)         0.958     3.419    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X41Y222        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.428     3.996    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y222        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.079ns (10.927%)  route 0.644ns (89.073%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.246ns (routing 0.171ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.696ns, distribution 0.718ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.246     2.407    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y210        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y210        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.486 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[25]/Q
                         net (fo=1, routed)           0.644     3.130    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[25]
    SLICE_X41Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.414     3.982    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.662ns  (logic 0.079ns (11.933%)  route 0.583ns (88.067%))
  Logic Levels:           0  
  Clock Path Skew:        1.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.234ns (routing 0.171ns, distribution 1.063ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.696ns, distribution 0.720ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.234     2.395    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.474 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.583     3.057    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[32]
    SLICE_X41Y216        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.416     3.984    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y216        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.615ns  (logic 0.080ns (13.008%)  route 0.535ns (86.992%))
  Logic Levels:           0  
  Clock Path Skew:        1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.229ns (routing 0.171ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.696ns, distribution 0.730ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.229     2.390    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y222        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y222        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.470 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1_reg/Q
                         net (fo=1, routed)           0.535     3.005    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1
    SLICE_X40Y222        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.426     3.994    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y222        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[20]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.582ns  (logic 0.077ns (13.230%)  route 0.505ns (86.770%))
  Logic Levels:           0  
  Clock Path Skew:        1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.226ns (routing 0.171ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.696ns, distribution 0.718ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.226     2.387    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y215        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y215        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.464 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/Q
                         net (fo=1, routed)           0.505     2.969    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[9]
    SLICE_X42Y215        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.414     3.982    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y215        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.563ns  (logic 0.079ns (14.034%)  route 0.484ns (85.966%))
  Logic Levels:           0  
  Clock Path Skew:        1.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.241ns (routing 0.171ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.696ns, distribution 0.728ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.241     2.402    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y222        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y222        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.481 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           0.484     2.965    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X40Y223        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.424     3.992    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y223        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.510ns  (logic 0.077ns (15.087%)  route 0.433ns (84.913%))
  Logic Levels:           0  
  Clock Path Skew:        1.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.239ns (routing 0.171ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.696ns, distribution 0.730ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.239     2.400    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X37Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y224        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.477 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/Q
                         net (fo=41, routed)          0.433     2.911    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X40Y222        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.426     3.994    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X40Y222        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.525ns  (logic 0.079ns (15.048%)  route 0.446ns (84.952%))
  Logic Levels:           0  
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.214ns (routing 0.171ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.696ns, distribution 0.720ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.214     2.375    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y214        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.454 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           0.446     2.900    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[31]
    SLICE_X41Y216        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.416     3.984    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y216        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.473ns  (logic 0.079ns (16.702%)  route 0.394ns (83.298%))
  Logic Levels:           0  
  Clock Path Skew:        1.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.239ns (routing 0.171ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.696ns, distribution 0.721ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.239     2.400    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y216        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y216        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.479 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/Q
                         net (fo=1, routed)           0.394     2.873    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[5]
    SLICE_X42Y217        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.417     3.985    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y217        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        7.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.012ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.687ns (routing 0.096ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.454ns, distribution 0.535ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.687     1.630    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y214        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.669 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.061     1.730    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[14]
    SLICE_X42Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.989     9.012    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        7.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.015ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.692ns (routing 0.096ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.454ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.692     1.635    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y217        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y217        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.674 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     1.732    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X41Y217        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.992     9.015    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y217        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        7.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.015ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.692ns (routing 0.096ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.454ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.692     1.635    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y217        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y217        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.674 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.060     1.734    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[4]
    SLICE_X41Y217        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.992     9.015    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y217        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        7.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.014ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.683ns (routing 0.096ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.454ns, distribution 0.537ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.683     1.626    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y214        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.665 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/Q
                         net (fo=1, routed)           0.070     1.735    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[21]
    SLICE_X41Y216        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.991     9.014    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y216        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        7.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.011ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.689ns (routing 0.096ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.454ns, distribution 0.534ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.689     1.632    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y215        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y215        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.670 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[12]/Q
                         net (fo=1, routed)           0.074     1.744    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[12]
    SLICE_X42Y215        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.988     9.011    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y215        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.038ns (32.203%)  route 0.080ns (67.797%))
  Logic Levels:           0  
  Clock Path Skew:        7.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.012ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.687ns (routing 0.096ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.454ns, distribution 0.535ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.687     1.630    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y214        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.668 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.080     1.748    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[8]
    SLICE_X42Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.989     9.012    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.041ns (35.345%)  route 0.075ns (64.655%))
  Logic Levels:           0  
  Clock Path Skew:        7.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.019ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.689ns (routing 0.096ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.454ns, distribution 0.542ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.689     1.632    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y224        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.673 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/Q
                         net (fo=1, routed)           0.075     1.748    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/dbg_brki_hit
    SLICE_X40Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.996     9.019    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X40Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        7.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.012ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.688ns (routing 0.096ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.454ns, distribution 0.535ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.688     1.630    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y215        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y215        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.669 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.084     1.753    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[28]
    SLICE_X41Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.989     9.012    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        7.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.012ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.686ns (routing 0.096ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.454ns, distribution 0.535ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.686     1.628    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X41Y213        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y213        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.667 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[27]/Q
                         net (fo=1, routed)           0.090     1.757    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[27]
    SLICE_X41Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.989     9.012    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[27]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.040ns (32.258%)  route 0.084ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        7.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.018ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.691ns (routing 0.096ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.454ns, distribution 0.541ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.691     1.634    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y222        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y222        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.674 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.084     1.758    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Raw
    SLICE_X40Y222        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.995     9.018    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X40Y222        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  To Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.615ns  (logic 5.338ns (61.961%)  route 3.277ns (38.039%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.424ns (routing 0.696ns, distribution 0.728ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.490    24.257    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]
    SLICE_X46Y209        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089    24.346 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.576    24.922    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X42Y219        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149    25.071 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.211    25.282    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X42Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.424     3.992    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.445ns  (logic 5.335ns (63.176%)  route 3.110ns (36.824%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.419ns (routing 0.696ns, distribution 0.723ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.490    24.257    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]
    SLICE_X46Y209        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089    24.346 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.571    24.916    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X41Y220        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    25.062 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.049    25.111    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X41Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.419     3.987    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.431ns  (logic 5.312ns (63.005%)  route 3.119ns (36.995%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.425ns (routing 0.696ns, distribution 0.729ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.490    24.257    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]
    SLICE_X46Y209        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089    24.346 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.563    24.909    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X42Y219        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    25.032 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.066    25.098    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X42Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.425     3.993    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.422ns  (logic 5.346ns (63.479%)  route 3.076ns (36.521%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.419ns (routing 0.696ns, distribution 0.723ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.490    24.257    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]
    SLICE_X46Y209        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089    24.346 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.571    24.916    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X41Y220        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    25.073 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.015    25.088    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X41Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.419     3.987    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.419ns  (logic 5.227ns (62.085%)  route 3.192ns (37.915%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.425ns (routing 0.696ns, distribution 0.729ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.490    24.257    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]
    SLICE_X46Y209        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089    24.346 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.649    24.995    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X42Y219        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.038    25.033 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.053    25.086    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X42Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.425     3.993    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.370ns  (logic 5.313ns (63.477%)  route 3.057ns (36.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.425ns (routing 0.696ns, distribution 0.729ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.490    24.257    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]
    SLICE_X46Y209        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089    24.346 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.518    24.863    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X41Y221        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124    24.987 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.049    25.036    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X41Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.425     3.993    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.356ns  (logic 5.330ns (63.787%)  route 3.026ns (36.213%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.425ns (routing 0.696ns, distribution 0.729ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.490    24.257    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]
    SLICE_X46Y209        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089    24.346 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.518    24.863    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X41Y221        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141    25.004 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.018    25.022    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X41Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.425     3.993    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.353ns  (logic 5.338ns (63.906%)  route 3.015ns (36.094%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.425ns (routing 0.696ns, distribution 0.729ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.490    24.257    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]
    SLICE_X46Y209        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089    24.346 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.477    24.822    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X41Y221        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149    24.971 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.048    25.019    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X41Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.425     3.993    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.244ns  (logic 5.248ns (63.658%)  route 2.996ns (36.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.388ns (routing 0.696ns, distribution 0.692ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.468    24.235    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]
    SLICE_X45Y210        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    24.383 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=2, routed)           0.528    24.911    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count
    SLICE_X45Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.388     3.956    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.244ns  (logic 5.248ns (63.658%)  route 2.996ns (36.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.388ns (routing 0.696ns, distribution 0.692ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=37, routed)          2.468    24.235    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]
    SLICE_X45Y210        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    24.383 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=2, routed)           0.528    24.911    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count
    SLICE_X45Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.388     3.956    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.513ns (34.370%)  route 0.980ns (65.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        9.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.001ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.978ns (routing 0.454ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.974    18.105    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y206        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.048    18.153 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.006    18.159    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X47Y206        FDPE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.978     9.001    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y206        FDPE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.536ns  (logic 0.479ns (31.178%)  route 1.057ns (68.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.005ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.982ns (routing 0.454ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.974    18.106    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y206        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014    18.120 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.083    18.203    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.982     9.005    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.536ns  (logic 0.479ns (31.178%)  route 1.057ns (68.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.005ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.982ns (routing 0.454ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.974    18.106    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y206        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014    18.120 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.083    18.203    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.982     9.005    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.536ns  (logic 0.479ns (31.178%)  route 1.057ns (68.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.005ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.982ns (routing 0.454ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.974    18.106    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y206        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014    18.120 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.083    18.203    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.982     9.005    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.536ns  (logic 0.479ns (31.178%)  route 1.057ns (68.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.005ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.982ns (routing 0.454ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.974    18.106    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y206        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014    18.120 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.083    18.203    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.982     9.005    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.536ns  (logic 0.479ns (31.178%)  route 1.057ns (68.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.005ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.982ns (routing 0.454ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.974    18.106    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y206        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014    18.120 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.083    18.203    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.982     9.005    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.536ns  (logic 0.479ns (31.178%)  route 1.057ns (68.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.005ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.982ns (routing 0.454ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.974    18.106    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y206        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014    18.120 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.083    18.203    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.982     9.005    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.536ns  (logic 0.479ns (31.178%)  route 1.057ns (68.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.005ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.982ns (routing 0.454ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.974    18.106    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y206        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014    18.120 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.083    18.203    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.982     9.005    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.536ns  (logic 0.479ns (31.178%)  route 1.057ns (68.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        9.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.005ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.982ns (routing 0.454ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          0.974    18.106    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y206        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014    18.120 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.083    18.203    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.982     9.005    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/CE
                            (rising edge-triggered cell FDPE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.465ns (29.839%)  route 1.093ns (70.161%))
  Logic Levels:           0  
  Clock Path Skew:        9.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.001ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.978ns (routing 0.454ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=71, routed)          1.093    18.225    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X47Y206        FDPE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.978     9.001    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y206        FDPE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 0.678ns (21.348%)  route 2.498ns (78.652%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -5.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.696ns, distribution 0.690ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    44.362 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.157    44.519    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X43Y209        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066    44.585 r  mainBD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.488    45.074    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X41Y220        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    45.125 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.190    45.315    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X42Y217        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    45.438 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.660    46.098    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X45Y210        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    46.244 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.049    46.293    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X45Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.386     3.954    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.100ns  (logic 0.658ns (21.224%)  route 2.442ns (78.776%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -5.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.946ns
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.696ns, distribution 0.682ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    44.362 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.157    44.519    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X43Y209        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066    44.585 f  mainBD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.488    45.074    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X41Y220        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    45.125 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.190    45.315    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X42Y217        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    45.438 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.511    45.949    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X46Y211        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090    46.039 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.094    46.132    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X46Y210        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    46.168 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.049    46.217    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.378     3.946    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.099ns  (logic 0.657ns (21.199%)  route 2.442ns (78.801%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -5.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.946ns
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.696ns, distribution 0.682ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    44.362 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.157    44.519    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X43Y209        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066    44.585 f  mainBD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.488    45.074    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X41Y220        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    45.125 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.190    45.315    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X42Y217        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    45.438 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.511    45.949    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X46Y211        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090    46.039 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.093    46.131    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X46Y210        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    46.166 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.050    46.216    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.378     3.946    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.517ns  (logic 0.421ns (16.725%)  route 2.096ns (83.275%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -5.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.696ns, distribution 0.760ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096    44.368 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.226    44.594    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X45Y208        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    44.717 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.917    45.634    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc__0
    SLICE_X37Y218        SRLC16E                                      r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.456     4.024    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X37Y218        SRLC16E                                      r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.516ns  (logic 0.421ns (16.732%)  route 2.095ns (83.268%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -5.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.696ns, distribution 0.758ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096    44.368 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.226    44.594    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X45Y208        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    44.717 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.916    45.633    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X37Y217        SRLC16E                                      r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.454     4.022    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X37Y217        SRLC16E                                      r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.515ns  (logic 0.421ns (16.739%)  route 2.094ns (83.261%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -5.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.696ns, distribution 0.757ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096    44.368 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.226    44.594    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X45Y208        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    44.717 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.915    45.632    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X37Y216        SRLC16E                                      r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.453     4.021    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X37Y216        SRLC16E                                      r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.513ns  (logic 0.421ns (16.752%)  route 2.092ns (83.248%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -5.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.696ns, distribution 0.761ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096    44.368 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.226    44.594    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X45Y208        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    44.717 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.913    45.630    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X37Y215        SRLC16E                                      r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.457     4.025    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X37Y215        SRLC16E                                      r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.512ns  (logic 0.421ns (16.759%)  route 2.091ns (83.241%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -5.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.696ns, distribution 0.755ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096    44.368 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.226    44.594    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X45Y208        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    44.717 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.912    45.629    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc__0
    SLICE_X37Y214        SRLC16E                                      r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.451     4.019    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X37Y214        SRLC16E                                      r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.511ns  (logic 0.421ns (16.765%)  route 2.090ns (83.235%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -5.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.696ns, distribution 0.753ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096    44.368 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.226    44.594    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X45Y208        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    44.717 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.911    45.628    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X37Y213        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.449     4.017    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X37Y213        SRL16E                                       r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.511ns  (logic 0.421ns (16.765%)  route 2.090ns (83.235%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -5.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.696ns, distribution 0.753ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096    44.368 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.226    44.594    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X45Y208        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123    44.717 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.911    45.628    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X37Y213        SRLC16E                                      r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.024     2.489    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     2.568 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.449     4.017    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X37Y213        SRLC16E                                      r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.062ns (31.208%)  route 0.137ns (68.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.988ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.655ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.454ns, distribution 0.511ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371     1.836    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.104     2.957    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y210        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.996 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.122     3.118    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X46Y210        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     3.141 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.015     3.156    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.965     8.988    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.059ns (49.757%)  route 0.060ns (50.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.001ns
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.454ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    36.334 f  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.054    36.387    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X47Y206        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.020    36.407 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.006    36.413    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X47Y206        FDPE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.978     9.001    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y206        FDPE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.164%)  route 0.129ns (76.835%))
  Logic Levels:           0  
  Clock Path Skew:        6.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.001ns = ( 25.668 - 16.667 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.454ns, distribution 0.524ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X47Y206        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y206        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    36.334 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.129    36.463    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/D
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062    24.628    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061    24.690 f  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.978    25.668    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.061ns (30.079%)  route 0.142ns (69.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.005ns
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.454ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    36.334 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.059    36.392    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X47Y206        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022    36.414 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.083    36.497    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.982     9.005    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.061ns (30.079%)  route 0.142ns (69.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.005ns
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.454ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    36.334 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.059    36.392    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X47Y206        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022    36.414 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.083    36.497    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.982     9.005    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.061ns (30.079%)  route 0.142ns (69.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.005ns
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.454ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    36.334 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.059    36.392    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X47Y206        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022    36.414 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.083    36.497    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.982     9.005    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.061ns (30.079%)  route 0.142ns (69.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.005ns
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.454ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    36.334 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.059    36.392    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X47Y206        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022    36.414 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.083    36.497    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.982     9.005    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.061ns (30.079%)  route 0.142ns (69.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.005ns
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.454ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    36.334 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.059    36.392    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X47Y206        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022    36.414 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.083    36.497    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.982     9.005    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.061ns (30.079%)  route 0.142ns (69.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.005ns
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.454ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    36.334 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.059    36.392    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X47Y206        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022    36.414 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.083    36.497    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.982     9.005    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.061ns (30.079%)  route 0.142ns (69.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.005ns
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.454ns, distribution 0.528ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    36.334 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.059    36.392    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X47Y206        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022    36.414 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.083    36.497    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.062     7.962    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     8.023 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.982     9.005    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.845ns  (logic 0.765ns (15.790%)  route 4.080ns (84.210%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -10.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    10.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.762ns, distribution 0.790ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.552    10.528    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y210        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    10.607 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.255    10.862    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X45Y208        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157    11.019 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.162    11.181    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051    11.232 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.157    11.389    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X43Y209        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066    11.455 f  mainBD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.488    11.943    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X41Y220        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    11.994 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.190    12.184    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X42Y217        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    12.307 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.748    13.056    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X46Y207        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    13.144 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_E2.BSCANE2_I_i_6/O
                         net (fo=1, routed)           0.230    13.374    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_2
    SLICE_X47Y207        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150    13.524 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           1.849    15.373    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.103ns (8.266%)  route 1.143ns (91.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.857ns (routing 0.413ns, distribution 0.444ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.857     2.931    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y206        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y206        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.969 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/Q
                         net (fo=1, routed)           0.125     3.094    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg[0]
    SLICE_X47Y206        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.050     3.144 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_E2.BSCANE2_I_i_2/O
                         net (fo=1, routed)           0.071     3.215    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I
    SLICE_X47Y207        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     3.230 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           0.947     4.177    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.386ns  (logic 0.770ns (14.296%)  route 4.616ns (85.704%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -9.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 43.117 - 33.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 1.198ns, distribution 0.818ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.640    41.073    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    41.101 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          2.016    43.117    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    43.196 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          0.864    44.060    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X45Y208        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123    44.183 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.089    44.272    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090    44.362 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.157    44.519    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X43Y209        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066    44.585 f  mainBD_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.488    45.074    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X41Y220        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    45.125 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.190    45.315    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X42Y217        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    45.438 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.748    46.186    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X46Y207        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088    46.274 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_E2.BSCANE2_I_i_6/O
                         net (fo=1, routed)           0.230    46.504    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_2
    SLICE_X47Y207        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150    46.654 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           1.849    48.503    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.080ns (7.556%)  route 0.979ns (92.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    2.962ns = ( 36.295 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.655ns, distribution 0.454ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.371    35.169    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    35.186 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.109    36.295    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y207        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    36.334 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.032    36.365    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Q[0]
    SLICE_X47Y207        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041    36.406 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_E2.BSCANE2_I_i_1/O
                         net (fo=1, routed)           0.947    37.353    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mainBD_clk_wiz_1_0
  To Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.079ns (15.279%)  route 0.438ns (84.721%))
  Logic Levels:           0  
  Clock Path Skew:        1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.056ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.244ns (routing 0.171ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.775ns (routing 1.090ns, distribution 0.685ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.244     2.405    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X35Y226        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y226        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.484 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.438     2.922    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X33Y223        FDCE                                         f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.775     4.056    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y223        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.393ns  (logic 0.078ns (19.866%)  route 0.315ns (80.134%))
  Logic Levels:           0  
  Clock Path Skew:        1.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns
    Source Clock Delay      (SCD):    2.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.243ns (routing 0.171ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.772ns (routing 1.090ns, distribution 0.682ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.243     2.404    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X35Y225        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y225        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.482 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.315     2.797    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X38Y224        FDCE                                         f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.772     4.053    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X38Y224        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.413ns  (logic 0.079ns (19.133%)  route 0.334ns (80.867%))
  Logic Levels:           0  
  Clock Path Skew:        1.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.208ns (routing 0.171ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.773ns (routing 1.090ns, distribution 0.683ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.208     2.369    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y224        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.448 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.334     2.782    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X33Y221        FDCE                                         f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.773     4.054    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y221        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.353ns  (logic 0.078ns (22.121%)  route 0.275ns (77.879%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.227ns (routing 0.171ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.774ns (routing 1.090ns, distribution 0.684ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.227     2.388    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X37Y226        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y226        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.466 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.275     2.741    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X37Y225        FDCE                                         f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.774     4.055    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y225        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.290ns  (logic 0.079ns (27.241%)  route 0.211ns (72.759%))
  Logic Levels:           0  
  Clock Path Skew:        1.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.234ns (routing 0.171ns, distribution 1.063ns)
  Clock Net Delay (Destination): 1.770ns (routing 1.090ns, distribution 0.680ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.234     2.395    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.474 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.211     2.685    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X40Y220        FDCE                                         f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.770     4.051    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y220        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.290ns  (logic 0.079ns (27.241%)  route 0.211ns (72.759%))
  Logic Levels:           0  
  Clock Path Skew:        1.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.234ns (routing 0.171ns, distribution 1.063ns)
  Clock Net Delay (Destination): 1.770ns (routing 1.090ns, distribution 0.680ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.234     2.395    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.474 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.211     2.685    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X40Y220        FDCE                                         f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.770     4.051    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y220        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        6.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.183ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.691ns (routing 0.096ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.731ns, distribution 0.509ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.691     1.633    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.672 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.091     1.763    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X40Y220        FDCE                                         f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.240     8.183    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y220        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        6.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.183ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.691ns (routing 0.096ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.731ns, distribution 0.509ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.691     1.633    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y221        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y221        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.672 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.091     1.763    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X40Y220        FDCE                                         f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.240     8.183    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y220        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.401%)  route 0.121ns (75.599%))
  Logic Levels:           0  
  Clock Path Skew:        6.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.186ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.688ns (routing 0.096ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.731ns, distribution 0.512ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.688     1.630    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X37Y226        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y226        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.669 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.121     1.790    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X37Y225        FDCE                                         f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.243     8.186    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y225        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.279%)  route 0.153ns (79.721%))
  Logic Levels:           0  
  Clock Path Skew:        6.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.187ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.677ns (routing 0.096ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.731ns, distribution 0.513ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.677     1.619    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y224        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y224        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.658 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.153     1.811    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X33Y221        FDCE                                         f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.244     8.187    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y221        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.039ns (21.157%)  route 0.145ns (78.843%))
  Logic Levels:           0  
  Clock Path Skew:        6.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.187ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.691ns (routing 0.096ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.731ns, distribution 0.513ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.691     1.633    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X35Y225        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y225        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.672 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.145     1.818    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X38Y224        FDCE                                         f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.244     8.187    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X38Y224        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.039ns (16.184%)  route 0.202ns (83.816%))
  Logic Levels:           0  
  Clock Path Skew:        6.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.188ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.692ns (routing 0.096ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.731ns, distribution 0.514ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.692     1.634    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X35Y226        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y226        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.673 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.202     1.875    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X33Y223        FDCE                                         f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.245     8.188    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y223        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.891ns  (logic 0.403ns (21.311%)  route 1.488ns (78.689%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -6.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns
    Source Clock Delay      (SCD):    10.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.762ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.772ns (routing 1.090ns, distribution 0.682ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.552    10.528    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y210        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    10.607 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.255    10.862    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X45Y208        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157    11.019 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.162    11.181    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051    11.232 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    11.399    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.116    11.515 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.904    12.419    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.772     4.053    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.889ns  (logic 0.403ns (21.334%)  route 1.486ns (78.666%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -6.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns
    Source Clock Delay      (SCD):    10.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.762ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.772ns (routing 1.090ns, distribution 0.682ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.552    10.528    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y210        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    10.607 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.255    10.862    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X45Y208        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157    11.019 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.162    11.181    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051    11.232 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    11.399    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.116    11.515 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.902    12.417    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.772     4.053    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y220        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.884ns  (logic 0.403ns (21.395%)  route 1.481ns (78.605%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -6.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns
    Source Clock Delay      (SCD):    10.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.762ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.772ns (routing 1.090ns, distribution 0.682ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.552    10.528    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y210        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    10.607 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.255    10.862    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X45Y208        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157    11.019 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.162    11.181    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051    11.232 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    11.399    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.116    11.515 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.897    12.412    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X38Y224        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.772     4.053    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X38Y224        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.881ns  (logic 0.403ns (21.428%)  route 1.478ns (78.572%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -6.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.056ns
    Source Clock Delay      (SCD):    10.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.762ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.775ns (routing 1.090ns, distribution 0.685ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.552    10.528    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y210        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    10.607 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.255    10.862    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X45Y208        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157    11.019 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.162    11.181    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051    11.232 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    11.399    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.116    11.515 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.894    12.409    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y223        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.775     4.056    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y223        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.879ns  (logic 0.403ns (21.451%)  route 1.476ns (78.549%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -6.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns
    Source Clock Delay      (SCD):    10.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.762ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.773ns (routing 1.090ns, distribution 0.683ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.552    10.528    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y210        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    10.607 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.255    10.862    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X45Y208        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157    11.019 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.162    11.181    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051    11.232 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    11.399    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.116    11.515 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.892    12.407    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y221        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.773     4.054    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y221        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.870ns  (logic 0.403ns (21.554%)  route 1.467ns (78.446%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -6.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns
    Source Clock Delay      (SCD):    10.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.762ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.766ns (routing 1.090ns, distribution 0.676ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.552    10.528    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y210        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    10.607 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.255    10.862    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X45Y208        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157    11.019 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.162    11.181    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051    11.232 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    11.399    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.116    11.515 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.883    12.398    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.766     4.047    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y214        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.794ns  (logic 0.403ns (22.468%)  route 1.391ns (77.532%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -6.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns
    Source Clock Delay      (SCD):    10.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.762ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.774ns (routing 1.090ns, distribution 0.684ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.552    10.528    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y210        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    10.607 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.255    10.862    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X45Y208        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157    11.019 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.162    11.181    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051    11.232 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    11.399    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.116    11.515 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.807    12.322    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y225        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.774     4.055    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y225        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.637ns  (logic 0.403ns (24.622%)  route 1.234ns (75.378%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -6.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns
    Source Clock Delay      (SCD):    10.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.762ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.773ns (routing 1.090ns, distribution 0.683ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.552    10.528    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y210        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    10.607 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.255    10.862    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X45Y208        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157    11.019 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.162    11.181    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051    11.232 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    11.399    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.116    11.515 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.650    12.165    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.773     4.054    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y219        FDRE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.526ns  (logic 0.385ns (25.226%)  route 1.141ns (74.774%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -6.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns
    Source Clock Delay      (SCD):    10.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.762ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.770ns (routing 1.090ns, distribution 0.680ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.552    10.528    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y210        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    10.607 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.255    10.862    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X45Y208        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157    11.019 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.162    11.181    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051    11.232 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    11.399    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098    11.497 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.557    12.054    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X40Y220        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.770     4.051    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y220        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.525ns  (logic 0.385ns (25.242%)  route 1.140ns (74.758%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -6.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns
    Source Clock Delay      (SCD):    10.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.552ns (routing 0.762ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.770ns (routing 1.090ns, distribution 0.680ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.984     8.884    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     8.976 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         1.552    10.528    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y210        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y210        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    10.607 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.255    10.862    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X45Y208        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157    11.019 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.162    11.181    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X45Y208        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051    11.232 f  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.167    11.399    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X43Y209        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098    11.497 r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.556    12.053    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X40Y220        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.770     4.051    mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y220        FDCE                                         r  mainBD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.417%)  route 0.068ns (63.583%))
  Logic Levels:           0  
  Clock Path Skew:        5.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.200ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.862ns (routing 0.413ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.731ns, distribution 0.526ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.862     2.936    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y207        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.975 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.068     3.043    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.257     8.200    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.355%)  route 0.063ns (61.646%))
  Logic Levels:           0  
  Clock Path Skew:        5.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.195ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.870ns (routing 0.413ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.731ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.870     2.944    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y206        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.983 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.063     3.046    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.252     8.195    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
                            (rising edge-triggered cell FDPE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
                            (removal check against rising-edge clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.041ns (38.679%)  route 0.065ns (61.321%))
  Logic Levels:           0  
  Clock Path Skew:        5.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.197ns = ( 41.530 - 33.333 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.867ns (routing 0.413ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.731ns, distribution 0.523ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.867     2.941    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y206        FDPE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y206        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.982 f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/Q
                         net (fo=1, routed)           0.065     3.047    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel_n
    SLICE_X47Y206        FDCE                                         f  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824    40.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    40.276 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.254    41.530    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X47Y206        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.040ns (38.787%)  route 0.063ns (61.213%))
  Logic Levels:           0  
  Clock Path Skew:        5.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.192ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.870ns (routing 0.413ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.731ns, distribution 0.518ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.870     2.944    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y206        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.984 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.063     3.047    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X45Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.249     8.192    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X45Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.040ns (38.211%)  route 0.065ns (61.789%))
  Logic Levels:           0  
  Clock Path Skew:        5.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.195ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.870ns (routing 0.413ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.731ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.870     2.944    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y206        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.984 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.065     3.049    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.252     8.195    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.849%)  route 0.066ns (62.151%))
  Logic Levels:           0  
  Clock Path Skew:        5.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.195ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.870ns (routing 0.413ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.731ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.870     2.944    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y206        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.984 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.066     3.050    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.252     8.195    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.040ns (31.826%)  route 0.086ns (68.174%))
  Logic Levels:           0  
  Clock Path Skew:        5.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.200ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.862ns (routing 0.413ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.731ns, distribution 0.526ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.862     2.936    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y207        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.976 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.086     3.062    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.257     8.200    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.406%)  route 0.087ns (68.594%))
  Logic Levels:           0  
  Clock Path Skew:        5.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.195ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.870ns (routing 0.413ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.731ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.870     2.944    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y206        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.984 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.087     3.071    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.252     8.195    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.073%)  route 0.091ns (69.927%))
  Logic Levels:           0  
  Clock Path Skew:        5.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.195ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.870ns (routing 0.413ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.731ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.870     2.944    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y206        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y206        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.983 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.091     3.074    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.252     8.195    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.040ns (27.502%)  route 0.105ns (72.498%))
  Logic Levels:           0  
  Clock Path Skew:        5.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.200ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.862ns (routing 0.413ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.731ns, distribution 0.526ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.557     2.022    mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y25       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.074 r  mainBD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X1Y3 (CLOCK_ROOT)    net (fo=232, routed)         0.862     2.936    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y207        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.976 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.105     3.081    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.257     8.200    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  To Clock:  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.562ns  (logic 5.246ns (69.375%)  route 2.316ns (30.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns = ( 37.403 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.789ns (routing 1.090ns, distribution 0.699ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          2.009    23.776    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y207        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    23.922 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.307    24.228    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    35.590    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.614 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.789    37.403    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.562ns  (logic 5.246ns (69.375%)  route 2.316ns (30.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns = ( 37.403 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.789ns (routing 1.090ns, distribution 0.699ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          2.009    23.776    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y207        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    23.922 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.307    24.228    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    35.590    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.614 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.789    37.403    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.562ns  (logic 5.246ns (69.375%)  route 2.316ns (30.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns = ( 37.403 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.789ns (routing 1.090ns, distribution 0.699ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          2.009    23.776    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y207        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    23.922 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.307    24.228    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    35.590    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.614 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.789    37.403    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.562ns  (logic 5.246ns (69.375%)  route 2.316ns (30.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns = ( 37.403 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.789ns (routing 1.090ns, distribution 0.699ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          2.009    23.776    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y207        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    23.922 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.307    24.228    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    35.590    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.614 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.789    37.403    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 5.246ns (69.393%)  route 2.314ns (30.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns = ( 37.403 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.789ns (routing 1.090ns, distribution 0.699ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          2.009    23.776    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y207        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    23.922 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.305    24.226    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    35.590    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.614 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.789    37.403    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 5.246ns (69.393%)  route 2.314ns (30.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns = ( 37.403 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.789ns (routing 1.090ns, distribution 0.699ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          2.009    23.776    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y207        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    23.922 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.305    24.226    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    35.590    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.614 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.789    37.403    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 5.246ns (69.393%)  route 2.314ns (30.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns = ( 37.403 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.789ns (routing 1.090ns, distribution 0.699ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          2.009    23.776    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y207        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    23.922 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.305    24.226    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    35.590    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.614 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.789    37.403    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 5.246ns (69.393%)  route 2.314ns (30.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns = ( 37.403 - 33.333 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.789ns (routing 1.090ns, distribution 0.699ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          2.009    23.776    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X47Y207        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    23.922 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.305    24.226    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792    35.590    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.614 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.789    37.403    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.449ns  (logic 5.257ns (70.570%)  route 2.192ns (29.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.071ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.790ns (routing 1.090ns, distribution 0.700ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          2.009    23.776    mainBD_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X47Y207        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157    23.933 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.183    24.116    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.790     4.071    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.449ns  (logic 5.257ns (70.570%)  route 2.192ns (29.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.071ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.790ns (routing 1.090ns, distribution 0.700ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    21.767 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          2.009    23.776    mainBD_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X47Y207        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157    23.933 r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.183    24.116    mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.792     2.257    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.281 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.790     4.071    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.479ns (30.138%)  route 1.110ns (69.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.195ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.252ns (routing 0.731ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.000    18.131    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X47Y207        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014    18.145 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.111    18.256    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.252     8.195    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.479ns (30.138%)  route 1.110ns (69.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.195ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.252ns (routing 0.731ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.000    18.131    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X47Y207        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014    18.145 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.111    18.256    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.252     8.195    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.479ns (30.138%)  route 1.110ns (69.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.195ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.252ns (routing 0.731ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.000    18.131    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X47Y207        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014    18.145 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.111    18.256    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.252     8.195    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.479ns (30.138%)  route 1.110ns (69.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.195ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.252ns (routing 0.731ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.000    18.131    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X47Y207        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014    18.145 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.111    18.256    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.252     8.195    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.479ns (30.138%)  route 1.110ns (69.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.195ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.252ns (routing 0.731ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.000    18.131    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X47Y207        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014    18.145 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.111    18.256    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.252     8.195    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.479ns (30.138%)  route 1.110ns (69.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.195ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.252ns (routing 0.731ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.000    18.131    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X47Y207        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014    18.145 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.111    18.256    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.252     8.195    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.479ns (30.138%)  route 1.110ns (69.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.195ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.252ns (routing 0.731ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.000    18.131    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X47Y207        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014    18.145 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.111    18.256    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.252     8.195    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.479ns (30.138%)  route 1.110ns (69.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        8.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.195ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.252ns (routing 0.731ns, distribution 0.521ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.000    18.131    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X47Y207        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014    18.145 r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.111    18.256    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.252     8.195    mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X46Y208        FDRE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.465ns (28.837%)  route 1.148ns (71.163%))
  Logic Levels:           0  
  Clock Path Skew:        8.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.200ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.257ns (routing 0.731ns, distribution 0.526ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.148    18.279    mainBD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X47Y207        FDCE                                         f  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.257     8.200    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.465ns (28.837%)  route 1.148ns (71.163%))
  Logic Levels:           0  
  Clock Path Skew:        8.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.200ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.257ns (routing 0.731ns, distribution 0.526ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      0.465    17.132 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=19, routed)          1.148    18.279    mainBD_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X47Y207        FDCE                                         f  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.824     6.924    mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.943 r  mainBD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=39, routed)          1.257     8.200    mainBD_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y207        FDCE                                         r  mainBD_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mainBD_clk_wiz_1_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            rs232_uart_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.620ns  (logic 2.855ns (61.795%)  route 1.765ns (38.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.272ns (routing 0.171ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.272     2.433    mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X41Y190        FDSE                                         r  mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y190        FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.512 r  mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.765     4.277    rs232_uart_0_txd_OBUF
    W13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.776     7.053 r  rs232_uart_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     7.053    rs232_uart_0_txd
    W13                                                               r  rs232_uart_0_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.875ns  (logic 2.887ns (74.506%)  route 0.988ns (25.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.257ns (routing 0.171ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.257     2.419    mainBD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y194        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y194        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.496 r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.988     3.484    lopt_3
    G10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.810     6.294 r  GPIO_LED_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.294    GPIO_LED_7[0]
    G10                                                               r  GPIO_LED_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.867ns  (logic 2.897ns (74.914%)  route 0.970ns (25.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.257ns (routing 0.171ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.257     2.419    mainBD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y194        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y194        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.499 r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.970     3.469    lopt_1
    F10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.817     6.285 r  GPIO_LED_5_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.285    GPIO_LED_5[0]
    F10                                                               r  GPIO_LED_5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.823ns  (logic 2.889ns (75.570%)  route 0.934ns (24.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.258ns (routing 0.171ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.258     2.419    mainBD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y195        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y195        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.498 r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.934     3.432    lopt_2
    G9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.810     6.242 r  GPIO_LED_6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.242    GPIO_LED_6[0]
    G9                                                                r  GPIO_LED_6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.811ns  (logic 2.906ns (76.235%)  route 0.906ns (23.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.236ns (routing 0.171ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.236     2.397    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/S00_AXI_ACLK
    SLICE_X36Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y185        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.478 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/o_toggle_reg/Q
                         net (fo=2, routed)           0.906     3.384    GPIO_LED_1_OBUF[0]
    D9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.825     6.209 r  GPIO_LED_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.209    GPIO_LED_1[0]
    D9                                                                r  GPIO_LED_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.787ns  (logic 2.897ns (76.499%)  route 0.890ns (23.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.258ns (routing 0.171ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.258     2.419    mainBD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y195        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y195        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.498 r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.890     3.388    lopt
    F9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.818     6.206 r  GPIO_LED_4_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.206    GPIO_LED_4[0]
    F9                                                                r  GPIO_LED_4[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.779ns  (logic 2.891ns (76.504%)  route 0.888ns (23.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.241ns (routing 0.171ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.241     2.403    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/S00_AXI_ACLK
    SLICE_X39Y190        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y190        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.484 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/o_toggle_reg/Q
                         net (fo=2, routed)           0.888     3.372    GPIO_LED_3_OBUF[0]
    E11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.810     6.182 r  GPIO_LED_3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.182    GPIO_LED_3[0]
    E11                                                               r  GPIO_LED_3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.783ns  (logic 2.893ns (76.470%)  route 0.890ns (23.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.230ns (routing 0.171ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.230     2.392    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/S00_AXI_ACLK
    SLICE_X38Y187        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y187        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.473 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/o_toggle_reg/Q
                         net (fo=2, routed)           0.890     3.363    GPIO_LED_2_OBUF[0]
    E10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.812     6.174 r  GPIO_LED_2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.174    GPIO_LED_2[0]
    E10                                                               r  GPIO_LED_2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.641ns  (logic 2.908ns (79.892%)  route 0.732ns (20.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.251ns (routing 0.171ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.469     0.569 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.619    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.619 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.016    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.889 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.133    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.161 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.251     2.413    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X41Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y185        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.493 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/o_toggle_reg/Q
                         net (fo=2, routed)           0.732     3.225    GPIO_LED_0_OBUF[0]
    C9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.828     6.053 r  GPIO_LED_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.053    GPIO_LED_0[0]
    C9                                                                r  GPIO_LED_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.523ns (81.591%)  route 0.344ns (18.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.700ns (routing 0.096ns, distribution 0.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.700     1.642    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X41Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y185        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.681 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/o_toggle_reg/Q
                         net (fo=2, routed)           0.344     2.025    GPIO_LED_0_OBUF[0]
    C9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.484     3.509 r  GPIO_LED_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.509    GPIO_LED_0[0]
    C9                                                                r  GPIO_LED_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.508ns (78.032%)  route 0.425ns (21.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.689ns (routing 0.096ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.689     1.631    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/S00_AXI_ACLK
    SLICE_X38Y187        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y187        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.672 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/o_toggle_reg/Q
                         net (fo=2, routed)           0.425     2.097    GPIO_LED_2_OBUF[0]
    E10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.467     3.564 r  GPIO_LED_2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.564    GPIO_LED_2[0]
    E10                                                               r  GPIO_LED_2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.513ns (78.028%)  route 0.426ns (21.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.700ns (routing 0.096ns, distribution 0.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.700     1.643    mainBD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y195        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y195        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.682 r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.426     2.108    lopt
    F9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.474     3.582 r  GPIO_LED_4_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.582    GPIO_LED_4[0]
    F9                                                                r  GPIO_LED_4[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.505ns (77.220%)  route 0.444ns (22.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.700ns (routing 0.096ns, distribution 0.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.700     1.643    mainBD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y195        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y195        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.682 r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.444     2.126    lopt_2
    G9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.466     3.592 r  GPIO_LED_6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.592    GPIO_LED_6[0]
    G9                                                                r  GPIO_LED_6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.507ns (76.282%)  route 0.469ns (23.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.694ns (routing 0.096ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.694     1.636    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/S00_AXI_ACLK
    SLICE_X39Y190        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y190        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.677 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u3/o_toggle_reg/Q
                         net (fo=2, routed)           0.469     2.146    GPIO_LED_3_OBUF[0]
    E11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.466     3.612 r  GPIO_LED_3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.612    GPIO_LED_3[0]
    E11                                                               r  GPIO_LED_3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/o_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.521ns (76.434%)  route 0.469ns (23.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.690ns (routing 0.096ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.690     1.633    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/S00_AXI_ACLK
    SLICE_X36Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y185        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.674 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/o_toggle_reg/Q
                         net (fo=2, routed)           0.469     2.143    GPIO_LED_1_OBUF[0]
    D9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.480     3.623 r  GPIO_LED_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.623    GPIO_LED_1[0]
    D9                                                                r  GPIO_LED_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.512ns (74.883%)  route 0.507ns (25.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.703ns (routing 0.096ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.703     1.645    mainBD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y194        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y194        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.684 r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.507     2.191    lopt_1
    F10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.473     3.664 r  GPIO_LED_5_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.664    GPIO_LED_5[0]
    F10                                                               r  GPIO_LED_5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.505ns (74.362%)  route 0.519ns (25.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.703ns (routing 0.096ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.703     1.645    mainBD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y194        FDRE                                         r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y194        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.684 r  mainBD_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.519     2.203    lopt_3
    G10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.466     3.669 r  GPIO_LED_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.669    GPIO_LED_7[0]
    G10                                                               r  GPIO_LED_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            rs232_uart_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.471ns (62.892%)  route 0.868ns (37.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.706ns (routing 0.096ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.229     0.308 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.348    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.551    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.781 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.926    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.943 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.706     1.648    mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X41Y190        FDSE                                         r  mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y190        FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.687 r  mainBD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           0.868     2.555    rs232_uart_0_txd_OBUF
    W13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.432     3.987 r  rs232_uart_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.987    rs232_uart_0_txd
    W13                                                               r  rs232_uart_0_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mainBD_clk_wiz_1_0

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPIO_DIP_SW2
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.886ns  (logic 1.382ns (47.898%)  route 1.504ns (52.102%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.075ns (routing 0.155ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  GPIO_DIP_SW2 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW2_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.260     1.260 r  GPIO_DIP_SW2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    GPIO_DIP_SW2_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.260 r  GPIO_DIP_SW2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.455     2.715    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/sw[0]
    SLICE_X38Y195        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     2.837 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[17]_i_1/O
                         net (fo=1, routed)           0.049     2.886    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[17]_i_1_n_0
    SLICE_X38Y195        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.075     2.779    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/S00_AXI_ACLK
    SLICE_X38Y195        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[17]/C

Slack:                    inf
  Source:                 GPIO_DIP_SW2
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.881ns  (logic 1.313ns (45.591%)  route 1.567ns (54.409%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.068ns (routing 0.155ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  GPIO_DIP_SW2 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW2_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.260     1.260 r  GPIO_DIP_SW2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    GPIO_DIP_SW2_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.260 r  GPIO_DIP_SW2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.509     2.770    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/sw[0]
    SLICE_X34Y190        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     2.823 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[15]_i_1/O
                         net (fo=1, routed)           0.058     2.881    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[15]_i_1_n_0
    SLICE_X34Y190        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.068     2.772    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/S00_AXI_ACLK
    SLICE_X34Y190        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[15]/C

Slack:                    inf
  Source:                 GPIO_DIP_SW2
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.871ns  (logic 1.406ns (48.984%)  route 1.465ns (51.016%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.075ns (routing 0.155ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  GPIO_DIP_SW2 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW2_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.260     1.260 r  GPIO_DIP_SW2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    GPIO_DIP_SW2_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.260 r  GPIO_DIP_SW2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.415     2.675    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/sw[0]
    SLICE_X38Y195        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.821 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[27]_i_1/O
                         net (fo=1, routed)           0.050     2.871    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[27]_i_1_n_0
    SLICE_X38Y195        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.075     2.779    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/S00_AXI_ACLK
    SLICE_X38Y195        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[27]/C

Slack:                    inf
  Source:                 GPIO_DIP_SW2
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.863ns  (logic 1.393ns (48.667%)  route 1.470ns (51.333%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.075ns (routing 0.155ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  GPIO_DIP_SW2 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW2_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.260     1.260 r  GPIO_DIP_SW2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    GPIO_DIP_SW2_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.260 r  GPIO_DIP_SW2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.455     2.715    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/sw[0]
    SLICE_X38Y195        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.848 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[18]_i_1/O
                         net (fo=1, routed)           0.015     2.863    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[18]_i_1_n_0
    SLICE_X38Y195        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.075     2.779    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/S00_AXI_ACLK
    SLICE_X38Y195        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[18]/C

Slack:                    inf
  Source:                 GPIO_DIP_SW2
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.854ns  (logic 1.326ns (46.478%)  route 1.527ns (53.522%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.068ns (routing 0.155ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  GPIO_DIP_SW2 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW2_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.260     1.260 r  GPIO_DIP_SW2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    GPIO_DIP_SW2_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.260 r  GPIO_DIP_SW2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.509     2.770    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/sw[0]
    SLICE_X34Y190        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     2.836 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[16]_i_1/O
                         net (fo=1, routed)           0.018     2.854    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[16]_i_1_n_0
    SLICE_X34Y190        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.068     2.772    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/S00_AXI_ACLK
    SLICE_X34Y190        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[16]/C

Slack:                    inf
  Source:                 GPIO_DIP_SW2
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.850ns  (logic 1.350ns (47.377%)  route 1.500ns (52.623%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.068ns (routing 0.155ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  GPIO_DIP_SW2 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW2_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.260     1.260 r  GPIO_DIP_SW2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    GPIO_DIP_SW2_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.260 r  GPIO_DIP_SW2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.441     2.701    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/sw[0]
    SLICE_X34Y190        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     2.791 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[21]_i_1/O
                         net (fo=1, routed)           0.059     2.850    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[21]_i_1_n_0
    SLICE_X34Y190        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.068     2.772    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/S00_AXI_ACLK
    SLICE_X34Y190        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[21]/C

Slack:                    inf
  Source:                 GPIO_DIP_SW2
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.849ns  (logic 1.418ns (49.783%)  route 1.431ns (50.217%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.075ns (routing 0.155ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  GPIO_DIP_SW2 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW2_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.260     1.260 r  GPIO_DIP_SW2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    GPIO_DIP_SW2_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.260 r  GPIO_DIP_SW2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.415     2.675    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/sw[0]
    SLICE_X38Y195        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     2.833 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[28]_i_1/O
                         net (fo=1, routed)           0.016     2.849    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[28]_i_1_n_0
    SLICE_X38Y195        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.075     2.779    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/S00_AXI_ACLK
    SLICE_X38Y195        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[28]/C

Slack:                    inf
  Source:                 GPIO_DIP_SW2
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.831ns  (logic 1.311ns (46.326%)  route 1.519ns (53.674%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.068ns (routing 0.155ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  GPIO_DIP_SW2 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW2_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.260     1.260 r  GPIO_DIP_SW2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    GPIO_DIP_SW2_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.260 r  GPIO_DIP_SW2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.452     2.713    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/sw[0]
    SLICE_X34Y190        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.764 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[23]_i_1/O
                         net (fo=1, routed)           0.067     2.831    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[23]_i_1_n_0
    SLICE_X34Y190        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.068     2.772    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/S00_AXI_ACLK
    SLICE_X34Y190        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[23]/C

Slack:                    inf
  Source:                 GPIO_DIP_SW2
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.406ns (49.761%)  route 1.420ns (50.239%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.079ns (routing 0.155ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  GPIO_DIP_SW2 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW2_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.260     1.260 r  GPIO_DIP_SW2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    GPIO_DIP_SW2_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.260 r  GPIO_DIP_SW2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.370     2.630    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/sw[0]
    SLICE_X38Y194        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.776 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[31]_i_1/O
                         net (fo=1, routed)           0.050     2.826    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[31]_i_1_n_0
    SLICE_X38Y194        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.079     2.784    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/S00_AXI_ACLK
    SLICE_X38Y194        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[31]/C

Slack:                    inf
  Source:                 GPIO_DIP_SW2
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.823ns  (logic 1.359ns (48.149%)  route 1.464ns (51.851%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.068ns (routing 0.155ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  GPIO_DIP_SW2 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW2_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.260     1.260 r  GPIO_DIP_SW2_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.260    GPIO_DIP_SW2_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.260 r  GPIO_DIP_SW2_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          1.441     2.701    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/sw[0]
    SLICE_X34Y190        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.099     2.800 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[22]_i_1/O
                         net (fo=1, routed)           0.023     2.823    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always[22]_i_1_n_0
    SLICE_X34Y190        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.079     0.079    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.374     0.453 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.493    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.493 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.837    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.467 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.681    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.705 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        1.068     2.772    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/S00_AXI_ACLK
    SLICE_X34Y190        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u2/cnt_always_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.014ns (2.469%)  route 0.553ns (97.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 0.799ns (routing 0.108ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y2            MMCME4_ADV                   0.000     0.000 f  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           0.532     0.532    mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X42Y201        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     0.546 r  mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.021     0.567    mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X42Y201        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.799     1.395    mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y201        FDRE                                         r  mainBD_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.844ns (64.816%)  route 0.458ns (35.184%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  GPIO_DIP_SW0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    GPIO_DIP_SW0_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  GPIO_DIP_SW0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          0.452     1.276    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/sw[0]
    SLICE_X39Y185        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.020     1.296 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always[4]_i_1/O
                         net (fo=1, routed)           0.006     1.302    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always[4]_i_1_n_0
    SLICE_X39Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.788     1.384    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X39Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[4]/C

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.846ns (64.327%)  route 0.469ns (35.673%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  GPIO_DIP_SW0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    GPIO_DIP_SW0_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  GPIO_DIP_SW0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          0.452     1.276    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/sw[0]
    SLICE_X39Y185        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     1.298 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always[3]_i_1/O
                         net (fo=1, routed)           0.017     1.315    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always[3]_i_1_n_0
    SLICE_X39Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.788     1.384    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X39Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[3]/C

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.856ns (64.989%)  route 0.461ns (35.011%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  GPIO_DIP_SW0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    GPIO_DIP_SW0_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  GPIO_DIP_SW0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          0.454     1.278    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/sw[0]
    SLICE_X39Y185        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     1.310 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always[8]_i_1/O
                         net (fo=1, routed)           0.007     1.317    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always[8]_i_1_n_0
    SLICE_X39Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.788     1.384    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X39Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[8]/C

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.323ns  (logic 0.863ns (65.223%)  route 0.460ns (34.777%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  GPIO_DIP_SW0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    GPIO_DIP_SW0_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  GPIO_DIP_SW0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          0.453     1.277    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/sw[0]
    SLICE_X39Y185        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.039     1.316 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always[6]_i_1/O
                         net (fo=1, routed)           0.007     1.323    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always[6]_i_1_n_0
    SLICE_X39Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.788     1.384    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X39Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[6]/C

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.859ns (64.628%)  route 0.470ns (35.372%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  GPIO_DIP_SW0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    GPIO_DIP_SW0_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  GPIO_DIP_SW0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          0.454     1.278    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/sw[0]
    SLICE_X39Y185        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     1.313 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always[7]_i_1/O
                         net (fo=1, routed)           0.016     1.329    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always[7]_i_1_n_0
    SLICE_X39Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.788     1.384    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X39Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[7]/C

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.865ns (64.884%)  route 0.468ns (35.116%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  GPIO_DIP_SW0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    GPIO_DIP_SW0_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  GPIO_DIP_SW0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          0.453     1.277    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/sw[0]
    SLICE_X39Y185        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     1.318 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always[5]_i_1/O
                         net (fo=1, routed)           0.015     1.333    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always[5]_i_1_n_0
    SLICE_X39Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.788     1.384    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X39Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[5]/C

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/o_toggle_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.342ns  (logic 0.862ns (64.218%)  route 0.480ns (35.782%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.794ns (routing 0.108ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  GPIO_DIP_SW0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    GPIO_DIP_SW0_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  GPIO_DIP_SW0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          0.474     1.298    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/sw[0]
    SLICE_X41Y185        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.038     1.336 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/o_toggle_i_1/O
                         net (fo=1, routed)           0.006     1.342    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/o_toggle_i_1_n_0
    SLICE_X41Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/o_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.794     1.390    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X41Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/o_toggle_reg/C

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.881ns (65.495%)  route 0.464ns (34.505%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.788ns (routing 0.108ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  GPIO_DIP_SW0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    GPIO_DIP_SW0_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  GPIO_DIP_SW0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          0.458     1.282    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/sw[0]
    SLICE_X39Y185        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.057     1.339 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always[2]_i_1/O
                         net (fo=1, routed)           0.006     1.345    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always[2]_i_1_n_0
    SLICE_X39Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.788     1.384    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/S00_AXI_ACLK
    SLICE_X39Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u0/cnt_always_reg[2]/C

Slack:                    inf
  Source:                 GPIO_DIP_SW1
                            (input port)
  Destination:            mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/cnt_always_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mainBD_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.842ns (62.474%)  route 0.506ns (37.526%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.770ns (routing 0.108ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  GPIO_DIP_SW1 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW1_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.822     0.822 r  GPIO_DIP_SW1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    GPIO_DIP_SW1_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.822 r  GPIO_DIP_SW1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=33, routed)          0.500     1.321    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/sw[0]
    SLICE_X33Y185        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.020     1.341 r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/cnt_always[4]_i_1/O
                         net (fo=1, routed)           0.006     1.347    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/cnt_always[4]_i_1_n_0
    SLICE_X33Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/cnt_always_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mainBD_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K22                                               0.000     0.000 r  default_sysclk1_300_clk_p (IN)
                         net (fo=0)                   0.100     0.100    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.326     0.426 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.476    mainBD_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.476 r  mainBD_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.706    mainBD_i/clk_wiz_1/inst/clk_in1_mainBD_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.411 r  mainBD_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.576    mainBD_i/clk_wiz_1/inst/clk_out1_mainBD_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.595 r  mainBD_i/clk_wiz_1/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1736, routed)        0.770     1.365    mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/S00_AXI_ACLK
    SLICE_X33Y185        FDCE                                         r  mainBD_i/AXI4_Lite_CNT_LED_0/inst/Counter_Toggle_Core_ER_inst/u1/cnt_always_reg[4]/C





