
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118932                       # Number of seconds simulated
sim_ticks                                118931567503                       # Number of ticks simulated
final_tick                               1176790388816                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 130616                       # Simulator instruction rate (inst/s)
host_op_rate                                   164954                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3520309                       # Simulator tick rate (ticks/s)
host_mem_usage                               16925032                       # Number of bytes of host memory used
host_seconds                                 33784.41                       # Real time elapsed on the host
sim_insts                                  4412781116                       # Number of instructions simulated
sim_ops                                    5572883057                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1340544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1713664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       579072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       843008                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4482816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2245760                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2245760                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10473                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13388                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4524                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6586                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35022                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17545                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17545                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10762                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11271557                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13991                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14408824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15067                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4868951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15067                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7088177                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37692398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10762                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13991                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15067                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15067                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              54889                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18882792                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18882792                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18882792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10762                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11271557                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13991                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14408824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15067                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4868951                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15067                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7088177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               56575190                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142774992                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23180627                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19090145                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1934014                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9394776                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670127                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437876                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87535                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104498160                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128080759                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23180627                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11108003                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27197054                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6270617                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4700803                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12106219                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574437                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140700668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.108834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.550406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113503614     80.67%     80.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783742      1.98%     82.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2366366      1.68%     84.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381908      1.69%     86.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2263789      1.61%     87.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124732      0.80%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779709      0.55%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1980002      1.41%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13516806      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140700668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162358                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.897081                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103327039                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6116702                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26848814                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109919                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4298185                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731308                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6467                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154486087                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51202                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4298185                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103841724                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3640872                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1320177                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26433561                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1166141                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153042434                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1382                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400570                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623987                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        14768                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214129334                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713343837                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713343837                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45870109                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33555                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17533                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3803677                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15190473                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7902059                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       312179                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1693262                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149182095                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33555                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139235828                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108502                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25231395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57198378                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1511                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140700668                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.989589                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585364                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83314902     59.21%     59.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23719248     16.86%     76.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11958470      8.50%     84.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7815682      5.55%     90.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6903285      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2705167      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3069563      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118567      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95784      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140700668                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976707     74.77%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157220     12.04%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172285     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114995000     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013315      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14365648     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845843      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139235828                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.975212                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306212                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009381                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420587038                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174447710                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135119360                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140542040                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       203023                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2978344                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1233                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          676                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160389                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          591                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4298185                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2971930                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249634                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149215650                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163862                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15190473                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7902059                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17533                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13184                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          676                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150290                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1086236                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236526                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136859659                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14114304                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2376169                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21958567                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295404                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7844263                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.958569                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135126132                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135119360                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81545983                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221213598                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.946380                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368630                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26801474                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958976                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136402483                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.897505                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713099                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87307733     64.01%     64.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22500989     16.50%     80.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10807981      7.92%     88.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815765      3.53%     91.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3767379      2.76%     94.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537109      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562815      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095977      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006735      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136402483                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006735                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282619138                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302745245                       # The number of ROB writes
system.switch_cpus0.timesIdled                  55539                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2074324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.427750                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.427750                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.700403                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.700403                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618468993                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186452243                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145858712                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142774992                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23803525                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19290244                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2065580                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9574374                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9133374                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2544411                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91368                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103821776                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131014817                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23803525                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11677785                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28627947                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6712364                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2910370                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12118062                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1669028                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139960606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.143229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.557341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111332659     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2694540      1.93%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2051303      1.47%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5037978      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1136213      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1628344      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1226204      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          774804      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14078561     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139960606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166721                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.917631                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102613901                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4488948                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28187175                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       112601                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4557972                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4108166                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42545                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158092300                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        79739                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4557972                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103481402                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1255789                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1781421                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27422819                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1461195                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156459029                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        15017                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        271905                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       609605                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       143842                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219791321                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    728712199                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    728712199                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173356341                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46434962                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38675                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21882                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5034559                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15117520                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7366212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123749                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1635641                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153663487                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38657                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142661100                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       192978                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28161784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     61087062                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5073                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139960606                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.019295                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.565797                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80232352     57.32%     57.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25085652     17.92%     75.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11720217      8.37%     83.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8604209      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7657952      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3038240      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3005294      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       465905      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150785      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139960606                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         573560     68.50%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118771     14.19%     82.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144963     17.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119741027     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2143224      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16792      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13464615      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7295442      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142661100                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.999202                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             837294                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005869                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    426313078                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181864354                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139070203                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143498394                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       347803                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3708505                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1047                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       230951                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4557972                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         799198                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92763                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153702144                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        54841                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15117520                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7366212                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21865                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80977                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1122519                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179496                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2302015                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140088078                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12939721                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2573022                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20233438                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19893929                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7293717                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.981181                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139252659                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139070203                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83406999                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231130972                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.974052                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360865                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101558342                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124723296                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28980191                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33584                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2069042                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135402634                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.921129                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693756                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84244115     62.22%     62.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23936265     17.68%     79.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10548060      7.79%     87.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5526275      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4406703      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1582501      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1346152      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1004647      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2807916      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135402634                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101558342                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124723296                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18544276                       # Number of memory references committed
system.switch_cpus1.commit.loads             11409015                       # Number of loads committed
system.switch_cpus1.commit.membars              16792                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17920367                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112380158                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2539140                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2807916                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           286298205                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          311965144                       # The number of ROB writes
system.switch_cpus1.timesIdled                  68493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2814386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101558342                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124723296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101558342                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.405842                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.405842                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.711317                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.711317                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       631658650                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193702066                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147848444                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33584                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142774992                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23991113                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19452070                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2049816                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9653794                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9220375                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2578836                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94965                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    104719796                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131187666                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23991113                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11799211                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28853197                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6673744                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2646526                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12232756                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1608236                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140817321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.544250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111964124     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2024083      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3711369      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3369900      2.39%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2148912      1.53%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1764039      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1019254      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1066412      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13749228      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140817321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168034                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.918842                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       103661512                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4035711                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28480572                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        47810                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4591710                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4150700                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6096                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158674730                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        48223                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4591710                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104503103                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1076854                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1771840                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27667568                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1206240                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156898721                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        227151                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       521643                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    221918874                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    730588224                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    730588224                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175667093                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46251756                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34595                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17298                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4341903                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14866741                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7385326                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        83628                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1654819                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153928488                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34596                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143059565                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       161189                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27004198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59175504                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    140817321                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015923                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.561013                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80907021     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24644953     17.50%     74.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12968565      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7496456      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8294420      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3079904      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2736342      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       524418      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       165242      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140817321                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         572685     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        117750     14.16%     83.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141090     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120468330     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2023833      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17297      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13203099      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7347006      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143059565                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.001993                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             831525                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005812                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    427929164                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    180967498                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139909918                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143891090                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       277081                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3414933                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       130652                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4591710                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         699675                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       105604                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153963084                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        61590                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14866741                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7385326                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17298                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         91304                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1139021                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1147360                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2286381                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140696730                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12680913                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2362834                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20027552                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20021575                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7346639                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.985444                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140039439                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139909918                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81634457                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229280472                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.979933                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356046                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102308210                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125971343                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27992088                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2069671                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136225611                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924726                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694638                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84408761     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24001695     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11924785      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4057837      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4994621      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1750751      1.29%     96.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1231805      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1019350      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2836006      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136225611                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102308210                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125971343                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18706479                       # Number of memory references committed
system.switch_cpus2.commit.loads             11451805                       # Number of loads committed
system.switch_cpus2.commit.membars              17298                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18182577                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113490540                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2598151                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2836006                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287353036                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312518761                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42948                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1957671                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102308210                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125971343                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102308210                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.395538                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.395538                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.716570                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.716570                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       633489676                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195831848                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147916003                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34596                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142774992                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22223042                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18319263                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1984668                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9139336                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8526866                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2332542                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87990                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108318102                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122062041                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22223042                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10859408                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25517111                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5868643                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2980611                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12566251                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1643242                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140666822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.065535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.485532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115149711     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1327546      0.94%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1881748      1.34%     84.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2466438      1.75%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2762943      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2057210      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1184732      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1743076      1.24%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12093418      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140666822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.155651                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.854926                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107125875                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4570840                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25060772                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58570                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3850764                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3550014                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147302330                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3850764                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107867027                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1058676                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2183506                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24381085                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1325758                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146319934                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          707                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        267687                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       547921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          558                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204056827                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683570814                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683570814                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166777661                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37279166                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38604                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22323                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4006546                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13905965                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7226376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119835                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1573593                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142217009                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133117573                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26655                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20422820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48170047                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5996                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140666822                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.946332                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.505899                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84330677     59.95%     59.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22692683     16.13%     76.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12574203      8.94%     85.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8104446      5.76%     90.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7435214      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2965934      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1801473      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       513754      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248438      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140666822                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64182     22.81%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93695     33.30%     56.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123473     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111758652     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2030382      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16281      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12142010      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7170248      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133117573                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.932359                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281350                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    407209973                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162678712                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130573744                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133398923                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       323124                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2900355                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          143                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172124                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           98                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3850764                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         799170                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108772                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142255565                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1332598                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13905965                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7226376                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22276                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83179                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1167592                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1119273                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2286865                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131317066                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11976310                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1800507                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19145062                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18402476                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7168752                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.919748                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130573968                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130573744                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76487443                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207760450                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.914542                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368152                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97673393                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120044796                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22220210                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32560                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2017053                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136816058                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.877417                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.684114                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88153704     64.43%     64.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23397735     17.10%     81.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9189333      6.72%     88.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4729446      3.46%     91.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4123971      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1983105      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1716146      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       809172      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2713446      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136816058                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97673393                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120044796                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18059862                       # Number of memory references committed
system.switch_cpus3.commit.loads             11005610                       # Number of loads committed
system.switch_cpus3.commit.membars              16280                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17217159                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108204187                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2449430                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2713446                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           276367618                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288380819                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45861                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2108170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97673393                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120044796                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97673393                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.461759                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.461759                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.684107                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.684107                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591716062                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181168215                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      137977219                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32560                       # number of misc regfile writes
system.l2.replacements                          35022                       # number of replacements
system.l2.tagsinuse                      65535.977210                       # Cycle average of tags in use
system.l2.total_refs                          2748567                       # Total number of references to valid blocks.
system.l2.sampled_refs                         100558                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.333151                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          5453.922928                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.078371                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5131.948936                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.576085                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6000.426607                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.373532                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2163.813342                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.228901                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3115.011581                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          13582.210123                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              0.119911                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          11017.296276                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8124.956098                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          10900.014519                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.083220                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000139                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.078307                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000177                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.091559                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000189                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.033017                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000202                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.047531                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.207248                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000002                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.168111                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.123977                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.166321                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        86772                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        60845                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        35315                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        44518                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  227450                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            86425                       # number of Writeback hits
system.l2.Writeback_hits::total                 86425                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        86772                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        60845                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        35315                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        44518                       # number of demand (read+write) hits
system.l2.demand_hits::total                   227450                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        86772                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        60845                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        35315                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        44518                       # number of overall hits
system.l2.overall_hits::total                  227450                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10473                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13388                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4524                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         6581                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35017                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10473                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13388                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4524                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         6586                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35022                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10473                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13388                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4524                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         6586                       # number of overall misses
system.l2.overall_misses::total                 35022                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1764536                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2129212259                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2384111                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2590172983                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2506952                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    935570255                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2368548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1317938617                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6981918261                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1095501                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1095501                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1764536                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2129212259                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2384111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2590172983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2506952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    935570255                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2368548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1319034118                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6983013762                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1764536                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2129212259                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2384111                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2590172983                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2506952                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    935570255                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2368548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1319034118                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6983013762                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97245                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        74233                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39839                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51099                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              262467                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        86425                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             86425                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97245                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        74233                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39839                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               262472                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97245                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        74233                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39839                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              262472                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.107697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.180351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.113557                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.128789                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.133415                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.107697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.180351                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.113557                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.128874                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133431                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.107697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.180351                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.113557                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.128874                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133431                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 176453.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 203304.903943                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 183393.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 193469.747759                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst       179068                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 206801.559461                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst       169182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 200264.187358                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 199386.533998                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 219100.200000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 219100.200000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 176453.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 203304.903943                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 183393.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 193469.747759                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst       179068                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 206801.559461                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst       169182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 200278.487398                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 199389.348467                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 176453.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 203304.903943                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 183393.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 193469.747759                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst       179068                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 206801.559461                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst       169182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 200278.487398                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 199389.348467                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                17545                       # number of writebacks
system.l2.writebacks::total                     17545                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10473                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13388                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4524                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         6581                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35017                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         6586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35022                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         6586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35022                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1182206                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1519306048                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1626635                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1810094307                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1690020                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    672111326                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1551480                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    934360744                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4941922766                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       804000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       804000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1182206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1519306048                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1626635                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1810094307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1690020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    672111326                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1551480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    935164744                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4942726766                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1182206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1519306048                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1626635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1810094307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1690020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    672111326                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1551480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    935164744                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4942726766                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.107697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.180351                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.113557                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.128789                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.133415                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.107697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.180351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.113557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.128874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133431                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.107697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.180351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.113557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.128874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133431                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 118220.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145068.848277                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 125125.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 135202.741784                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 120715.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 148565.721927                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       110820                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 141978.535785                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 141129.244824                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       160800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       160800                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 118220.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 145068.848277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 125125.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 135202.741784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 120715.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 148565.721927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst       110820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 141992.824780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 141132.053167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 118220.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 145068.848277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 125125.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 135202.741784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 120715.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 148565.721927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst       110820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 141992.824780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 141132.053167                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.561714                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012113870                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840207.036364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.561714                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015323                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880708                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12106209                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12106209                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12106209                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12106209                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12106209                       # number of overall hits
system.cpu0.icache.overall_hits::total       12106209                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1952536                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1952536                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1952536                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1952536                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1952536                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1952536                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12106219                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12106219                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12106219                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12106219                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12106219                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12106219                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 195253.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 195253.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 195253.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 195253.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 195253.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 195253.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1847736                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1847736                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1847736                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1847736                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1847736                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1847736                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 184773.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 184773.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 184773.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 184773.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 184773.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 184773.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97245                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191229642                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97501                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1961.309546                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.489709                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.510291                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915975                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084025                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10965193                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10965193                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709440                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17165                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17165                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18674633                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18674633                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18674633                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18674633                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401653                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401653                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401738                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401738                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401738                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401738                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36826440100                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36826440100                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8897793                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8897793                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36835337893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36835337893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36835337893                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36835337893                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366846                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366846                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076371                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076371                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076371                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076371                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035335                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035335                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021059                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021059                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021059                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021059                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 91687.202884                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 91687.202884                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 104679.917647                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 104679.917647                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 91689.951892                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91689.951892                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 91689.951892                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91689.951892                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        26157                       # number of writebacks
system.cpu0.dcache.writebacks::total            26157                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304408                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304408                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304493                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304493                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304493                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304493                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97245                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97245                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97245                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97245                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97245                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97245                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8034441654                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8034441654                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8034441654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8034441654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8034441654                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8034441654                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008555                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008555                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005098                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005098                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005098                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005098                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82620.614469                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82620.614469                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82620.614469                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82620.614469                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82620.614469                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82620.614469                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996234                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017198800                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050804.032258                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996234                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12118045                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12118045                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12118045                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12118045                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12118045                       # number of overall hits
system.cpu1.icache.overall_hits::total       12118045                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3162044                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3162044                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3162044                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3162044                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3162044                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3162044                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12118062                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12118062                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12118062                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12118062                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12118062                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12118062                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 186002.588235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 186002.588235                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 186002.588235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 186002.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 186002.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 186002.588235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2493274                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2493274                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2493274                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2493274                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2493274                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2493274                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191790.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 191790.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 191790.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 191790.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 191790.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 191790.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 74233                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180617435                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74489                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2424.753118                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.745792                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.254208                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901351                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098649                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9743820                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9743820                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7101677                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7101677                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21586                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21586                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16792                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16792                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16845497                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16845497                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16845497                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16845497                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       178674                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       178674                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       178674                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        178674                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       178674                       # number of overall misses
system.cpu1.dcache.overall_misses::total       178674                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18557082507                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18557082507                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18557082507                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18557082507                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18557082507                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18557082507                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9922494                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9922494                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7101677                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7101677                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16792                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16792                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17024171                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17024171                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17024171                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17024171                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018007                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018007                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010495                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010495                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010495                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010495                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 103860.004852                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103860.004852                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 103860.004852                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103860.004852                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 103860.004852                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103860.004852                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24194                       # number of writebacks
system.cpu1.dcache.writebacks::total            24194                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       104441                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       104441                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       104441                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       104441                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       104441                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       104441                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        74233                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        74233                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        74233                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        74233                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        74233                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        74233                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6710411481                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6710411481                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6710411481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6710411481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6710411481                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6710411481                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90396.609069                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90396.609069                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90396.609069                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90396.609069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90396.609069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90396.609069                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996673                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015192613                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192640.632829                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996673                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12232739                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12232739                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12232739                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12232739                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12232739                       # number of overall hits
system.cpu2.icache.overall_hits::total       12232739                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3321303                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3321303                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3321303                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3321303                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3321303                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3321303                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12232756                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12232756                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12232756                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12232756                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12232756                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12232756                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 195370.764706                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 195370.764706                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 195370.764706                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 195370.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 195370.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 195370.764706                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2638913                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2638913                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2638913                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2638913                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2638913                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2638913                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 188493.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 188493.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 188493.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 188493.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 188493.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 188493.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39839                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168893110                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40095                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4212.323482                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.867968                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.132032                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905734                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094266                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9538102                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9538102                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7220648                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7220648                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17298                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17298                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17298                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17298                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16758750                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16758750                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16758750                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16758750                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120578                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120578                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       120578                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        120578                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       120578                       # number of overall misses
system.cpu2.dcache.overall_misses::total       120578                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12689785384                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12689785384                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12689785384                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12689785384                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12689785384                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12689785384                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9658680                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9658680                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7220648                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7220648                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17298                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17298                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16879328                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16879328                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16879328                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16879328                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012484                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012484                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007144                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007144                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007144                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007144                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 105241.299275                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105241.299275                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 105241.299275                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105241.299275                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 105241.299275                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105241.299275                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11042                       # number of writebacks
system.cpu2.dcache.writebacks::total            11042                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80739                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80739                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        80739                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80739                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        80739                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80739                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39839                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39839                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39839                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39839                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39839                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39839                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3289084418                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3289084418                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3289084418                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3289084418                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3289084418                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3289084418                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82559.412084                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82559.412084                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 82559.412084                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 82559.412084                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 82559.412084                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82559.412084                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995890                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015789656                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043842.366197                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995890                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12566235                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12566235                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12566235                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12566235                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12566235                       # number of overall hits
system.cpu3.icache.overall_hits::total       12566235                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2872459                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2872459                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2872459                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2872459                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2872459                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2872459                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12566251                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12566251                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12566251                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12566251                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12566251                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12566251                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 179528.687500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 179528.687500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 179528.687500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 179528.687500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 179528.687500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 179528.687500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2484948                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2484948                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2484948                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2484948                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2484948                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2484948                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 177496.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 177496.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 177496.285714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 177496.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 177496.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 177496.285714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51104                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172440925                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51360                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3357.494646                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.226743                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.773257                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911042                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088958                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8920480                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8920480                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7017859                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7017859                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17145                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17145                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16280                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16280                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15938339                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15938339                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15938339                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15938339                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       147794                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       147794                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2846                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2846                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       150640                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        150640                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       150640                       # number of overall misses
system.cpu3.dcache.overall_misses::total       150640                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  15013897389                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15013897389                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    462443546                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    462443546                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  15476340935                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15476340935                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  15476340935                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15476340935                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9068274                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9068274                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7020705                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7020705                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16280                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16280                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16088979                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16088979                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16088979                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16088979                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016298                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016298                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000405                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000405                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009363                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009363                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009363                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009363                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 101586.650263                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101586.650263                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 162488.947997                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 162488.947997                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 102737.260588                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 102737.260588                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 102737.260588                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 102737.260588                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1388274                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 138827.400000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25032                       # number of writebacks
system.cpu3.dcache.writebacks::total            25032                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        96695                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        96695                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2841                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2841                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        99536                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        99536                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        99536                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        99536                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51099                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51099                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51104                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51104                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51104                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51104                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4305509571                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4305509571                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1137001                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1137001                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4306646572                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4306646572                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4306646572                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4306646572                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005635                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005635                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003176                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003176                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003176                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003176                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 84258.196266                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84258.196266                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 227400.200000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 227400.200000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 84272.201237                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84272.201237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 84272.201237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84272.201237                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
