--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DIVIDER.twx DIVIDER.ncd -o DIVIDER.twr DIVIDER.pcf -ucf
DIVIDER.ucf

Design file:              DIVIDER.ncd
Physical constraint file: DIVIDER.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51693 paths analyzed, 1252 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.553ns.
--------------------------------------------------------------------------------

Paths for end point DP/A[63]_dff_6_53 (SLICE_X27Y24.D2), 375 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/B[63]_dff_8_20 (FF)
  Destination:          DP/A[63]_dff_6_53 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.459ns (Levels of Logic = 10)
  Clock Path Skew:      -0.059ns (0.473 - 0.532)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/B[63]_dff_8_20 to DP/A[63]_dff_6_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y50.BQ      Tcko                  0.408   DP/B[63]_dff_8<22>
                                                       DP/B[63]_dff_8_20
    SLICE_X24Y29.A1      net (fanout=5)        3.117   DP/B[63]_dff_8<20>
    SLICE_X24Y29.COUT    Topcya                0.395   DP/Msub_subtractor_out_cy<23>
                                                       DP/Msub_subtractor_out_lut<20>
                                                       DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<27>
                                                       DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<31>
                                                       DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<35>
                                                       DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<39>
                                                       DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<43>
                                                       DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<47>
                                                       DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<51>
                                                       DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.BMUX    Tcinb                 0.260   DP/Msub_subtractor_out_cy<55>
                                                       DP/Msub_subtractor_out_cy<55>
    SLICE_X27Y24.D2      net (fanout=2)        1.496   DP/subtractor_out<53>
    SLICE_X27Y24.CLK     Tas                   0.227   DP/A[63]_dff_6<4>
                                                       DP/Mmux_A_in491
                                                       DP/A[63]_dff_6_53
    -------------------------------------------------  ---------------------------
    Total                                      6.459ns (1.822ns logic, 4.637ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/B[63]_dff_8_3 (FF)
  Destination:          DP/A[63]_dff_6_53 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.301ns (Levels of Logic = 15)
  Clock Path Skew:      -0.050ns (0.473 - 0.523)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/B[63]_dff_8_3 to DP/A[63]_dff_6_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y57.DQ      Tcko                  0.408   DP/B[63]_dff_8<3>
                                                       DP/B[63]_dff_8_3
    SLICE_X24Y24.D3      net (fanout=5)        2.699   DP/B[63]_dff_8<3>
    SLICE_X24Y24.COUT    Topcyd                0.260   DP/Msub_subtractor_out_cy<3>
                                                       DP/Msub_subtractor_out_lut<3>
                                                       DP/Msub_subtractor_out_cy<3>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<3>
    SLICE_X24Y25.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<7>
                                                       DP/Msub_subtractor_out_cy<7>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<7>
    SLICE_X24Y26.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<11>
                                                       DP/Msub_subtractor_out_cy<11>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<11>
    SLICE_X24Y27.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<15>
                                                       DP/Msub_subtractor_out_cy<15>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<15>
    SLICE_X24Y28.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<19>
                                                       DP/Msub_subtractor_out_cy<19>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<19>
    SLICE_X24Y29.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<23>
                                                       DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<27>
                                                       DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<31>
                                                       DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<35>
                                                       DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<39>
                                                       DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<43>
                                                       DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<47>
                                                       DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<51>
                                                       DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.BMUX    Tcinb                 0.260   DP/Msub_subtractor_out_cy<55>
                                                       DP/Msub_subtractor_out_cy<55>
    SLICE_X27Y24.D2      net (fanout=2)        1.496   DP/subtractor_out<53>
    SLICE_X27Y24.CLK     Tas                   0.227   DP/A[63]_dff_6<4>
                                                       DP/Mmux_A_in491
                                                       DP/A[63]_dff_6_53
    -------------------------------------------------  ---------------------------
    Total                                      6.301ns (2.067ns logic, 4.234ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/B[63]_dff_8_7 (FF)
  Destination:          DP/A[63]_dff_6_53 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.277ns (Levels of Logic = 14)
  Clock Path Skew:      -0.050ns (0.473 - 0.523)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/B[63]_dff_8_7 to DP/A[63]_dff_6_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y57.DQ      Tcko                  0.391   DP/B[63]_dff_8<7>
                                                       DP/B[63]_dff_8_7
    SLICE_X24Y25.D2      net (fanout=5)        2.771   DP/B[63]_dff_8<7>
    SLICE_X24Y25.COUT    Topcyd                0.260   DP/Msub_subtractor_out_cy<7>
                                                       DP/Msub_subtractor_out_lut<7>
                                                       DP/Msub_subtractor_out_cy<7>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<7>
    SLICE_X24Y26.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<11>
                                                       DP/Msub_subtractor_out_cy<11>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<11>
    SLICE_X24Y27.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<15>
                                                       DP/Msub_subtractor_out_cy<15>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<15>
    SLICE_X24Y28.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<19>
                                                       DP/Msub_subtractor_out_cy<19>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<19>
    SLICE_X24Y29.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<23>
                                                       DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<27>
                                                       DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<31>
                                                       DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<35>
                                                       DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<39>
                                                       DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<43>
                                                       DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<47>
                                                       DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<51>
                                                       DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.BMUX    Tcinb                 0.260   DP/Msub_subtractor_out_cy<55>
                                                       DP/Msub_subtractor_out_cy<55>
    SLICE_X27Y24.D2      net (fanout=2)        1.496   DP/subtractor_out<53>
    SLICE_X27Y24.CLK     Tas                   0.227   DP/A[63]_dff_6<4>
                                                       DP/Mmux_A_in491
                                                       DP/A[63]_dff_6_53
    -------------------------------------------------  ---------------------------
    Total                                      6.277ns (1.974ns logic, 4.303ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point DP/A[63]_dff_6_62 (SLICE_X27Y28.A4), 438 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/B[63]_dff_8_20 (FF)
  Destination:          DP/A[63]_dff_6_62 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.428ns (Levels of Logic = 12)
  Clock Path Skew:      -0.050ns (0.482 - 0.532)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/B[63]_dff_8_20 to DP/A[63]_dff_6_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y50.BQ      Tcko                  0.408   DP/B[63]_dff_8<22>
                                                       DP/B[63]_dff_8_20
    SLICE_X24Y29.A1      net (fanout=5)        3.117   DP/B[63]_dff_8<20>
    SLICE_X24Y29.COUT    Topcya                0.395   DP/Msub_subtractor_out_cy<23>
                                                       DP/Msub_subtractor_out_lut<20>
                                                       DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<27>
                                                       DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<31>
                                                       DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<35>
                                                       DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<39>
                                                       DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<43>
                                                       DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<47>
                                                       DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<51>
                                                       DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<55>
                                                       DP/Msub_subtractor_out_cy<55>
    SLICE_X24Y38.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<55>
    SLICE_X24Y38.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<59>
                                                       DP/Msub_subtractor_out_cy<59>
    SLICE_X24Y39.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<59>
    SLICE_X24Y39.CMUX    Tcinc                 0.272   DP/subtractor_out<63>
                                                       DP/Msub_subtractor_out_xor<63>
    SLICE_X27Y28.A4      net (fanout=2)        1.295   DP/subtractor_out<62>
    SLICE_X27Y28.CLK     Tas                   0.227   DP/A[63]_dff_6<11>
                                                       DP/Mmux_A_in591
                                                       DP/A[63]_dff_6_62
    -------------------------------------------------  ---------------------------
    Total                                      6.428ns (1.986ns logic, 4.442ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/B[63]_dff_8_3 (FF)
  Destination:          DP/A[63]_dff_6_62 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.270ns (Levels of Logic = 17)
  Clock Path Skew:      -0.041ns (0.482 - 0.523)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/B[63]_dff_8_3 to DP/A[63]_dff_6_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y57.DQ      Tcko                  0.408   DP/B[63]_dff_8<3>
                                                       DP/B[63]_dff_8_3
    SLICE_X24Y24.D3      net (fanout=5)        2.699   DP/B[63]_dff_8<3>
    SLICE_X24Y24.COUT    Topcyd                0.260   DP/Msub_subtractor_out_cy<3>
                                                       DP/Msub_subtractor_out_lut<3>
                                                       DP/Msub_subtractor_out_cy<3>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<3>
    SLICE_X24Y25.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<7>
                                                       DP/Msub_subtractor_out_cy<7>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<7>
    SLICE_X24Y26.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<11>
                                                       DP/Msub_subtractor_out_cy<11>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<11>
    SLICE_X24Y27.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<15>
                                                       DP/Msub_subtractor_out_cy<15>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<15>
    SLICE_X24Y28.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<19>
                                                       DP/Msub_subtractor_out_cy<19>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<19>
    SLICE_X24Y29.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<23>
                                                       DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<27>
                                                       DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<31>
                                                       DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<35>
                                                       DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<39>
                                                       DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<43>
                                                       DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<47>
                                                       DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<51>
                                                       DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<55>
                                                       DP/Msub_subtractor_out_cy<55>
    SLICE_X24Y38.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<55>
    SLICE_X24Y38.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<59>
                                                       DP/Msub_subtractor_out_cy<59>
    SLICE_X24Y39.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<59>
    SLICE_X24Y39.CMUX    Tcinc                 0.272   DP/subtractor_out<63>
                                                       DP/Msub_subtractor_out_xor<63>
    SLICE_X27Y28.A4      net (fanout=2)        1.295   DP/subtractor_out<62>
    SLICE_X27Y28.CLK     Tas                   0.227   DP/A[63]_dff_6<11>
                                                       DP/Mmux_A_in591
                                                       DP/A[63]_dff_6_62
    -------------------------------------------------  ---------------------------
    Total                                      6.270ns (2.231ns logic, 4.039ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/B[63]_dff_8_7 (FF)
  Destination:          DP/A[63]_dff_6_62 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.246ns (Levels of Logic = 16)
  Clock Path Skew:      -0.041ns (0.482 - 0.523)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/B[63]_dff_8_7 to DP/A[63]_dff_6_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y57.DQ      Tcko                  0.391   DP/B[63]_dff_8<7>
                                                       DP/B[63]_dff_8_7
    SLICE_X24Y25.D2      net (fanout=5)        2.771   DP/B[63]_dff_8<7>
    SLICE_X24Y25.COUT    Topcyd                0.260   DP/Msub_subtractor_out_cy<7>
                                                       DP/Msub_subtractor_out_lut<7>
                                                       DP/Msub_subtractor_out_cy<7>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<7>
    SLICE_X24Y26.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<11>
                                                       DP/Msub_subtractor_out_cy<11>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<11>
    SLICE_X24Y27.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<15>
                                                       DP/Msub_subtractor_out_cy<15>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<15>
    SLICE_X24Y28.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<19>
                                                       DP/Msub_subtractor_out_cy<19>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<19>
    SLICE_X24Y29.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<23>
                                                       DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<27>
                                                       DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<31>
                                                       DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<35>
                                                       DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<39>
                                                       DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<43>
                                                       DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<47>
                                                       DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<51>
                                                       DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<55>
                                                       DP/Msub_subtractor_out_cy<55>
    SLICE_X24Y38.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<55>
    SLICE_X24Y38.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<59>
                                                       DP/Msub_subtractor_out_cy<59>
    SLICE_X24Y39.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<59>
    SLICE_X24Y39.CMUX    Tcinc                 0.272   DP/subtractor_out<63>
                                                       DP/Msub_subtractor_out_xor<63>
    SLICE_X27Y28.A4      net (fanout=2)        1.295   DP/subtractor_out<62>
    SLICE_X27Y28.CLK     Tas                   0.227   DP/A[63]_dff_6<11>
                                                       DP/Mmux_A_in591
                                                       DP/A[63]_dff_6_62
    -------------------------------------------------  ---------------------------
    Total                                      6.246ns (2.138ns logic, 4.108ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point DP/A[63]_dff_6_54 (SLICE_X27Y24.A5), 382 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/B[63]_dff_8_20 (FF)
  Destination:          DP/A[63]_dff_6_54 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.359ns (Levels of Logic = 10)
  Clock Path Skew:      -0.059ns (0.473 - 0.532)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/B[63]_dff_8_20 to DP/A[63]_dff_6_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y50.BQ      Tcko                  0.408   DP/B[63]_dff_8<22>
                                                       DP/B[63]_dff_8_20
    SLICE_X24Y29.A1      net (fanout=5)        3.117   DP/B[63]_dff_8<20>
    SLICE_X24Y29.COUT    Topcya                0.395   DP/Msub_subtractor_out_cy<23>
                                                       DP/Msub_subtractor_out_lut<20>
                                                       DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<27>
                                                       DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<31>
                                                       DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<35>
                                                       DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<39>
                                                       DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<43>
                                                       DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<47>
                                                       DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<51>
                                                       DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.CMUX    Tcinc                 0.272   DP/Msub_subtractor_out_cy<55>
                                                       DP/Msub_subtractor_out_cy<55>
    SLICE_X27Y24.A5      net (fanout=2)        1.384   DP/subtractor_out<54>
    SLICE_X27Y24.CLK     Tas                   0.227   DP/A[63]_dff_6<4>
                                                       DP/Mmux_A_in501
                                                       DP/A[63]_dff_6_54
    -------------------------------------------------  ---------------------------
    Total                                      6.359ns (1.834ns logic, 4.525ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/B[63]_dff_8_3 (FF)
  Destination:          DP/A[63]_dff_6_54 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.201ns (Levels of Logic = 15)
  Clock Path Skew:      -0.050ns (0.473 - 0.523)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/B[63]_dff_8_3 to DP/A[63]_dff_6_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y57.DQ      Tcko                  0.408   DP/B[63]_dff_8<3>
                                                       DP/B[63]_dff_8_3
    SLICE_X24Y24.D3      net (fanout=5)        2.699   DP/B[63]_dff_8<3>
    SLICE_X24Y24.COUT    Topcyd                0.260   DP/Msub_subtractor_out_cy<3>
                                                       DP/Msub_subtractor_out_lut<3>
                                                       DP/Msub_subtractor_out_cy<3>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<3>
    SLICE_X24Y25.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<7>
                                                       DP/Msub_subtractor_out_cy<7>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<7>
    SLICE_X24Y26.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<11>
                                                       DP/Msub_subtractor_out_cy<11>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<11>
    SLICE_X24Y27.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<15>
                                                       DP/Msub_subtractor_out_cy<15>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<15>
    SLICE_X24Y28.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<19>
                                                       DP/Msub_subtractor_out_cy<19>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<19>
    SLICE_X24Y29.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<23>
                                                       DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<27>
                                                       DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<31>
                                                       DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<35>
                                                       DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<39>
                                                       DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<43>
                                                       DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<47>
                                                       DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<51>
                                                       DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.CMUX    Tcinc                 0.272   DP/Msub_subtractor_out_cy<55>
                                                       DP/Msub_subtractor_out_cy<55>
    SLICE_X27Y24.A5      net (fanout=2)        1.384   DP/subtractor_out<54>
    SLICE_X27Y24.CLK     Tas                   0.227   DP/A[63]_dff_6<4>
                                                       DP/Mmux_A_in501
                                                       DP/A[63]_dff_6_54
    -------------------------------------------------  ---------------------------
    Total                                      6.201ns (2.079ns logic, 4.122ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/B[63]_dff_8_7 (FF)
  Destination:          DP/A[63]_dff_6_54 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.177ns (Levels of Logic = 14)
  Clock Path Skew:      -0.050ns (0.473 - 0.523)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/B[63]_dff_8_7 to DP/A[63]_dff_6_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y57.DQ      Tcko                  0.391   DP/B[63]_dff_8<7>
                                                       DP/B[63]_dff_8_7
    SLICE_X24Y25.D2      net (fanout=5)        2.771   DP/B[63]_dff_8<7>
    SLICE_X24Y25.COUT    Topcyd                0.260   DP/Msub_subtractor_out_cy<7>
                                                       DP/Msub_subtractor_out_lut<7>
                                                       DP/Msub_subtractor_out_cy<7>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<7>
    SLICE_X24Y26.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<11>
                                                       DP/Msub_subtractor_out_cy<11>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<11>
    SLICE_X24Y27.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<15>
                                                       DP/Msub_subtractor_out_cy<15>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<15>
    SLICE_X24Y28.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<19>
                                                       DP/Msub_subtractor_out_cy<19>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<19>
    SLICE_X24Y29.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<23>
                                                       DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<23>
    SLICE_X24Y30.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<27>
                                                       DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<27>
    SLICE_X24Y31.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<31>
                                                       DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<31>
    SLICE_X24Y32.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<35>
                                                       DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<35>
    SLICE_X24Y33.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<39>
                                                       DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<39>
    SLICE_X24Y34.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<43>
                                                       DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<43>
    SLICE_X24Y35.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<47>
                                                       DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<47>
    SLICE_X24Y36.COUT    Tbyp                  0.076   DP/Msub_subtractor_out_cy<51>
                                                       DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.CIN     net (fanout=1)        0.003   DP/Msub_subtractor_out_cy<51>
    SLICE_X24Y37.CMUX    Tcinc                 0.272   DP/Msub_subtractor_out_cy<55>
                                                       DP/Msub_subtractor_out_cy<55>
    SLICE_X27Y24.A5      net (fanout=2)        1.384   DP/subtractor_out<54>
    SLICE_X27Y24.CLK     Tas                   0.227   DP/A[63]_dff_6<4>
                                                       DP/Mmux_A_in501
                                                       DP/A[63]_dff_6_54
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (1.986ns logic, 4.191ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CU/nextstate[3]_dff_0_FSM_FFd9 (SLICE_X25Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CU/nextstate[3]_dff_0_FSM_FFd9 (FF)
  Destination:          CU/nextstate[3]_dff_0_FSM_FFd9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CU/nextstate[3]_dff_0_FSM_FFd9 to CU/nextstate[3]_dff_0_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y37.AQ      Tcko                  0.198   CU/nextstate[3]_dff_0_FSM_FFd9
                                                       CU/nextstate[3]_dff_0_FSM_FFd9
    SLICE_X25Y37.A6      net (fanout=18)       0.066   CU/nextstate[3]_dff_0_FSM_FFd9
    SLICE_X25Y37.CLK     Tah         (-Th)    -0.215   CU/nextstate[3]_dff_0_FSM_FFd9
                                                       CU/nextstate[3]_dff_0_FSM_FFd9-In1
                                                       CU/nextstate[3]_dff_0_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.413ns logic, 0.066ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point DP/B[63]_dff_8_10 (SLICE_X28Y52.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DP/B[63]_dff_8_9 (FF)
  Destination:          DP/B[63]_dff_8_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.508ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DP/B[63]_dff_8_9 to DP/B[63]_dff_8_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.BQ      Tcko                  0.200   DP/B[63]_dff_8<10>
                                                       DP/B[63]_dff_8_9
    SLICE_X28Y52.D4      net (fanout=5)        0.118   DP/B[63]_dff_8<9>
    SLICE_X28Y52.CLK     Tah         (-Th)    -0.190   DP/B[63]_dff_8<10>
                                                       DP/Mmux_B_in210
                                                       DP/B[63]_dff_8_10
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (0.390ns logic, 0.118ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point DP/B[63]_dff_8_1 (SLICE_X28Y57.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DP/B[63]_dff_8_2 (FF)
  Destination:          DP/B[63]_dff_8_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DP/B[63]_dff_8_2 to DP/B[63]_dff_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y57.CQ      Tcko                  0.200   DP/B[63]_dff_8<3>
                                                       DP/B[63]_dff_8_2
    SLICE_X28Y57.B6      net (fanout=5)        0.128   DP/B[63]_dff_8<2>
    SLICE_X28Y57.CLK     Tah         (-Th)    -0.190   DP/B[63]_dff_8<3>
                                                       DP/Mmux_B_in121
                                                       DP/B[63]_dff_8_1
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (0.390ns logic, 0.128ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DP/B[63]_dff_8<22>/CLK
  Logical resource: DP/B[63]_dff_8_19/CK
  Location pin: SLICE_X28Y50.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: DP/B[63]_dff_8<22>/SR
  Logical resource: DP/B[63]_dff_8_19/SR
  Location pin: SLICE_X28Y50.SR
  Clock network: CU/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.553|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 51693 paths, 0 nets, and 2160 connections

Design statistics:
   Minimum period:   6.553ns{1}   (Maximum frequency: 152.602MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 19 17:06:04 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 438 MB



