#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct  7 19:50:02 2019
# Process ID: 12532
# Current directory: /home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.runs/design_1_batch_align2D_0_9_synth_1
# Command line: vivado -log design_1_batch_align2D_0_9.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_batch_align2D_0_9.tcl
# Log file: /home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.runs/design_1_batch_align2D_0_9_synth_1/design_1_batch_align2D_0_9.vds
# Journal file: /home/davide/FPGA-design/svo_align2d_design/svo_align2d_design.runs/design_1_batch_align2D_0_9_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_batch_align2D_0_9.tcl -notrace
