QuestaSim-64 vopt 10.4c Compiler 2015.07 Jul 20 2015
Start time: 21:58:30 on Jan 23,2023
vopt -work work -l ./vlog_compile.log -override_timescale 1 ps / 1 ps "+acc" -o optimized_design ps2 testbench 

Top level modules:
	ps2
	testbench

Analyzing design...
-- Loading module ps2
-- Loading module testbench
-- Loading package mtiUvm.questa_uvm_pkg
-- Loading interface ps2_if
Optimizing 7 design-units (inlining 0/2 module instances, 0/0 UDP instances):
-- Optimizing module ps2(fast)
** Note: (vopt-143) Recognized 1 FSM in module "ps2(fast)".
-- Optimizing module testbench(fast)
-- Optimizing interface ps2_if(fast__1)
-- Optimizing package mtiUvm.questa_uvm_pkg(fast)
-- Optimizing interface ps2_if(fast)
-- Optimizing package testbench_sv_unit(fast)
** Warning: ../src/simulation/testbench.sv(69): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
** Warning: ../src/simulation/testbench.sv(233): (vopt-2250) Function "write" has no return value assignment.
-- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
Optimized design name is optimized_design
End time: 21:58:41 on Jan 23,2023, Elapsed time: 0:00:11
Errors: 0, Warnings: 2
