Loading plugins phase: Elapsed time ==> 0s.879ms
Initializing data phase: Elapsed time ==> 4s.851ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Projects\PSoC\Bootloading_PSoC5_LP\Bootloading_PSoC5_LP.cydsn\Bootloading_PSoC5_LP.cyprj -d CY8C5868LTI-LP039 -s C:\Projects\PSoC\Bootloading_PSoC5_LP\Bootloading_PSoC5_LP.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 10s.856ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.194ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Bootloading_PSoC5_LP.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\Bootloading_PSoC5_LP.cydsn\Bootloading_PSoC5_LP.cyprj -dcpsoc3 Bootloading_PSoC5_LP.v -verilog
======================================================================

======================================================================
Compiling:  Bootloading_PSoC5_LP.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\Bootloading_PSoC5_LP.cydsn\Bootloading_PSoC5_LP.cyprj -dcpsoc3 Bootloading_PSoC5_LP.v -verilog
======================================================================

======================================================================
Compiling:  Bootloading_PSoC5_LP.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\Bootloading_PSoC5_LP.cydsn\Bootloading_PSoC5_LP.cyprj -dcpsoc3 -verilog Bootloading_PSoC5_LP.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Dec 07 11:28:38 2013


======================================================================
Compiling:  Bootloading_PSoC5_LP.v
Program  :   vpp
Options  :    -yv2 -q10 Bootloading_PSoC5_LP.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Dec 07 11:28:38 2013

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Bootloading_PSoC5_LP.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 955, col 28):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 985, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Bootloading_PSoC5_LP.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\Bootloading_PSoC5_LP.cydsn\Bootloading_PSoC5_LP.cyprj -dcpsoc3 -verilog Bootloading_PSoC5_LP.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Dec 07 11:28:41 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Projects\PSoC\Bootloading_PSoC5_LP\Bootloading_PSoC5_LP.cydsn\codegentemp\Bootloading_PSoC5_LP.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Projects\PSoC\Bootloading_PSoC5_LP\Bootloading_PSoC5_LP.cydsn\codegentemp\Bootloading_PSoC5_LP.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Bootloading_PSoC5_LP.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\Bootloading_PSoC5_LP.cydsn\Bootloading_PSoC5_LP.cyprj -dcpsoc3 -verilog Bootloading_PSoC5_LP.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Dec 07 11:28:44 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Projects\PSoC\Bootloading_PSoC5_LP\Bootloading_PSoC5_LP.cydsn\codegentemp\Bootloading_PSoC5_LP.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Projects\PSoC\Bootloading_PSoC5_LP\Bootloading_PSoC5_LP.cydsn\codegentemp\Bootloading_PSoC5_LP.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_275
	Net_276
	\PWM_1:PWMUDB:MODULE_1:b_31\
	\PWM_1:PWMUDB:MODULE_1:b_30\
	\PWM_1:PWMUDB:MODULE_1:b_29\
	\PWM_1:PWMUDB:MODULE_1:b_28\
	\PWM_1:PWMUDB:MODULE_1:b_27\
	\PWM_1:PWMUDB:MODULE_1:b_26\
	\PWM_1:PWMUDB:MODULE_1:b_25\
	\PWM_1:PWMUDB:MODULE_1:b_24\
	\PWM_1:PWMUDB:MODULE_1:b_23\
	\PWM_1:PWMUDB:MODULE_1:b_22\
	\PWM_1:PWMUDB:MODULE_1:b_21\
	\PWM_1:PWMUDB:MODULE_1:b_20\
	\PWM_1:PWMUDB:MODULE_1:b_19\
	\PWM_1:PWMUDB:MODULE_1:b_18\
	\PWM_1:PWMUDB:MODULE_1:b_17\
	\PWM_1:PWMUDB:MODULE_1:b_16\
	\PWM_1:PWMUDB:MODULE_1:b_15\
	\PWM_1:PWMUDB:MODULE_1:b_14\
	\PWM_1:PWMUDB:MODULE_1:b_13\
	\PWM_1:PWMUDB:MODULE_1:b_12\
	\PWM_1:PWMUDB:MODULE_1:b_11\
	\PWM_1:PWMUDB:MODULE_1:b_10\
	\PWM_1:PWMUDB:MODULE_1:b_9\
	\PWM_1:PWMUDB:MODULE_1:b_8\
	\PWM_1:PWMUDB:MODULE_1:b_7\
	\PWM_1:PWMUDB:MODULE_1:b_6\
	\PWM_1:PWMUDB:MODULE_1:b_5\
	\PWM_1:PWMUDB:MODULE_1:b_4\
	\PWM_1:PWMUDB:MODULE_1:b_3\
	\PWM_1:PWMUDB:MODULE_1:b_2\
	\PWM_1:PWMUDB:MODULE_1:b_1\
	\PWM_1:PWMUDB:MODULE_1:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_277
	Net_274
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\emFile_1:SPI0:BSPIM:mosi_after_ld\
	\emFile_1:SPI0:BSPIM:so_send\
	\emFile_1:SPI0:BSPIM:mosi_cpha_1\
	\emFile_1:SPI0:BSPIM:pre_mosi\
	\emFile_1:SPI0:BSPIM:dpcounter_zero\
	\emFile_1:SPI0:BSPIM:control_7\
	\emFile_1:SPI0:BSPIM:control_6\
	\emFile_1:SPI0:BSPIM:control_5\
	\emFile_1:SPI0:BSPIM:control_4\
	\emFile_1:SPI0:BSPIM:control_3\
	\emFile_1:SPI0:BSPIM:control_2\
	\emFile_1:SPI0:BSPIM:control_1\
	\emFile_1:SPI0:BSPIM:control_0\
	\emFile_1:SPI0:Net_253\
	\emFile_1:Net_2\
	\GPS:BUART:tx_hd_send_break\
	\GPS:BUART:tx_ctrl_mark\
	\GPS:BUART:reset_sr\
	Net_146
	Net_150
	\GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_147
	\GPS:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\GPS:BUART:sRX:MODULE_6:g1:a0:xeq\
	\GPS:BUART:sRX:MODULE_6:g1:a0:xlt\
	\GPS:BUART:sRX:MODULE_6:g1:a0:xlte\
	\GPS:BUART:sRX:MODULE_6:g1:a0:xgt\
	\GPS:BUART:sRX:MODULE_6:g1:a0:xgte\
	\GPS:BUART:sRX:MODULE_6:lt\
	\GPS:BUART:sRX:MODULE_6:eq\
	\GPS:BUART:sRX:MODULE_6:gt\
	\GPS:BUART:sRX:MODULE_6:gte\
	\GPS:BUART:sRX:MODULE_6:lte\
	\PSOC4:BUART:reset_sr\
	Net_265
	\PSOC4:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_1\
	\PSOC4:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_0\
	\PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	\PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	Net_261
	\PSOC4:BUART:sRX:MODULE_10:g2:a0:gta_0\
	\PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_1\
	\PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_1\
	\PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:lt_0\
	\PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:gt_0\
	\PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:lti_0\
	\PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:gti_0\
	\PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_0\
	\PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_0\
	\PSOC4:BUART:sRX:MODULE_11:g1:a0:xeq\
	\PSOC4:BUART:sRX:MODULE_11:g1:a0:xlt\
	\PSOC4:BUART:sRX:MODULE_11:g1:a0:xlte\
	\PSOC4:BUART:sRX:MODULE_11:g1:a0:xgt\
	\PSOC4:BUART:sRX:MODULE_11:g1:a0:xgte\
	\PSOC4:BUART:sRX:MODULE_11:lt\
	\PSOC4:BUART:sRX:MODULE_11:eq\
	\PSOC4:BUART:sRX:MODULE_11:gt\
	\PSOC4:BUART:sRX:MODULE_11:gte\
	\PSOC4:BUART:sRX:MODULE_11:lte\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 204 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to one
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to one
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_2\ to \PWM_1:PWMUDB:status_2\
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__STATUS_LED_net_0 to one
Aliasing \emFile_1:SPI0:BSPIM:pol_supprt\ to zero
Aliasing \emFile_1:SPI0:BSPIM:tx_status_3\ to \emFile_1:SPI0:BSPIM:load_rx_data\
Aliasing \emFile_1:SPI0:BSPIM:tx_status_6\ to zero
Aliasing \emFile_1:SPI0:BSPIM:tx_status_5\ to zero
Aliasing \emFile_1:SPI0:BSPIM:rx_status_3\ to zero
Aliasing \emFile_1:SPI0:BSPIM:rx_status_2\ to zero
Aliasing \emFile_1:SPI0:BSPIM:rx_status_1\ to zero
Aliasing \emFile_1:SPI0:BSPIM:rx_status_0\ to zero
Aliasing \emFile_1:SPI0:Net_274\ to zero
Aliasing \emFile_1:tmpOE__mosi0_net_0\ to one
Aliasing \emFile_1:tmpOE__miso0_net_0\ to one
Aliasing \emFile_1:tmpOE__sclk0_net_0\ to one
Aliasing \emFile_1:tmpOE__SPI0_CS_net_0\ to one
Aliasing Net_136 to zero
Aliasing \GPS:BUART:HalfDuplexSend\ to zero
Aliasing \GPS:BUART:FinalParityType_1\ to zero
Aliasing \GPS:BUART:FinalParityType_0\ to zero
Aliasing \GPS:BUART:FinalAddrMode_2\ to zero
Aliasing \GPS:BUART:FinalAddrMode_1\ to zero
Aliasing \GPS:BUART:FinalAddrMode_0\ to zero
Aliasing \GPS:BUART:rx_count7_bit8_wire\ to zero
Aliasing \GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN3_1 to MODIN2_1
Aliasing MODIN3_0 to MODIN2_0
Aliasing \GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to one
Aliasing MODIN4_1 to MODIN2_1
Aliasing MODIN4_0 to MODIN2_0
Aliasing \GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to one
Aliasing \GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \GPS:BUART:rx_status_1\ to zero
Aliasing \GPS:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \GPS:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \GPS:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \GPS:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \GPS:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \GPS:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \GPS:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \GPS:BUART:sRX:MODULE_5:g2:a0:newb_2\ to one
Aliasing \GPS:BUART:sRX:MODULE_5:g2:a0:newb_1\ to one
Aliasing \GPS:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__GPS_RX_net_0 to one
Aliasing tmpOE__PSOC4_Tx_net_0 to one
Aliasing tmpOE__PSOC4_Rx_net_0 to one
Aliasing Net_264 to zero
Aliasing \PSOC4:BUART:tx_hd_send_break\ to zero
Aliasing \PSOC4:BUART:HalfDuplexSend\ to zero
Aliasing \PSOC4:BUART:FinalParityType_1\ to zero
Aliasing \PSOC4:BUART:FinalParityType_0\ to zero
Aliasing \PSOC4:BUART:FinalAddrMode_2\ to zero
Aliasing \PSOC4:BUART:FinalAddrMode_1\ to zero
Aliasing \PSOC4:BUART:FinalAddrMode_0\ to zero
Aliasing \PSOC4:BUART:tx_ctrl_mark\ to zero
Aliasing \PSOC4:BUART:tx_status_6\ to zero
Aliasing \PSOC4:BUART:tx_status_5\ to zero
Aliasing \PSOC4:BUART:tx_status_4\ to zero
Aliasing \PSOC4:BUART:rx_count7_bit8_wire\ to zero
Aliasing \PSOC4:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PSOC4:BUART:sRX:s23Poll:MODIN7_1\ to \PSOC4:BUART:sRX:s23Poll:MODIN6_1\
Aliasing \PSOC4:BUART:sRX:s23Poll:MODIN7_0\ to \PSOC4:BUART:sRX:s23Poll:MODIN6_0\
Aliasing \PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to zero
Aliasing \PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to one
Aliasing \PSOC4:BUART:sRX:s23Poll:MODIN8_1\ to \PSOC4:BUART:sRX:s23Poll:MODIN6_1\
Aliasing \PSOC4:BUART:sRX:s23Poll:MODIN8_0\ to \PSOC4:BUART:sRX:s23Poll:MODIN6_0\
Aliasing \PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to one
Aliasing \PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \PSOC4:BUART:rx_status_1\ to zero
Aliasing \PSOC4:BUART:sRX:MODULE_10:g2:a0:newa_6\ to zero
Aliasing \PSOC4:BUART:sRX:MODULE_10:g2:a0:newa_5\ to zero
Aliasing \PSOC4:BUART:sRX:MODULE_10:g2:a0:newa_4\ to zero
Aliasing \PSOC4:BUART:sRX:MODULE_10:g2:a0:newb_6\ to zero
Aliasing \PSOC4:BUART:sRX:MODULE_10:g2:a0:newb_5\ to zero
Aliasing \PSOC4:BUART:sRX:MODULE_10:g2:a0:newb_4\ to zero
Aliasing \PSOC4:BUART:sRX:MODULE_10:g2:a0:newb_3\ to zero
Aliasing \PSOC4:BUART:sRX:MODULE_10:g2:a0:newb_2\ to one
Aliasing \PSOC4:BUART:sRX:MODULE_10:g2:a0:newb_1\ to one
Aliasing \PSOC4:BUART:sRX:MODULE_10:g2:a0:newb_0\ to zero
Aliasing \PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \emFile_1:SPI0:BSPIM:so_send_reg\\D\ to zero
Aliasing \emFile_1:SPI0:BSPIM:dpcounter_one_reg\\D\ to \emFile_1:SPI0:BSPIM:load_rx_data\
Aliasing \GPS:BUART:rx_break_status\\D\ to zero
Aliasing Net_262D to zero
Aliasing \PSOC4:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[18] = \PWM_1:PWMUDB:control_7\[10]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[28] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[29] = \PWM_1:PWMUDB:control_7\[10]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[33] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[35] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[36] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[37] = \PWM_1:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[41] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[42] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[43] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[44] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[47] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_1\[51] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\[339]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_0\[53] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\[340]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[54] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[55] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[56] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[57] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[60] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[61] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[63] = zero[9]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[64] = \PWM_1:PWMUDB:fifo_full\[83]
Removing Lhs of wire \PWM_1:PWMUDB:status_2\[65] = \PWM_1:PWMUDB:tc_i\[39]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[66] = \PWM_1:PWMUDB:cmp2_status_reg\[75]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[67] = \PWM_1:PWMUDB:cmp1_status_reg\[74]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[72] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[73] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[77] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[78] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[79] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[80] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[81] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[82] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[84] = \PWM_1:PWMUDB:tc_i\[39]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[85] = \PWM_1:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[86] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[167] = \PWM_1:PWMUDB:cmp1_less\[138]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[172] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[174] = zero[9]
Removing Rhs of wire \PWM_1:Net_96\[177] = \PWM_1:PWMUDB:pwm_reg_i\[169]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[180] = \PWM_1:PWMUDB:cmp1\[70]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\[221] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\[222] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\[223] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\[224] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\[225] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\[226] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\[227] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\[228] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\[229] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\[230] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\[231] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\[232] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\[233] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\[234] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\[235] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\[236] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\[237] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\[238] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\[239] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\[240] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\[241] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\[242] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_1\[243] = \PWM_1:PWMUDB:MODIN1_1\[244]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_1\[244] = \PWM_1:PWMUDB:dith_count_1\[50]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_0\[245] = \PWM_1:PWMUDB:MODIN1_0\[246]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_0\[246] = \PWM_1:PWMUDB:dith_count_0\[52]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[378] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[379] = one[4]
Removing Rhs of wire Net_4[380] = \PWM_1:Net_96\[177]
Removing Lhs of wire tmpOE__STATUS_LED_net_0[388] = one[4]
Removing Lhs of wire \emFile_1:SPI0:Net_276\[393] = \emFile_1:Net_19\[394]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:load_rx_data\[397] = \emFile_1:SPI0:BSPIM:dpcounter_one\[398]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:pol_supprt\[399] = zero[9]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:miso_to_dp\[400] = \emFile_1:SPI0:Net_244\[401]
Removing Lhs of wire \emFile_1:SPI0:Net_244\[401] = \emFile_1:Net_16\[494]
Removing Rhs of wire \emFile_1:Net_10\[405] = \emFile_1:SPI0:BSPIM:mosi_fin\[406]
Removing Rhs of wire \emFile_1:Net_10\[405] = \emFile_1:SPI0:BSPIM:mosi_cpha_0\[407]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:tx_status_1\[428] = \emFile_1:SPI0:BSPIM:dpMOSI_fifo_empty\[429]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:tx_status_2\[430] = \emFile_1:SPI0:BSPIM:dpMOSI_fifo_not_full\[431]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_3\[432] = \emFile_1:SPI0:BSPIM:load_rx_data\[397]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:rx_status_4\[434] = \emFile_1:SPI0:BSPIM:dpMISO_fifo_full\[435]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:rx_status_5\[436] = \emFile_1:SPI0:BSPIM:dpMISO_fifo_not_empty\[437]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_6\[439] = zero[9]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_5\[440] = zero[9]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_3\[441] = zero[9]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_2\[442] = zero[9]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_1\[443] = zero[9]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_0\[444] = zero[9]
Removing Lhs of wire \emFile_1:SPI0:Net_273\[454] = zero[9]
Removing Lhs of wire \emFile_1:SPI0:Net_274\[495] = zero[9]
Removing Lhs of wire \emFile_1:tmpOE__mosi0_net_0\[497] = one[4]
Removing Lhs of wire \emFile_1:tmpOE__miso0_net_0\[504] = one[4]
Removing Lhs of wire \emFile_1:tmpOE__sclk0_net_0\[510] = one[4]
Removing Lhs of wire \emFile_1:tmpOE__SPI0_CS_net_0\[516] = one[4]
Removing Rhs of wire Net_151[524] = \GPS:BUART:rx_interrupt_out\[544]
Removing Lhs of wire \GPS:Net_61\[525] = \GPS:Net_9\[522]
Removing Lhs of wire Net_136[529] = zero[9]
Removing Lhs of wire \GPS:BUART:HalfDuplexSend\[531] = zero[9]
Removing Lhs of wire \GPS:BUART:FinalParityType_1\[532] = zero[9]
Removing Lhs of wire \GPS:BUART:FinalParityType_0\[533] = zero[9]
Removing Lhs of wire \GPS:BUART:FinalAddrMode_2\[534] = zero[9]
Removing Lhs of wire \GPS:BUART:FinalAddrMode_1\[535] = zero[9]
Removing Lhs of wire \GPS:BUART:FinalAddrMode_0\[536] = zero[9]
Removing Lhs of wire \GPS:BUART:reset_reg_dp\[538] = \GPS:BUART:reset_reg\[528]
Removing Lhs of wire \GPS:BUART:rx_count7_bit8_wire\[598] = zero[9]
Removing Rhs of wire add_vv_vv_MODGEN_2_1[606] = \GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[617]
Removing Rhs of wire add_vv_vv_MODGEN_2_0[608] = \GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[618]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[609] = \GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[634]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[610] = \GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[648]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[611] = MODIN2_1[612]
Removing Rhs of wire MODIN2_1[612] = \GPS:BUART:pollcount_1\[604]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[613] = MODIN2_0[614]
Removing Rhs of wire MODIN2_0[614] = \GPS:BUART:pollcount_0\[607]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[620] = one[4]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[621] = one[4]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[622] = MODIN2_1[612]
Removing Lhs of wire MODIN3_1[623] = MODIN2_1[612]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[624] = MODIN2_0[614]
Removing Lhs of wire MODIN3_0[625] = MODIN2_0[614]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[626] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[627] = one[4]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[628] = MODIN2_1[612]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[629] = MODIN2_0[614]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[630] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[631] = one[4]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[636] = MODIN2_1[612]
Removing Lhs of wire MODIN4_1[637] = MODIN2_1[612]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[638] = MODIN2_0[614]
Removing Lhs of wire MODIN4_0[639] = MODIN2_0[614]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[640] = one[4]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[641] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[642] = MODIN2_1[612]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[643] = MODIN2_0[614]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[644] = one[4]
Removing Lhs of wire \GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[645] = zero[9]
Removing Lhs of wire \GPS:BUART:rx_status_1\[652] = zero[9]
Removing Rhs of wire \GPS:BUART:rx_status_2\[653] = \GPS:BUART:rx_parity_error_status\[654]
Removing Rhs of wire \GPS:BUART:rx_status_3\[655] = \GPS:BUART:rx_stop_bit_error\[656]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[666] = \GPS:BUART:sRX:MODULE_5:g2:a0:lta_0\[715]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[670] = \GPS:BUART:sRX:MODULE_6:g1:a0:xneq\[737]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:newa_6\[671] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:newa_5\[672] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:newa_4\[673] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:newa_3\[674] = MODIN5_6[675]
Removing Rhs of wire MODIN5_6[675] = \GPS:BUART:rx_count_6\[593]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:newa_2\[676] = MODIN5_5[677]
Removing Rhs of wire MODIN5_5[677] = \GPS:BUART:rx_count_5\[594]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:newa_1\[678] = MODIN5_4[679]
Removing Rhs of wire MODIN5_4[679] = \GPS:BUART:rx_count_4\[595]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:newa_0\[680] = MODIN5_3[681]
Removing Rhs of wire MODIN5_3[681] = \GPS:BUART:rx_count_3\[596]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:newb_6\[682] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:newb_5\[683] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:newb_4\[684] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:newb_3\[685] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:newb_2\[686] = one[4]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:newb_1\[687] = one[4]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:newb_0\[688] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:dataa_6\[689] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:dataa_5\[690] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:dataa_4\[691] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:dataa_3\[692] = MODIN5_6[675]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:dataa_2\[693] = MODIN5_5[677]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:dataa_1\[694] = MODIN5_4[679]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:dataa_0\[695] = MODIN5_3[681]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:datab_6\[696] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:datab_5\[697] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:datab_4\[698] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:datab_3\[699] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:datab_2\[700] = one[4]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:datab_1\[701] = one[4]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_5:g2:a0:datab_0\[702] = zero[9]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_6:g1:a0:newa_0\[717] = \GPS:BUART:rx_postpoll\[552]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_6:g1:a0:newb_0\[718] = \GPS:BUART:rx_parity_bit\[669]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_6:g1:a0:dataa_0\[719] = \GPS:BUART:rx_postpoll\[552]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_6:g1:a0:datab_0\[720] = \GPS:BUART:rx_parity_bit\[669]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[721] = \GPS:BUART:rx_postpoll\[552]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[722] = \GPS:BUART:rx_parity_bit\[669]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[724] = one[4]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[725] = \GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[723]
Removing Lhs of wire \GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[726] = \GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[723]
Removing Lhs of wire tmpOE__GPS_RX_net_0[748] = one[4]
Removing Lhs of wire tmpOE__PSOC4_Tx_net_0[753] = one[4]
Removing Lhs of wire tmpOE__PSOC4_Rx_net_0[760] = one[4]
Removing Rhs of wire Net_266[768] = \PSOC4:BUART:rx_interrupt_out\[788]
Removing Lhs of wire \PSOC4:Net_61\[769] = \PSOC4:Net_9\[766]
Removing Lhs of wire Net_264[773] = zero[9]
Removing Lhs of wire \PSOC4:BUART:tx_hd_send_break\[774] = zero[9]
Removing Lhs of wire \PSOC4:BUART:HalfDuplexSend\[775] = zero[9]
Removing Lhs of wire \PSOC4:BUART:FinalParityType_1\[776] = zero[9]
Removing Lhs of wire \PSOC4:BUART:FinalParityType_0\[777] = zero[9]
Removing Lhs of wire \PSOC4:BUART:FinalAddrMode_2\[778] = zero[9]
Removing Lhs of wire \PSOC4:BUART:FinalAddrMode_1\[779] = zero[9]
Removing Lhs of wire \PSOC4:BUART:FinalAddrMode_0\[780] = zero[9]
Removing Lhs of wire \PSOC4:BUART:tx_ctrl_mark\[781] = zero[9]
Removing Lhs of wire \PSOC4:BUART:reset_reg_dp\[782] = \PSOC4:BUART:reset_reg\[772]
Removing Lhs of wire \PSOC4:BUART:tx_status_6\[841] = zero[9]
Removing Lhs of wire \PSOC4:BUART:tx_status_5\[842] = zero[9]
Removing Lhs of wire \PSOC4:BUART:tx_status_4\[843] = zero[9]
Removing Lhs of wire \PSOC4:BUART:tx_status_1\[845] = \PSOC4:BUART:tx_fifo_empty\[806]
Removing Lhs of wire \PSOC4:BUART:tx_status_3\[847] = \PSOC4:BUART:tx_fifo_notfull\[805]
Removing Lhs of wire \PSOC4:BUART:rx_count7_bit8_wire\[906] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:add_vv_vv_MODGEN_7_1\[913] = \PSOC4:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\[924]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:add_vv_vv_MODGEN_7_0\[915] = \PSOC4:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\[925]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[916] = \PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[941]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\[917] = \PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[955]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_1\[918] = \PSOC4:BUART:sRX:s23Poll:MODIN6_1\[919]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODIN6_1\[919] = \PSOC4:BUART:pollcount_1\[912]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_0\[920] = \PSOC4:BUART:sRX:s23Poll:MODIN6_0\[921]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODIN6_0\[921] = \PSOC4:BUART:pollcount_0\[914]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[927] = one[4]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[928] = one[4]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[929] = \PSOC4:BUART:pollcount_1\[912]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODIN7_1\[930] = \PSOC4:BUART:pollcount_1\[912]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[931] = \PSOC4:BUART:pollcount_0\[914]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODIN7_0\[932] = \PSOC4:BUART:pollcount_0\[914]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[933] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[934] = one[4]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[935] = \PSOC4:BUART:pollcount_1\[912]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[936] = \PSOC4:BUART:pollcount_0\[914]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[937] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[938] = one[4]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[943] = \PSOC4:BUART:pollcount_1\[912]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODIN8_1\[944] = \PSOC4:BUART:pollcount_1\[912]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[945] = \PSOC4:BUART:pollcount_0\[914]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODIN8_0\[946] = \PSOC4:BUART:pollcount_0\[914]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[947] = one[4]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[948] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[949] = \PSOC4:BUART:pollcount_1\[912]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[950] = \PSOC4:BUART:pollcount_0\[914]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[951] = one[4]
Removing Lhs of wire \PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[952] = zero[9]
Removing Lhs of wire \PSOC4:BUART:rx_status_1\[959] = zero[9]
Removing Rhs of wire \PSOC4:BUART:rx_status_2\[960] = \PSOC4:BUART:rx_parity_error_status\[961]
Removing Rhs of wire \PSOC4:BUART:rx_status_3\[962] = \PSOC4:BUART:rx_stop_bit_error\[963]
Removing Lhs of wire \PSOC4:BUART:sRX:cmp_vv_vv_MODGEN_10\[973] = \PSOC4:BUART:sRX:MODULE_10:g2:a0:lta_0\[1022]
Removing Lhs of wire \PSOC4:BUART:sRX:cmp_vv_vv_MODGEN_11\[977] = \PSOC4:BUART:sRX:MODULE_11:g1:a0:xneq\[1044]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:newa_6\[978] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:newa_5\[979] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:newa_4\[980] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:newa_3\[981] = \PSOC4:BUART:sRX:MODIN9_6\[982]
Removing Lhs of wire \PSOC4:BUART:sRX:MODIN9_6\[982] = \PSOC4:BUART:rx_count_6\[901]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:newa_2\[983] = \PSOC4:BUART:sRX:MODIN9_5\[984]
Removing Lhs of wire \PSOC4:BUART:sRX:MODIN9_5\[984] = \PSOC4:BUART:rx_count_5\[902]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:newa_1\[985] = \PSOC4:BUART:sRX:MODIN9_4\[986]
Removing Lhs of wire \PSOC4:BUART:sRX:MODIN9_4\[986] = \PSOC4:BUART:rx_count_4\[903]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:newa_0\[987] = \PSOC4:BUART:sRX:MODIN9_3\[988]
Removing Lhs of wire \PSOC4:BUART:sRX:MODIN9_3\[988] = \PSOC4:BUART:rx_count_3\[904]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:newb_6\[989] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:newb_5\[990] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:newb_4\[991] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:newb_3\[992] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:newb_2\[993] = one[4]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:newb_1\[994] = one[4]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:newb_0\[995] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:dataa_6\[996] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:dataa_5\[997] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:dataa_4\[998] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:dataa_3\[999] = \PSOC4:BUART:rx_count_6\[901]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:dataa_2\[1000] = \PSOC4:BUART:rx_count_5\[902]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:dataa_1\[1001] = \PSOC4:BUART:rx_count_4\[903]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:dataa_0\[1002] = \PSOC4:BUART:rx_count_3\[904]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:datab_6\[1003] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:datab_5\[1004] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:datab_4\[1005] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:datab_3\[1006] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:datab_2\[1007] = one[4]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:datab_1\[1008] = one[4]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_10:g2:a0:datab_0\[1009] = zero[9]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_11:g1:a0:newa_0\[1024] = \PSOC4:BUART:rx_postpoll\[860]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_11:g1:a0:newb_0\[1025] = \PSOC4:BUART:rx_parity_bit\[976]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_11:g1:a0:dataa_0\[1026] = \PSOC4:BUART:rx_postpoll\[860]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_11:g1:a0:datab_0\[1027] = \PSOC4:BUART:rx_parity_bit\[976]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:a_0\[1028] = \PSOC4:BUART:rx_postpoll\[860]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:b_0\[1029] = \PSOC4:BUART:rx_parity_bit\[976]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_0\[1031] = one[4]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:eq_0\[1032] = \PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\[1030]
Removing Lhs of wire \PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:eqi_0\[1033] = \PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\[1030]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[1054] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[1055] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[1056] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[1059] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[1062] = \PWM_1:PWMUDB:cmp1\[70]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[1063] = \PWM_1:PWMUDB:cmp1_status\[71]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[1064] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[1065] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_reg_i\\D\[1066] = \PWM_1:PWMUDB:pwm_i\[170]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_reg_i\\D\[1067] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_reg_i\\D\[1068] = zero[9]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:so_send_reg\\D\[1070] = zero[9]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:mosi_reg\\D\[1077] = \emFile_1:SPI0:BSPIM:mosi_pre_reg\[421]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:dpcounter_one_reg\\D\[1079] = \emFile_1:SPI0:BSPIM:load_rx_data\[397]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\\D\[1080] = \emFile_1:SPI0:BSPIM:mosi_from_dp\[411]
Removing Lhs of wire \GPS:BUART:reset_reg\\D\[1084] = zero[9]
Removing Lhs of wire \GPS:BUART:rx_bitclk\\D\[1090] = \GPS:BUART:rx_bitclk_pre\[587]
Removing Lhs of wire \GPS:BUART:rx_parity_error_pre\\D\[1099] = \GPS:BUART:rx_parity_error_pre\[664]
Removing Lhs of wire \GPS:BUART:rx_break_status\\D\[1100] = zero[9]
Removing Lhs of wire \PSOC4:BUART:reset_reg\\D\[1104] = zero[9]
Removing Lhs of wire \PSOC4:BUART:tx_bitclk\\D\[1109] = \PSOC4:BUART:tx_bitclk_enable_pre\[792]
Removing Lhs of wire Net_262D[1110] = zero[9]
Removing Lhs of wire \PSOC4:BUART:rx_bitclk\\D\[1119] = \PSOC4:BUART:rx_bitclk_pre\[895]
Removing Lhs of wire \PSOC4:BUART:rx_parity_error_pre\\D\[1128] = \PSOC4:BUART:rx_parity_error_pre\[971]
Removing Lhs of wire \PSOC4:BUART:rx_break_status\\D\[1129] = zero[9]

------------------------------------------------------
Aliased 0 equations, 304 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\emFile_1:SPI0:BSPIM:load_rx_data\' (cost = 1):
\emFile_1:SPI0:BSPIM:load_rx_data\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for '\GPS:BUART:rx_addressmatch\' (cost = 0):
\GPS:BUART:rx_addressmatch\ <= (\GPS:BUART:rx_addressmatch2\
	OR \GPS:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\GPS:BUART:rx_bitclk_pre\' (cost = 1):
\GPS:BUART:rx_bitclk_pre\ <= ((not \GPS:BUART:rx_count_2\ and not \GPS:BUART:rx_count_1\ and not \GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\GPS:BUART:rx_bitclk_pre16x\' (cost = 0):
\GPS:BUART:rx_bitclk_pre16x\ <= ((not \GPS:BUART:rx_count_2\ and \GPS:BUART:rx_count_1\ and \GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\GPS:BUART:rx_poll_bit1\' (cost = 1):
\GPS:BUART:rx_poll_bit1\ <= ((not \GPS:BUART:rx_count_2\ and not \GPS:BUART:rx_count_1\ and \GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\GPS:BUART:rx_poll_bit2\' (cost = 1):
\GPS:BUART:rx_poll_bit2\ <= ((not \GPS:BUART:rx_count_2\ and not \GPS:BUART:rx_count_1\ and not \GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\GPS:BUART:pollingrange\' (cost = 4):
\GPS:BUART:pollingrange\ <= ((not \GPS:BUART:rx_count_2\ and not \GPS:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\GPS:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN2_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_2_0' (cost = 0):
add_vv_vv_MODGEN_2_0 <= (not MODIN2_0);

Note:  Expanding virtual equation for '\GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (MODIN2_1);

Note:  Expanding virtual equation for '\GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not MODIN2_1);

Note:  Expanding virtual equation for '\GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\GPS:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\GPS:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\GPS:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\GPS:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\GPS:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\GPS:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\GPS:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\GPS:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (MODIN5_6);

Note:  Expanding virtual equation for '\GPS:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\GPS:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not MODIN5_6 and not MODIN5_5));

Note:  Expanding virtual equation for '\GPS:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\GPS:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (MODIN5_6);

Note:  Expanding virtual equation for '\GPS:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\GPS:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not MODIN5_6 and not MODIN5_4)
	OR (not MODIN5_6 and not MODIN5_5));

Note:  Expanding virtual equation for '\GPS:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\GPS:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (MODIN5_6);

Note:  Expanding virtual equation for '\GPS:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\GPS:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not MODIN5_6 and not MODIN5_4)
	OR (not MODIN5_6 and not MODIN5_5));

Note:  Expanding virtual equation for '\PSOC4:BUART:counter_load\' (cost = 3):
\PSOC4:BUART:counter_load\ <= ((not \PSOC4:BUART:tx_state_1\ and not \PSOC4:BUART:tx_state_0\ and \PSOC4:BUART:tx_bitclk\)
	OR (not \PSOC4:BUART:tx_state_1\ and not \PSOC4:BUART:tx_state_0\ and not \PSOC4:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\PSOC4:BUART:tx_counter_tc\' (cost = 0):
\PSOC4:BUART:tx_counter_tc\ <= (not \PSOC4:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\PSOC4:BUART:rx_addressmatch\' (cost = 0):
\PSOC4:BUART:rx_addressmatch\ <= (\PSOC4:BUART:rx_addressmatch2\
	OR \PSOC4:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\PSOC4:BUART:rx_bitclk_pre\' (cost = 1):
\PSOC4:BUART:rx_bitclk_pre\ <= ((not \PSOC4:BUART:rx_count_2\ and not \PSOC4:BUART:rx_count_1\ and not \PSOC4:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PSOC4:BUART:rx_bitclk_pre16x\' (cost = 0):
\PSOC4:BUART:rx_bitclk_pre16x\ <= ((not \PSOC4:BUART:rx_count_2\ and \PSOC4:BUART:rx_count_1\ and \PSOC4:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PSOC4:BUART:rx_poll_bit1\' (cost = 1):
\PSOC4:BUART:rx_poll_bit1\ <= ((not \PSOC4:BUART:rx_count_2\ and not \PSOC4:BUART:rx_count_1\ and \PSOC4:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PSOC4:BUART:rx_poll_bit2\' (cost = 1):
\PSOC4:BUART:rx_poll_bit2\ <= ((not \PSOC4:BUART:rx_count_2\ and not \PSOC4:BUART:rx_count_1\ and not \PSOC4:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PSOC4:BUART:pollingrange\' (cost = 4):
\PSOC4:BUART:pollingrange\ <= ((not \PSOC4:BUART:rx_count_2\ and not \PSOC4:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PSOC4:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PSOC4:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\' (cost = 0):
\PSOC4:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\ <= (not \PSOC4:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <= (\PSOC4:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <= (not \PSOC4:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:MODULE_10:g2:a0:lta_6\' (cost = 0):
\PSOC4:BUART:sRX:MODULE_10:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:MODULE_10:g2:a0:gta_6\' (cost = 0):
\PSOC4:BUART:sRX:MODULE_10:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:MODULE_10:g2:a0:lta_5\' (cost = 0):
\PSOC4:BUART:sRX:MODULE_10:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:MODULE_10:g2:a0:gta_5\' (cost = 0):
\PSOC4:BUART:sRX:MODULE_10:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:MODULE_10:g2:a0:lta_4\' (cost = 0):
\PSOC4:BUART:sRX:MODULE_10:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:MODULE_10:g2:a0:gta_4\' (cost = 0):
\PSOC4:BUART:sRX:MODULE_10:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:MODULE_10:g2:a0:lta_3\' (cost = 0):
\PSOC4:BUART:sRX:MODULE_10:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:MODULE_10:g2:a0:gta_3\' (cost = 0):
\PSOC4:BUART:sRX:MODULE_10:g2:a0:gta_3\ <= (\PSOC4:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:MODULE_10:g2:a0:lta_2\' (cost = 1):
\PSOC4:BUART:sRX:MODULE_10:g2:a0:lta_2\ <= ((not \PSOC4:BUART:rx_count_6\ and not \PSOC4:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:MODULE_10:g2:a0:gta_2\' (cost = 0):
\PSOC4:BUART:sRX:MODULE_10:g2:a0:gta_2\ <= (\PSOC4:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:MODULE_10:g2:a0:lta_1\' (cost = 2):
\PSOC4:BUART:sRX:MODULE_10:g2:a0:lta_1\ <= ((not \PSOC4:BUART:rx_count_6\ and not \PSOC4:BUART:rx_count_4\)
	OR (not \PSOC4:BUART:rx_count_6\ and not \PSOC4:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:MODULE_10:g2:a0:gta_1\' (cost = 0):
\PSOC4:BUART:sRX:MODULE_10:g2:a0:gta_1\ <= (\PSOC4:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:MODULE_10:g2:a0:lta_0\' (cost = 8):
\PSOC4:BUART:sRX:MODULE_10:g2:a0:lta_0\ <= ((not \PSOC4:BUART:rx_count_6\ and not \PSOC4:BUART:rx_count_4\)
	OR (not \PSOC4:BUART:rx_count_6\ and not \PSOC4:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not MODIN2_1 and not MODIN2_0));

Note:  Expanding virtual equation for '\GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not MODIN2_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_2_1' (cost = 2):
add_vv_vv_MODGEN_2_1 <= ((not MODIN2_0 and MODIN2_1)
	OR (not MODIN2_1 and MODIN2_0));

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 4):
\PSOC4:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= ((not \PSOC4:BUART:pollcount_1\ and not \PSOC4:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 0):
\PSOC4:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= (not \PSOC4:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\' (cost = 2):
\PSOC4:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\ <= ((not \PSOC4:BUART:pollcount_0\ and \PSOC4:BUART:pollcount_1\)
	OR (not \PSOC4:BUART:pollcount_1\ and \PSOC4:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS:BUART:rx_postpoll\' (cost = 72):
\GPS:BUART:rx_postpoll\ <= (MODIN2_1
	OR (Net_137 and MODIN2_0));

Note:  Expanding virtual equation for '\GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_137 and not MODIN2_1 and not \GPS:BUART:rx_parity_bit\)
	OR (not MODIN2_1 and not MODIN2_0 and not \GPS:BUART:rx_parity_bit\)
	OR (MODIN2_1 and \GPS:BUART:rx_parity_bit\)
	OR (Net_137 and MODIN2_0 and \GPS:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\GPS:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not Net_137 and not MODIN2_1 and not \GPS:BUART:rx_parity_bit\)
	OR (not MODIN2_1 and not MODIN2_0 and not \GPS:BUART:rx_parity_bit\)
	OR (MODIN2_1 and \GPS:BUART:rx_parity_bit\)
	OR (Net_137 and MODIN2_0 and \GPS:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PSOC4:BUART:rx_postpoll\' (cost = 72):
\PSOC4:BUART:rx_postpoll\ <= (\PSOC4:BUART:pollcount_1\
	OR (Net_208 and \PSOC4:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_208 and not \PSOC4:BUART:pollcount_1\ and not \PSOC4:BUART:rx_parity_bit\)
	OR (not \PSOC4:BUART:pollcount_1\ and not \PSOC4:BUART:pollcount_0\ and not \PSOC4:BUART:rx_parity_bit\)
	OR (\PSOC4:BUART:pollcount_1\ and \PSOC4:BUART:rx_parity_bit\)
	OR (Net_208 and \PSOC4:BUART:pollcount_0\ and \PSOC4:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\PSOC4:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_1\ <= ((not Net_208 and not \PSOC4:BUART:pollcount_1\ and not \PSOC4:BUART:rx_parity_bit\)
	OR (not \PSOC4:BUART:pollcount_1\ and not \PSOC4:BUART:pollcount_0\ and not \PSOC4:BUART:rx_parity_bit\)
	OR (\PSOC4:BUART:pollcount_1\ and \PSOC4:BUART:rx_parity_bit\)
	OR (Net_208 and \PSOC4:BUART:pollcount_0\ and \PSOC4:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 91 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \GPS:BUART:rx_status_0\ to zero
Aliasing \GPS:BUART:rx_status_6\ to zero
Aliasing \PSOC4:BUART:rx_status_0\ to zero
Aliasing \PSOC4:BUART:rx_status_6\ to zero
Aliasing \GPS:BUART:rx_markspace_status\\D\ to zero
Aliasing \GPS:BUART:rx_parity_error_status\\D\ to zero
Aliasing \GPS:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PSOC4:BUART:rx_markspace_status\\D\ to zero
Aliasing \PSOC4:BUART:rx_parity_error_status\\D\ to zero
Aliasing \PSOC4:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[88] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[349] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[359] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[369] = zero[9]
Removing Rhs of wire \GPS:BUART:rx_bitclk_enable\[551] = \GPS:BUART:rx_bitclk\[599]
Removing Lhs of wire \GPS:BUART:rx_status_0\[650] = zero[9]
Removing Lhs of wire \GPS:BUART:rx_status_6\[659] = zero[9]
Removing Rhs of wire \PSOC4:BUART:rx_bitclk_enable\[859] = \PSOC4:BUART:rx_bitclk\[907]
Removing Lhs of wire \PSOC4:BUART:rx_status_0\[957] = zero[9]
Removing Lhs of wire \PSOC4:BUART:rx_status_6\[966] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[1057] = \PWM_1:PWMUDB:control_7\[10]
Removing Lhs of wire \GPS:BUART:rx_markspace_status\\D\[1094] = zero[9]
Removing Lhs of wire \GPS:BUART:rx_parity_error_status\\D\[1095] = zero[9]
Removing Lhs of wire \GPS:BUART:rx_addr_match_status\\D\[1097] = zero[9]
Removing Lhs of wire \GPS:BUART:rx_markspace_pre\\D\[1098] = \GPS:BUART:rx_markspace_pre\[663]
Removing Lhs of wire \GPS:BUART:rx_parity_bit\\D\[1103] = \GPS:BUART:rx_parity_bit\[669]
Removing Lhs of wire \PSOC4:BUART:tx_ctrl_mark_last\\D\[1111] = \PSOC4:BUART:tx_ctrl_mark_last\[850]
Removing Lhs of wire \PSOC4:BUART:rx_markspace_status\\D\[1123] = zero[9]
Removing Lhs of wire \PSOC4:BUART:rx_parity_error_status\\D\[1124] = zero[9]
Removing Lhs of wire \PSOC4:BUART:rx_addr_match_status\\D\[1126] = zero[9]
Removing Lhs of wire \PSOC4:BUART:rx_markspace_pre\\D\[1127] = \PSOC4:BUART:rx_markspace_pre\[970]
Removing Lhs of wire \PSOC4:BUART:rx_parity_bit\\D\[1132] = \PSOC4:BUART:rx_parity_bit\[976]

------------------------------------------------------
Aliased 0 equations, 22 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\GPS:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \GPS:BUART:rx_parity_bit\ and Net_137 and MODIN2_0)
	OR (not MODIN2_1 and not MODIN2_0 and \GPS:BUART:rx_parity_bit\)
	OR (not Net_137 and not MODIN2_1 and \GPS:BUART:rx_parity_bit\)
	OR (not \GPS:BUART:rx_parity_bit\ and MODIN2_1));

Note:  Deleted unused equation:
\PSOC4:BUART:sRX:MODULE_11:g1:a0:xneq\ <= ((not \PSOC4:BUART:rx_parity_bit\ and Net_208 and \PSOC4:BUART:pollcount_0\)
	OR (not \PSOC4:BUART:pollcount_1\ and not \PSOC4:BUART:pollcount_0\ and \PSOC4:BUART:rx_parity_bit\)
	OR (not Net_208 and not \PSOC4:BUART:pollcount_1\ and \PSOC4:BUART:rx_parity_bit\)
	OR (not \PSOC4:BUART:rx_parity_bit\ and \PSOC4:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\Bootloading_PSoC5_LP.cydsn\Bootloading_PSoC5_LP.cyprj -dcpsoc3 Bootloading_PSoC5_LP.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 8s.917ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.1539, Family: PSoC3, Started at: Saturday, 07 December 2013 11:28:47
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\Bootloading_PSoC5_LP.cydsn\Bootloading_PSoC5_LP.cyprj -d CY8C5868LTI-LP039 Bootloading_PSoC5_LP.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.083ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_262 from registered to combinatorial
    Converted constant MacroCell: \GPS:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \GPS:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \GPS:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \GPS:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \GPS:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \PSOC4:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PSOC4:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \PSOC4:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PSOC4:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \PSOC4:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \emFile_1:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'emFile_1_Clock_1'. Fanout=1, Signal=\emFile_1:Net_19\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_2
    Digital Clock 2: Automatic-assigning  clock 'GPS_IntClock'. Fanout=1, Signal=\GPS:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'PSOC4_IntClock'. Fanout=1, Signal=\PSOC4:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_262:macrocell'
    Removed unused cell/equation '\GPS:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\GPS:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\GPS:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:dpcounter_one_reg\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:mosi_reg\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:so_send_reg\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:tc_reg_i\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \GPS:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: GPS_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: GPS_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PSOC4:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: PSOC4_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PSOC4_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \emFile_1:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: emFile_1_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: emFile_1_Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\GPS:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\GPS:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\GPS:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\GPS:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\GPS:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\GPS:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\GPS:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\GPS:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\GPS:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\GPS:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\GPS:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\GPS:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\GPS:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\GPS:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\PSOC4:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\emFile_1:Net_1\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:Net_22\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:load_cond\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:mosi_hs_reg\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:mosi_pre_reg\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\emFile_1:SPI0:BSPIM:state_2\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PSOC4:BUART:tx_parity_bit\, Duplicate of \PSOC4:BUART:rx_address_detected\ 
    MacroCell: Name=\PSOC4:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC4:BUART:tx_parity_bit\ (fanout=0)

    Removing \PSOC4:BUART:tx_mark\, Duplicate of \PSOC4:BUART:rx_address_detected\ 
    MacroCell: Name=\PSOC4:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC4:BUART:tx_mark\ (fanout=0)

    Removing \PSOC4:BUART:tx_ctrl_mark_last\, Duplicate of \PSOC4:BUART:rx_address_detected\ 
    MacroCell: Name=\PSOC4:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC4:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \PSOC4:BUART:rx_state_1\, Duplicate of \PSOC4:BUART:rx_address_detected\ 
    MacroCell: Name=\PSOC4:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC4:BUART:rx_state_1\ (fanout=8)

    Removing \PSOC4:BUART:rx_parity_error_pre\, Duplicate of \PSOC4:BUART:rx_address_detected\ 
    MacroCell: Name=\PSOC4:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC4:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \PSOC4:BUART:rx_parity_bit\, Duplicate of \PSOC4:BUART:rx_address_detected\ 
    MacroCell: Name=\PSOC4:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC4:BUART:rx_parity_bit\ (fanout=0)

    Removing \PSOC4:BUART:rx_markspace_pre\, Duplicate of \PSOC4:BUART:rx_address_detected\ 
    MacroCell: Name=\PSOC4:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC4:BUART:rx_markspace_pre\ (fanout=0)

    Removing \GPS:BUART:rx_state_1\, Duplicate of \GPS:BUART:rx_address_detected\ 
    MacroCell: Name=\GPS:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GPS:BUART:rx_state_1\ (fanout=8)

    Removing \GPS:BUART:rx_parity_error_pre\, Duplicate of \GPS:BUART:rx_address_detected\ 
    MacroCell: Name=\GPS:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GPS:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \GPS:BUART:rx_parity_bit\, Duplicate of \GPS:BUART:rx_address_detected\ 
    MacroCell: Name=\GPS:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GPS:BUART:rx_parity_bit\ (fanout=0)

    Removing \GPS:BUART:rx_markspace_pre\, Duplicate of \GPS:BUART:rx_address_detected\ 
    MacroCell: Name=\GPS:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GPS:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_1:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = GPS_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPS_RX(0)__PA ,
            fb => Net_137 ,
            pad => GPS_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC4_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC4_Rx(0)__PA ,
            fb => Net_208 ,
            pad => PSOC4_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC4_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC4_Tx(0)__PA ,
            input => Net_203 ,
            pad => PSOC4_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = STATUS_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => STATUS_LED(0)__PA ,
            input => Net_4 ,
            pad => STATUS_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \emFile_1:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:SPI0_CS(0)\__PA ,
            pad => \emFile_1:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:miso0(0)\__PA ,
            fb => \emFile_1:Net_16\ ,
            pad => \emFile_1:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:mosi0(0)\__PA ,
            input => \emFile_1:Net_10\ ,
            pad => \emFile_1:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:sclk0(0)\__PA ,
            input => \emFile_1:Net_22\ ,
            pad => \emFile_1:sclk0(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN2_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GPS:BUART:rx_count_2\ * !\GPS:BUART:rx_count_1\ * !Net_137 * 
              MODIN2_0
            + !\GPS:BUART:rx_count_2\ * !\GPS:BUART:rx_count_1\ * Net_137 * 
              !MODIN2_0
        );
        Output = MODIN2_0 (fanout=5)

    MacroCell: Name=MODIN2_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GPS:BUART:rx_count_2\ * !\GPS:BUART:rx_count_1\ * !Net_137 * 
              MODIN2_1
            + !\GPS:BUART:rx_count_2\ * !\GPS:BUART:rx_count_1\ * Net_137 * 
              !MODIN2_1 * MODIN2_0
            + !\GPS:BUART:rx_count_2\ * !\GPS:BUART:rx_count_1\ * MODIN2_1 * 
              !MODIN2_0
        );
        Output = MODIN2_1 (fanout=4)

    MacroCell: Name=Net_203, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC4:BUART:txn\
        );
        Output = Net_203 (fanout=1)

    MacroCell: Name=Net_4, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_4 (fanout=1)

    MacroCell: Name=\GPS:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GPS:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\GPS:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GPS:BUART:rx_count_2\ * !\GPS:BUART:rx_count_1\ * 
              !\GPS:BUART:rx_count_0\
        );
        Output = \GPS:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\GPS:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\
        );
        Output = \GPS:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\GPS:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_137
        );
        Output = \GPS:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\GPS:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_bitclk_enable\ * 
              \GPS:BUART:rx_state_3\ * !\GPS:BUART:rx_state_2\ * 
              !\GPS:BUART:rx_address_detected\
            + \GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\ * 
              !MODIN5_6 * !MODIN5_5
            + \GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\ * 
              !MODIN5_6 * !MODIN5_4
        );
        Output = \GPS:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\GPS:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_137 * MODIN2_0
            + MODIN2_1
        );
        Output = \GPS:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\GPS:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_bitclk_enable\ * 
              !\GPS:BUART:rx_state_3\ * \GPS:BUART:rx_state_2\ * !Net_137 * 
              !MODIN2_1 * !\GPS:BUART:rx_address_detected\
            + !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_bitclk_enable\ * 
              !\GPS:BUART:rx_state_3\ * \GPS:BUART:rx_state_2\ * !MODIN2_1 * 
              !MODIN2_0 * !\GPS:BUART:rx_address_detected\
            + \GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\ * 
              !MODIN5_6 * !MODIN5_5
            + \GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\ * 
              !MODIN5_6 * !MODIN5_4
        );
        Output = \GPS:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\GPS:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_bitclk_enable\ * 
              \GPS:BUART:rx_state_3\ * !\GPS:BUART:rx_address_detected\
            + !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_bitclk_enable\ * 
              \GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\
            + !\GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !Net_137 * 
              !\GPS:BUART:rx_address_detected\ * \GPS:BUART:rx_last\
            + \GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\ * 
              !MODIN5_6 * !MODIN5_5
            + \GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\ * 
              !MODIN5_6 * !MODIN5_4
        );
        Output = \GPS:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\GPS:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_bitclk_enable\ * 
              \GPS:BUART:rx_state_3\ * \GPS:BUART:rx_state_2\ * 
              !\GPS:BUART:rx_address_detected\
            + \GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\ * 
              !MODIN5_6 * !MODIN5_5
            + \GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\ * 
              !MODIN5_6 * !MODIN5_4
        );
        Output = \GPS:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\GPS:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_state_3\ * 
              \GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\
        );
        Output = \GPS:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\GPS:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_bitclk_enable\ * 
              \GPS:BUART:rx_state_3\ * \GPS:BUART:rx_state_2\ * !Net_137 * 
              !MODIN2_1 * !\GPS:BUART:rx_address_detected\
            + !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_bitclk_enable\ * 
              \GPS:BUART:rx_state_3\ * \GPS:BUART:rx_state_2\ * !MODIN2_1 * 
              !MODIN2_0 * !\GPS:BUART:rx_address_detected\
        );
        Output = \GPS:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\GPS:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GPS:BUART:rx_load_fifo\ * \GPS:BUART:rx_fifofull\
        );
        Output = \GPS:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\GPS:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GPS:BUART:rx_fifonotempty\ * \GPS:BUART:rx_state_stop1_reg\
        );
        Output = \GPS:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PSOC4:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_0\ * 
              !\PSOC4:BUART:tx_state_2\
            + !\PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_0\ * 
              \PSOC4:BUART:tx_bitclk\
        );
        Output = \PSOC4:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\PSOC4:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_208 * !\PSOC4:BUART:rx_count_2\ * 
              !\PSOC4:BUART:rx_count_1\ * \PSOC4:BUART:pollcount_0\
            + Net_208 * !\PSOC4:BUART:rx_count_2\ * !\PSOC4:BUART:rx_count_1\ * 
              !\PSOC4:BUART:pollcount_0\
        );
        Output = \PSOC4:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\PSOC4:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_208 * !\PSOC4:BUART:rx_count_2\ * 
              !\PSOC4:BUART:rx_count_1\ * \PSOC4:BUART:pollcount_1\
            + Net_208 * !\PSOC4:BUART:rx_count_2\ * !\PSOC4:BUART:rx_count_1\ * 
              !\PSOC4:BUART:pollcount_1\ * \PSOC4:BUART:pollcount_0\
            + !\PSOC4:BUART:rx_count_2\ * !\PSOC4:BUART:rx_count_1\ * 
              \PSOC4:BUART:pollcount_1\ * !\PSOC4:BUART:pollcount_0\
        );
        Output = \PSOC4:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\PSOC4:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC4:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\PSOC4:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC4:BUART:rx_count_2\ * !\PSOC4:BUART:rx_count_1\ * 
              !\PSOC4:BUART:rx_count_0\
        );
        Output = \PSOC4:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\PSOC4:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_address_detected\
        );
        Output = \PSOC4:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\PSOC4:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_208
        );
        Output = \PSOC4:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PSOC4:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC4:BUART:rx_state_0\ * \PSOC4:BUART:rx_bitclk_enable\ * 
              \PSOC4:BUART:rx_state_3\ * !\PSOC4:BUART:rx_state_2\ * 
              !\PSOC4:BUART:rx_address_detected\
            + \PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_count_6\ * 
              !\PSOC4:BUART:rx_count_5\ * !\PSOC4:BUART:rx_address_detected\
            + \PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_count_6\ * 
              !\PSOC4:BUART:rx_count_4\ * !\PSOC4:BUART:rx_address_detected\
        );
        Output = \PSOC4:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\PSOC4:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_208 * \PSOC4:BUART:pollcount_0\
            + \PSOC4:BUART:pollcount_1\
        );
        Output = \PSOC4:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\PSOC4:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_208 * !\PSOC4:BUART:rx_state_0\ * 
              \PSOC4:BUART:rx_bitclk_enable\ * !\PSOC4:BUART:rx_state_3\ * 
              \PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:pollcount_1\ * 
              !\PSOC4:BUART:rx_address_detected\
            + !\PSOC4:BUART:rx_state_0\ * \PSOC4:BUART:rx_bitclk_enable\ * 
              !\PSOC4:BUART:rx_state_3\ * \PSOC4:BUART:rx_state_2\ * 
              !\PSOC4:BUART:pollcount_1\ * !\PSOC4:BUART:pollcount_0\ * 
              !\PSOC4:BUART:rx_address_detected\
            + \PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_count_6\ * 
              !\PSOC4:BUART:rx_count_5\ * !\PSOC4:BUART:rx_address_detected\
            + \PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_count_6\ * 
              !\PSOC4:BUART:rx_count_4\ * !\PSOC4:BUART:rx_address_detected\
        );
        Output = \PSOC4:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\PSOC4:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_208 * !\PSOC4:BUART:rx_state_0\ * 
              !\PSOC4:BUART:rx_state_3\ * !\PSOC4:BUART:rx_state_2\ * 
              !\PSOC4:BUART:rx_address_detected\ * \PSOC4:BUART:rx_last\
            + !\PSOC4:BUART:rx_state_0\ * \PSOC4:BUART:rx_bitclk_enable\ * 
              \PSOC4:BUART:rx_state_3\ * !\PSOC4:BUART:rx_address_detected\
            + !\PSOC4:BUART:rx_state_0\ * \PSOC4:BUART:rx_bitclk_enable\ * 
              \PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_address_detected\
            + \PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_count_6\ * 
              !\PSOC4:BUART:rx_count_5\ * !\PSOC4:BUART:rx_address_detected\
            + \PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_count_6\ * 
              !\PSOC4:BUART:rx_count_4\ * !\PSOC4:BUART:rx_address_detected\
        );
        Output = \PSOC4:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\PSOC4:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC4:BUART:rx_state_0\ * \PSOC4:BUART:rx_bitclk_enable\ * 
              \PSOC4:BUART:rx_state_3\ * \PSOC4:BUART:rx_state_2\ * 
              !\PSOC4:BUART:rx_address_detected\
            + \PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_count_6\ * 
              !\PSOC4:BUART:rx_count_5\ * !\PSOC4:BUART:rx_address_detected\
            + \PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_count_6\ * 
              !\PSOC4:BUART:rx_count_4\ * !\PSOC4:BUART:rx_address_detected\
        );
        Output = \PSOC4:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\PSOC4:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PSOC4:BUART:rx_state_0\ * \PSOC4:BUART:rx_state_3\ * 
              \PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_address_detected\
        );
        Output = \PSOC4:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\PSOC4:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_208 * !\PSOC4:BUART:rx_state_0\ * 
              \PSOC4:BUART:rx_bitclk_enable\ * \PSOC4:BUART:rx_state_3\ * 
              \PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:pollcount_1\ * 
              !\PSOC4:BUART:rx_address_detected\
            + !\PSOC4:BUART:rx_state_0\ * \PSOC4:BUART:rx_bitclk_enable\ * 
              \PSOC4:BUART:rx_state_3\ * \PSOC4:BUART:rx_state_2\ * 
              !\PSOC4:BUART:pollcount_1\ * !\PSOC4:BUART:pollcount_0\ * 
              !\PSOC4:BUART:rx_address_detected\
        );
        Output = \PSOC4:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\PSOC4:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PSOC4:BUART:rx_load_fifo\ * \PSOC4:BUART:rx_fifofull\
        );
        Output = \PSOC4:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\PSOC4:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PSOC4:BUART:rx_fifonotempty\ * 
              \PSOC4:BUART:rx_state_stop1_reg\
        );
        Output = \PSOC4:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PSOC4:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC4:BUART:tx_bitclk_dp\
        );
        Output = \PSOC4:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\PSOC4:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC4:BUART:tx_bitclk_dp\
        );
        Output = \PSOC4:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\PSOC4:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_0\ * 
              !\PSOC4:BUART:tx_fifo_empty\ * !\PSOC4:BUART:tx_state_2\
            + !\PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_0\ * 
              !\PSOC4:BUART:tx_fifo_empty\ * \PSOC4:BUART:tx_bitclk\
            + \PSOC4:BUART:tx_state_1\ * \PSOC4:BUART:tx_state_0\ * 
              \PSOC4:BUART:tx_fifo_empty\ * \PSOC4:BUART:tx_bitclk\
            + \PSOC4:BUART:tx_state_0\ * !\PSOC4:BUART:tx_state_2\ * 
              \PSOC4:BUART:tx_bitclk\
        );
        Output = \PSOC4:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\PSOC4:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PSOC4:BUART:tx_state_1\ * \PSOC4:BUART:tx_state_0\ * 
              \PSOC4:BUART:tx_bitclk\
            + \PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_2\ * 
              \PSOC4:BUART:tx_bitclk\ * !\PSOC4:BUART:tx_counter_dp\
            + \PSOC4:BUART:tx_state_0\ * !\PSOC4:BUART:tx_state_2\ * 
              \PSOC4:BUART:tx_bitclk\
        );
        Output = \PSOC4:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\PSOC4:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_0\ * 
              \PSOC4:BUART:tx_state_2\ * \PSOC4:BUART:tx_bitclk\
            + \PSOC4:BUART:tx_state_1\ * \PSOC4:BUART:tx_state_0\ * 
              \PSOC4:BUART:tx_bitclk\
            + \PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_2\ * 
              \PSOC4:BUART:tx_bitclk\ * !\PSOC4:BUART:tx_counter_dp\
        );
        Output = \PSOC4:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\PSOC4:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_0\ * 
              \PSOC4:BUART:tx_fifo_empty\ * \PSOC4:BUART:tx_state_2\ * 
              \PSOC4:BUART:tx_bitclk\
        );
        Output = \PSOC4:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\PSOC4:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC4:BUART:tx_fifo_notfull\
        );
        Output = \PSOC4:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\PSOC4:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \PSOC4:BUART:txn\ * \PSOC4:BUART:tx_state_1\ * 
              !\PSOC4:BUART:tx_bitclk\
            + \PSOC4:BUART:txn\ * \PSOC4:BUART:tx_state_2\
            + !\PSOC4:BUART:tx_state_1\ * \PSOC4:BUART:tx_state_0\ * 
              !\PSOC4:BUART:tx_shift_out\ * !\PSOC4:BUART:tx_state_2\
            + !\PSOC4:BUART:tx_state_1\ * \PSOC4:BUART:tx_state_0\ * 
              !\PSOC4:BUART:tx_state_2\ * !\PSOC4:BUART:tx_bitclk\
            + \PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_0\ * 
              !\PSOC4:BUART:tx_shift_out\ * !\PSOC4:BUART:tx_state_2\ * 
              \PSOC4:BUART:tx_bitclk\ * \PSOC4:BUART:tx_counter_dp\
        );
        Output = \PSOC4:BUART:txn\ (fanout=2)

    MacroCell: Name=\PWM_1:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:final_kill_reg\
        );
        Output = \PWM_1:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\emFile_1:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:Net_10\ (fanout=1)

    MacroCell: Name=\emFile_1:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:Net_1\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\
        );
        Output = \emFile_1:Net_1\ (fanout=2)

    MacroCell: Name=\emFile_1:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:Net_22\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:Net_22\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile_1:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
        );
        Output = \emFile_1:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\
        );
        Output = \emFile_1:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
            + !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_4\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_3\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_2\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_from_dp\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile_1:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:tx_status_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * \emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              \emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile_1:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_4\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\GPS:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \GPS:Net_9\ ,
            cs_addr_2 => \GPS:BUART:rx_address_detected\ ,
            cs_addr_1 => \GPS:BUART:rx_state_0\ ,
            cs_addr_0 => \GPS:BUART:rx_bitclk_enable\ ,
            route_si => \GPS:BUART:rx_postpoll\ ,
            f0_load => \GPS:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \GPS:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \GPS:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PSOC4:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \PSOC4:Net_9\ ,
            cs_addr_2 => \PSOC4:BUART:rx_address_detected\ ,
            cs_addr_1 => \PSOC4:BUART:rx_state_0\ ,
            cs_addr_0 => \PSOC4:BUART:rx_bitclk_enable\ ,
            route_si => \PSOC4:BUART:rx_postpoll\ ,
            f0_load => \PSOC4:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \PSOC4:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \PSOC4:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PSOC4:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \PSOC4:Net_9\ ,
            cs_addr_2 => \PSOC4:BUART:tx_state_1\ ,
            cs_addr_1 => \PSOC4:BUART:tx_state_0\ ,
            cs_addr_0 => \PSOC4:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \PSOC4:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \PSOC4:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \PSOC4:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \PSOC4:Net_9\ ,
            cs_addr_0 => \PSOC4:BUART:counter_load_not\ ,
            cl0_comb => \PSOC4:BUART:tx_bitclk_dp\ ,
            cl1_comb => \PSOC4:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
            chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\emFile_1:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            cs_addr_2 => \emFile_1:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \emFile_1:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \emFile_1:SPI0:BSPIM:state_0\ ,
            route_si => \emFile_1:Net_16\ ,
            f1_load => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \emFile_1:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\GPS:BUART:sRX:RxSts\
        PORT MAP (
            clock => \GPS:Net_9\ ,
            status_5 => \GPS:BUART:rx_status_5\ ,
            status_4 => \GPS:BUART:rx_status_4\ ,
            status_3 => \GPS:BUART:rx_status_3\ ,
            interrupt => Net_151 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PSOC4:BUART:sRX:RxSts\
        PORT MAP (
            clock => \PSOC4:Net_9\ ,
            status_5 => \PSOC4:BUART:rx_status_5\ ,
            status_4 => \PSOC4:BUART:rx_status_4\ ,
            status_3 => \PSOC4:BUART:rx_status_3\ ,
            interrupt => Net_266 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PSOC4:BUART:sTX:TxSts\
        PORT MAP (
            clock => \PSOC4:Net_9\ ,
            status_3 => \PSOC4:BUART:tx_fifo_notfull\ ,
            status_2 => \PSOC4:BUART:tx_status_2\ ,
            status_1 => \PSOC4:BUART:tx_fifo_empty\ ,
            status_0 => \PSOC4:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_2 ,
            status_5 => \PWM_1:PWMUDB:status_5\ ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:tc_i\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile_1:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            status_6 => \emFile_1:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \emFile_1:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile_1:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            status_4 => \emFile_1:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \emFile_1:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\GPS:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \GPS:Net_9\ ,
            load => \GPS:BUART:rx_counter_load\ ,
            count_6 => MODIN5_6 ,
            count_5 => MODIN5_5 ,
            count_4 => MODIN5_4 ,
            count_3 => MODIN5_3 ,
            count_2 => \GPS:BUART:rx_count_2\ ,
            count_1 => \GPS:BUART:rx_count_1\ ,
            count_0 => \GPS:BUART:rx_count_0\ ,
            tc => \GPS:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\PSOC4:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \PSOC4:Net_9\ ,
            load => \PSOC4:BUART:rx_counter_load\ ,
            count_6 => \PSOC4:BUART:rx_count_6\ ,
            count_5 => \PSOC4:BUART:rx_count_5\ ,
            count_4 => \PSOC4:BUART:rx_count_4\ ,
            count_3 => \PSOC4:BUART:rx_count_3\ ,
            count_2 => \PSOC4:BUART:rx_count_2\ ,
            count_1 => \PSOC4:BUART:rx_count_1\ ,
            count_0 => \PSOC4:BUART:rx_count_0\ ,
            tc => \PSOC4:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\emFile_1:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            enable => \emFile_1:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \emFile_1:SPI0:BSPIM:count_6\ ,
            count_5 => \emFile_1:SPI0:BSPIM:count_5\ ,
            count_4 => \emFile_1:SPI0:BSPIM:count_4\ ,
            count_3 => \emFile_1:SPI0:BSPIM:count_3\ ,
            count_2 => \emFile_1:SPI0:BSPIM:count_2\ ,
            count_1 => \emFile_1:SPI0:BSPIM:count_1\ ,
            count_0 => \emFile_1:SPI0:BSPIM:count_0\ ,
            tc => \emFile_1:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\GPS:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_151 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\PSOC4:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_266 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    4 :    4 :    8 :  50.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :    8 :   40 :   48 :  16.67%
UDB Macrocells                :   64 :  128 :  192 :  33.33%
UDB Unique Pterms             :  118 :  266 :  384 :  30.73%
UDB Total Pterms              :  140 :      :      : 
UDB Datapath Cells            :    7 :   17 :   24 :  29.17%
UDB Status Cells              :    6 :   18 :   24 :  25.00%
            StatusI Registers :    6 
UDB Control Cells             :    4 :   20 :   24 :  16.67%
            Control Registers :    1 
                 Count7 Cells :    3 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    2 :   30 :   32 :   6.25%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.293ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.589ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : GPS_RX(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : PSOC4_Rx(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : PSOC4_Tx(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : STATUS_LED(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : \emFile_1:SPI0_CS(0)\ (fixed)
IO_1@[IOP=(0)][IoId=(1)] : \emFile_1:miso0(0)\ (fixed)
IO_0@[IOP=(0)][IoId=(0)] : \emFile_1:mosi0(0)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \emFile_1:sclk0(0)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.110ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.865ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 6.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   22 :   26 :   48 :  45.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.45
                   Pterms :            5.68
               Macrocells :            2.91
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.108ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.004ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 467, final cost is 467 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :      11.17 :       5.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\GPS:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_bitclk_enable\ * 
              !\GPS:BUART:rx_state_3\ * \GPS:BUART:rx_state_2\ * !Net_137 * 
              !MODIN2_1 * !\GPS:BUART:rx_address_detected\
            + !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_bitclk_enable\ * 
              !\GPS:BUART:rx_state_3\ * \GPS:BUART:rx_state_2\ * !MODIN2_1 * 
              !MODIN2_0 * !\GPS:BUART:rx_address_detected\
            + \GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\ * 
              !MODIN5_6 * !MODIN5_5
            + \GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\ * 
              !MODIN5_6 * !MODIN5_4
        );
        Output = \GPS:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GPS:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\
        );
        Output = \GPS:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GPS:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_bitclk_enable\ * 
              \GPS:BUART:rx_state_3\ * \GPS:BUART:rx_state_2\ * 
              !\GPS:BUART:rx_address_detected\
            + \GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\ * 
              !MODIN5_6 * !MODIN5_5
            + \GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\ * 
              !MODIN5_6 * !MODIN5_4
        );
        Output = \GPS:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GPS:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_bitclk_enable\ * 
              \GPS:BUART:rx_state_3\ * !\GPS:BUART:rx_address_detected\
            + !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_bitclk_enable\ * 
              \GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\
            + !\GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !Net_137 * 
              !\GPS:BUART:rx_address_detected\ * \GPS:BUART:rx_last\
            + \GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\ * 
              !MODIN5_6 * !MODIN5_5
            + \GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\ * 
              !MODIN5_6 * !MODIN5_4
        );
        Output = \GPS:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GPS:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_bitclk_enable\ * 
              \GPS:BUART:rx_state_3\ * !\GPS:BUART:rx_state_2\ * 
              !\GPS:BUART:rx_address_detected\
            + \GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\ * 
              !MODIN5_6 * !MODIN5_5
            + \GPS:BUART:rx_state_0\ * !\GPS:BUART:rx_state_3\ * 
              !\GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\ * 
              !MODIN5_6 * !MODIN5_4
        );
        Output = \GPS:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GPS:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_bitclk_enable\ * 
              \GPS:BUART:rx_state_3\ * \GPS:BUART:rx_state_2\ * !Net_137 * 
              !MODIN2_1 * !\GPS:BUART:rx_address_detected\
            + !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_bitclk_enable\ * 
              \GPS:BUART:rx_state_3\ * \GPS:BUART:rx_state_2\ * !MODIN2_1 * 
              !MODIN2_0 * !\GPS:BUART:rx_address_detected\
        );
        Output = \GPS:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\GPS:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \GPS:Net_9\ ,
        load => \GPS:BUART:rx_counter_load\ ,
        count_6 => MODIN5_6 ,
        count_5 => MODIN5_5 ,
        count_4 => MODIN5_4 ,
        count_3 => MODIN5_3 ,
        count_2 => \GPS:BUART:rx_count_2\ ,
        count_1 => \GPS:BUART:rx_count_1\ ,
        count_0 => \GPS:BUART:rx_count_0\ ,
        tc => \GPS:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\GPS:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_137
        );
        Output = \GPS:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\GPS:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_137 * MODIN2_0
            + MODIN2_1
        );
        Output = \GPS:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PSOC4:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC4:BUART:tx_fifo_notfull\
        );
        Output = \PSOC4:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GPS:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GPS:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GPS:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GPS:BUART:rx_state_0\ * \GPS:BUART:rx_state_3\ * 
              \GPS:BUART:rx_state_2\ * !\GPS:BUART:rx_address_detected\
        );
        Output = \GPS:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\GPS:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \GPS:Net_9\ ,
        cs_addr_2 => \GPS:BUART:rx_address_detected\ ,
        cs_addr_1 => \GPS:BUART:rx_state_0\ ,
        cs_addr_0 => \GPS:BUART:rx_bitclk_enable\ ,
        route_si => \GPS:BUART:rx_postpoll\ ,
        f0_load => \GPS:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \GPS:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \GPS:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PSOC4:BUART:sTX:TxSts\
    PORT MAP (
        clock => \PSOC4:Net_9\ ,
        status_3 => \PSOC4:BUART:tx_fifo_notfull\ ,
        status_2 => \PSOC4:BUART:tx_status_2\ ,
        status_1 => \PSOC4:BUART:tx_fifo_empty\ ,
        status_0 => \PSOC4:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=MODIN2_1, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GPS:BUART:rx_count_2\ * !\GPS:BUART:rx_count_1\ * !Net_137 * 
              MODIN2_1
            + !\GPS:BUART:rx_count_2\ * !\GPS:BUART:rx_count_1\ * Net_137 * 
              !MODIN2_1 * MODIN2_0
            + !\GPS:BUART:rx_count_2\ * !\GPS:BUART:rx_count_1\ * MODIN2_1 * 
              !MODIN2_0
        );
        Output = MODIN2_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GPS:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GPS:BUART:rx_count_2\ * !\GPS:BUART:rx_count_1\ * 
              !\GPS:BUART:rx_count_0\
        );
        Output = \GPS:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN2_0, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\GPS:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GPS:BUART:rx_count_2\ * !\GPS:BUART:rx_count_1\ * !Net_137 * 
              MODIN2_0
            + !\GPS:BUART:rx_count_2\ * !\GPS:BUART:rx_count_1\ * Net_137 * 
              !MODIN2_0
        );
        Output = MODIN2_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\GPS:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GPS:BUART:rx_load_fifo\ * \GPS:BUART:rx_fifofull\
        );
        Output = \GPS:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GPS:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GPS:BUART:rx_fifonotempty\ * \GPS:BUART:rx_state_stop1_reg\
        );
        Output = \GPS:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PSOC4:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \PSOC4:Net_9\ ,
        cs_addr_2 => \PSOC4:BUART:tx_state_1\ ,
        cs_addr_1 => \PSOC4:BUART:tx_state_0\ ,
        cs_addr_0 => \PSOC4:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \PSOC4:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \PSOC4:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \PSOC4:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PSOC4:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_0\ * 
              !\PSOC4:BUART:tx_state_2\
            + !\PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_0\ * 
              \PSOC4:BUART:tx_bitclk\
        );
        Output = \PSOC4:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC4:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \PSOC4:BUART:txn\ * \PSOC4:BUART:tx_state_1\ * 
              !\PSOC4:BUART:tx_bitclk\
            + \PSOC4:BUART:txn\ * \PSOC4:BUART:tx_state_2\
            + !\PSOC4:BUART:tx_state_1\ * \PSOC4:BUART:tx_state_0\ * 
              !\PSOC4:BUART:tx_shift_out\ * !\PSOC4:BUART:tx_state_2\
            + !\PSOC4:BUART:tx_state_1\ * \PSOC4:BUART:tx_state_0\ * 
              !\PSOC4:BUART:tx_state_2\ * !\PSOC4:BUART:tx_bitclk\
            + \PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_0\ * 
              !\PSOC4:BUART:tx_shift_out\ * !\PSOC4:BUART:tx_state_2\ * 
              \PSOC4:BUART:tx_bitclk\ * \PSOC4:BUART:tx_counter_dp\
        );
        Output = \PSOC4:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSOC4:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_0\ * 
              \PSOC4:BUART:tx_fifo_empty\ * \PSOC4:BUART:tx_state_2\ * 
              \PSOC4:BUART:tx_bitclk\
        );
        Output = \PSOC4:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PSOC4:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PSOC4:BUART:tx_state_1\ * \PSOC4:BUART:tx_state_0\ * 
              \PSOC4:BUART:tx_bitclk\
            + \PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_2\ * 
              \PSOC4:BUART:tx_bitclk\ * !\PSOC4:BUART:tx_counter_dp\
            + \PSOC4:BUART:tx_state_0\ * !\PSOC4:BUART:tx_state_2\ * 
              \PSOC4:BUART:tx_bitclk\
        );
        Output = \PSOC4:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC4:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_0\ * 
              \PSOC4:BUART:tx_state_2\ * \PSOC4:BUART:tx_bitclk\
            + \PSOC4:BUART:tx_state_1\ * \PSOC4:BUART:tx_state_0\ * 
              \PSOC4:BUART:tx_bitclk\
            + \PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_2\ * 
              \PSOC4:BUART:tx_bitclk\ * !\PSOC4:BUART:tx_counter_dp\
        );
        Output = \PSOC4:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSOC4:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_0\ * 
              !\PSOC4:BUART:tx_fifo_empty\ * !\PSOC4:BUART:tx_state_2\
            + !\PSOC4:BUART:tx_state_1\ * !\PSOC4:BUART:tx_state_0\ * 
              !\PSOC4:BUART:tx_fifo_empty\ * \PSOC4:BUART:tx_bitclk\
            + \PSOC4:BUART:tx_state_1\ * \PSOC4:BUART:tx_state_0\ * 
              \PSOC4:BUART:tx_fifo_empty\ * \PSOC4:BUART:tx_bitclk\
            + \PSOC4:BUART:tx_state_0\ * !\PSOC4:BUART:tx_state_2\ * 
              \PSOC4:BUART:tx_bitclk\
        );
        Output = \PSOC4:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PSOC4:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC4:BUART:tx_bitclk_dp\
        );
        Output = \PSOC4:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\GPS:BUART:sRX:RxSts\
    PORT MAP (
        clock => \GPS:Net_9\ ,
        status_5 => \GPS:BUART:rx_status_5\ ,
        status_4 => \GPS:BUART:rx_status_4\ ,
        status_3 => \GPS:BUART:rx_status_3\ ,
        interrupt => Net_151 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
        );
        Output = \emFile_1:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile_1:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSOC4:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC4:BUART:tx_bitclk_dp\
        );
        Output = \PSOC4:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PSOC4:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \PSOC4:Net_9\ ,
        cs_addr_0 => \PSOC4:BUART:counter_load_not\ ,
        cl0_comb => \PSOC4:BUART:tx_bitclk_dp\ ,
        cl1_comb => \PSOC4:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\emFile_1:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        status_6 => \emFile_1:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \emFile_1:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_4\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_3\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_2\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\emFile_1:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        enable => \emFile_1:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \emFile_1:SPI0:BSPIM:count_6\ ,
        count_5 => \emFile_1:SPI0:BSPIM:count_5\ ,
        count_4 => \emFile_1:SPI0:BSPIM:count_4\ ,
        count_3 => \emFile_1:SPI0:BSPIM:count_3\ ,
        count_2 => \emFile_1:SPI0:BSPIM:count_2\ ,
        count_1 => \emFile_1:SPI0:BSPIM:count_1\ ,
        count_0 => \emFile_1:SPI0:BSPIM:count_0\ ,
        tc => \emFile_1:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PSOC4:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_208 * \PSOC4:BUART:pollcount_0\
            + \PSOC4:BUART:pollcount_1\
        );
        Output = \PSOC4:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC4:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_208 * !\PSOC4:BUART:rx_count_2\ * 
              !\PSOC4:BUART:rx_count_1\ * \PSOC4:BUART:pollcount_1\
            + Net_208 * !\PSOC4:BUART:rx_count_2\ * !\PSOC4:BUART:rx_count_1\ * 
              !\PSOC4:BUART:pollcount_1\ * \PSOC4:BUART:pollcount_0\
            + !\PSOC4:BUART:rx_count_2\ * !\PSOC4:BUART:rx_count_1\ * 
              \PSOC4:BUART:pollcount_1\ * !\PSOC4:BUART:pollcount_0\
        );
        Output = \PSOC4:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSOC4:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_208
        );
        Output = \PSOC4:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PSOC4:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_208 * !\PSOC4:BUART:rx_count_2\ * 
              !\PSOC4:BUART:rx_count_1\ * \PSOC4:BUART:pollcount_0\
            + Net_208 * !\PSOC4:BUART:rx_count_2\ * !\PSOC4:BUART:rx_count_1\ * 
              !\PSOC4:BUART:pollcount_0\
        );
        Output = \PSOC4:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\PSOC4:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \PSOC4:Net_9\ ,
        cs_addr_2 => \PSOC4:BUART:rx_address_detected\ ,
        cs_addr_1 => \PSOC4:BUART:rx_state_0\ ,
        cs_addr_0 => \PSOC4:BUART:rx_bitclk_enable\ ,
        route_si => \PSOC4:BUART:rx_postpoll\ ,
        f0_load => \PSOC4:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \PSOC4:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \PSOC4:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PSOC4:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_208 * !\PSOC4:BUART:rx_state_0\ * 
              \PSOC4:BUART:rx_bitclk_enable\ * !\PSOC4:BUART:rx_state_3\ * 
              \PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:pollcount_1\ * 
              !\PSOC4:BUART:rx_address_detected\
            + !\PSOC4:BUART:rx_state_0\ * \PSOC4:BUART:rx_bitclk_enable\ * 
              !\PSOC4:BUART:rx_state_3\ * \PSOC4:BUART:rx_state_2\ * 
              !\PSOC4:BUART:pollcount_1\ * !\PSOC4:BUART:pollcount_0\ * 
              !\PSOC4:BUART:rx_address_detected\
            + \PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_count_6\ * 
              !\PSOC4:BUART:rx_count_5\ * !\PSOC4:BUART:rx_address_detected\
            + \PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_count_6\ * 
              !\PSOC4:BUART:rx_count_4\ * !\PSOC4:BUART:rx_address_detected\
        );
        Output = \PSOC4:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC4:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC4:BUART:rx_state_0\ * \PSOC4:BUART:rx_bitclk_enable\ * 
              \PSOC4:BUART:rx_state_3\ * !\PSOC4:BUART:rx_state_2\ * 
              !\PSOC4:BUART:rx_address_detected\
            + \PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_count_6\ * 
              !\PSOC4:BUART:rx_count_5\ * !\PSOC4:BUART:rx_address_detected\
            + \PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_count_6\ * 
              !\PSOC4:BUART:rx_count_4\ * !\PSOC4:BUART:rx_address_detected\
        );
        Output = \PSOC4:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PSOC4:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_208 * !\PSOC4:BUART:rx_state_0\ * 
              \PSOC4:BUART:rx_bitclk_enable\ * \PSOC4:BUART:rx_state_3\ * 
              \PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:pollcount_1\ * 
              !\PSOC4:BUART:rx_address_detected\
            + !\PSOC4:BUART:rx_state_0\ * \PSOC4:BUART:rx_bitclk_enable\ * 
              \PSOC4:BUART:rx_state_3\ * \PSOC4:BUART:rx_state_2\ * 
              !\PSOC4:BUART:pollcount_1\ * !\PSOC4:BUART:pollcount_0\ * 
              !\PSOC4:BUART:rx_address_detected\
        );
        Output = \PSOC4:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PSOC4:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_address_detected\
        );
        Output = \PSOC4:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PSOC4:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC4:BUART:rx_count_2\ * !\PSOC4:BUART:rx_count_1\ * 
              !\PSOC4:BUART:rx_count_0\
        );
        Output = \PSOC4:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC4:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PSOC4:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PSOC4:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PSOC4:BUART:rx_load_fifo\ * \PSOC4:BUART:rx_fifofull\
        );
        Output = \PSOC4:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\PSOC4:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \PSOC4:Net_9\ ,
        load => \PSOC4:BUART:rx_counter_load\ ,
        count_6 => \PSOC4:BUART:rx_count_6\ ,
        count_5 => \PSOC4:BUART:rx_count_5\ ,
        count_4 => \PSOC4:BUART:rx_count_4\ ,
        count_3 => \PSOC4:BUART:rx_count_3\ ,
        count_2 => \PSOC4:BUART:rx_count_2\ ,
        count_1 => \PSOC4:BUART:rx_count_1\ ,
        count_0 => \PSOC4:BUART:rx_count_0\ ,
        tc => \PSOC4:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PSOC4:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PSOC4:BUART:rx_fifonotempty\ * 
              \PSOC4:BUART:rx_state_stop1_reg\
        );
        Output = \PSOC4:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_4, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PSOC4:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_208 * !\PSOC4:BUART:rx_state_0\ * 
              !\PSOC4:BUART:rx_state_3\ * !\PSOC4:BUART:rx_state_2\ * 
              !\PSOC4:BUART:rx_address_detected\ * \PSOC4:BUART:rx_last\
            + !\PSOC4:BUART:rx_state_0\ * \PSOC4:BUART:rx_bitclk_enable\ * 
              \PSOC4:BUART:rx_state_3\ * !\PSOC4:BUART:rx_address_detected\
            + !\PSOC4:BUART:rx_state_0\ * \PSOC4:BUART:rx_bitclk_enable\ * 
              \PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_address_detected\
            + \PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_count_6\ * 
              !\PSOC4:BUART:rx_count_5\ * !\PSOC4:BUART:rx_address_detected\
            + \PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_count_6\ * 
              !\PSOC4:BUART:rx_count_4\ * !\PSOC4:BUART:rx_address_detected\
        );
        Output = \PSOC4:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PSOC4:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PSOC4:BUART:rx_state_0\ * \PSOC4:BUART:rx_state_3\ * 
              \PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_address_detected\
        );
        Output = \PSOC4:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PSOC4:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PSOC4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PSOC4:BUART:rx_state_0\ * \PSOC4:BUART:rx_bitclk_enable\ * 
              \PSOC4:BUART:rx_state_3\ * \PSOC4:BUART:rx_state_2\ * 
              !\PSOC4:BUART:rx_address_detected\
            + \PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_count_6\ * 
              !\PSOC4:BUART:rx_count_5\ * !\PSOC4:BUART:rx_address_detected\
            + \PSOC4:BUART:rx_state_0\ * !\PSOC4:BUART:rx_state_3\ * 
              !\PSOC4:BUART:rx_state_2\ * !\PSOC4:BUART:rx_count_6\ * 
              !\PSOC4:BUART:rx_count_4\ * !\PSOC4:BUART:rx_address_detected\
        );
        Output = \PSOC4:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
        chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PSOC4:BUART:sRX:RxSts\
    PORT MAP (
        clock => \PSOC4:Net_9\ ,
        status_5 => \PSOC4:BUART:rx_status_5\ ,
        status_4 => \PSOC4:BUART:rx_status_4\ ,
        status_3 => \PSOC4:BUART:rx_status_3\ ,
        interrupt => Net_266 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:Net_10\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:Net_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_203, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PSOC4:BUART:txn\
        );
        Output = Net_203 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
            + !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile_1:Net_22\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:Net_22\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:Net_22\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_2 ,
        status_5 => \PWM_1:PWMUDB:status_5\ ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:tc_i\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * \emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:final_kill_reg\
        );
        Output = \PWM_1:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\emFile_1:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        cs_addr_2 => \emFile_1:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \emFile_1:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \emFile_1:SPI0:BSPIM:state_0\ ,
        route_si => \emFile_1:Net_16\ ,
        f1_load => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \emFile_1:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\emFile_1:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        status_4 => \emFile_1:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \emFile_1:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_from_dp\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\
        );
        Output = \emFile_1:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile_1:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              \emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile_1:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:tx_status_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile_1:Net_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:Net_1\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\
        );
        Output = \emFile_1:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\GPS:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_151 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\PSOC4:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_266 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \emFile_1:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:mosi0(0)\__PA ,
        input => \emFile_1:Net_10\ ,
        pad => \emFile_1:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \emFile_1:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:miso0(0)\__PA ,
        fb => \emFile_1:Net_16\ ,
        pad => \emFile_1:miso0(0)_PAD\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = STATUS_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => STATUS_LED(0)__PA ,
        input => Net_4 ,
        pad => STATUS_LED(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \emFile_1:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:SPI0_CS(0)\__PA ,
        pad => \emFile_1:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \emFile_1:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:sclk0(0)\__PA ,
        input => \emFile_1:Net_22\ ,
        pad => \emFile_1:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GPS_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPS_RX(0)__PA ,
        fb => Net_137 ,
        pad => GPS_RX(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = PSOC4_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC4_Tx(0)__PA ,
        input => Net_203 ,
        pad => PSOC4_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PSOC4_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC4_Rx(0)__PA ,
        fb => Net_208 ,
        pad => PSOC4_Rx(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \emFile_1:Net_19\ ,
            dclk_0 => \emFile_1:Net_19_local\ ,
            dclk_glb_1 => Net_2 ,
            dclk_1 => Net_2_local ,
            dclk_glb_2 => \GPS:Net_9\ ,
            dclk_2 => \GPS:Net_9_local\ ,
            dclk_glb_3 => \PSOC4:Net_9\ ,
            dclk_3 => \PSOC4:Net_9_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |   \emFile_1:mosi0(0)\ | In(\emFile_1:Net_10\)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |   \emFile_1:miso0(0)\ | FB(\emFile_1:Net_16\)
-----+-----+-------+-----------+------------------+-----------------------+----------------------
   3 |   1 |     * |      NONE |         CMOS_OUT |         STATUS_LED(0) | In(Net_4)
     |   4 |     * |      NONE |         CMOS_OUT | \emFile_1:SPI0_CS(0)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |   \emFile_1:sclk0(0)\ | In(\emFile_1:Net_22\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |             GPS_RX(0) | FB(Net_137)
-----+-----+-------+-----------+------------------+-----------------------+----------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |           PSOC4_Tx(0) | In(Net_203)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |           PSOC4_Rx(0) | FB(Net_208)
-------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.007ms
Digital Placement phase: Elapsed time ==> 6s.887ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.802ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 4s.935ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.384ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Bootloading_PSoC5_LP_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.509ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.653ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 22s.879ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 22s.982ms
API generation phase: Elapsed time ==> 4s.731ms
Dependency generation phase: Elapsed time ==> 0s.017ms
Cleanup phase: Elapsed time ==> 0s.001ms
