This is the file for all the verilog code and testbench
