$date
	Mon Sep  8 17:45:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fa4 $end
$var wire 1 ! sum $end
$var wire 1 " c_out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c_in $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c_in $end
$var wire 1 ! sum $end
$var wire 1 " c_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10000
1!
1#
#30000
0!
1"
1$
#40000
1!
1%
#50000
0"
0$
0#
#65000
