.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
110000000000000000000000000000000000000000001000000000
001000000000000000000000000000001111000000000000001000
011000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010101001000001100111100000000
001000000000000000000010000000100000110011000000000000
000000000000000001100110000000001000001100111100000000
001000000000000000000000000000001101110011000000000000
000000000000000000000110000111101000001100111100000000
001000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
001000000000000000000000000000000000110011000000000000
000000000000000000000010100111101000001100111100000000
001000000000000000000000000000100000110011000000000000
010000000000001101100000010101101000001100111100000000
001000000000000001000010000000100000110011000000000000

.logic_tile 5 4
110000000000000000000110110000000000000000000000000000
001000000000000000000010100000000000000000000000000000
011000000000001001100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
010000000000000000000010101001011000100000000000000000
001000000000000000000110110001101001000000000000000000
000000000000000101100110000101100001100000010000100000
001000000000000000000010111101101111000000000000100110
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000001000001010001100110100000000
001000000000000000000000000001010000110011000000000000
000000000000000000000000001111001111000010000000000000
001000000000001101000010110101101001000000000000000000
010000000000000011100000010011011111100000000000000000
001000000000000000100010000000101011100000000000000000

.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
110000000000000000000000001000000001000110000000000000
001000000000000000000010001111001101001001000000000000
011000000000001000000000001111001000000010000000000000
000000000000001001000000000011111010000000000000000000
110000000000001000000000001000001110000100000000000000
101000000000000111000000000011001110001000000000000100
000000000000000000000000001001111100100000000000000000
001000000000001001000000000101001111000000000000000000
000000000000000000000000000000001011001100110100000000
001000000000000000000000000000001000110011000010000000
000000000000000101100000010001101110000010000000000001
001000000000000101000010101111011010000000000000000000
000000000000000101000110110011101110000001000000000000
001000000000000101000010100111001001000000000000000000
010000000000001000000110101011111111000000000000000100
101000000000000101000000000011111110000001000000000000

.logic_tile 9 4
110000000000000000000000000101100000000000001000000000
001000000000000000000000000000000000000000000000001000
011000000000001000000000000001100000000000001000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000010101001000001100111100000000
101000000000000000000010000000100000110011000000000000
000000000000000000000110000111001000001100111100000000
001000000000000101000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
001000000000000000000000000000000000110011000000000100
000000000000000001100000010000001001001100111100000000
001000000000000000000010000000001100110011000000000000
000000000000000000000110000000001001001100111100000000
001000000000000000000000000000001101110011000000000000
010000000000001000000000000101101000001100111100000000
101000000000000001000000000000100000110011000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
110000000000000000000000000000001000001100111100000000
001000000000000000000000000000001100110011000000010000
011000000000000000000110010101001000001100111100000000
000000000000000000000010000000000000110011000000000000
010000000000000001100110010101001000001100111100000000
001000000000000000000010000000100000110011000000000000
000000000000001000000000000101001000001100111100000000
001000000000000001000000000000100000110011000000000000
000000000000001000000000000101101000001100111100000000
001000000000000001000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
001000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
001000000000000000000000000000001001110011000000000000
010000000000000001100000000000001001001100111100000000
001000000000000000000000000000001001110011000000000000

.logic_tile 5 5
110000000000000000000110100111101111100000000000000000
001000000000000000000000000000101111100000000000000001
011000000001001101000010101011111001000001000000000000
000000000000100001100100001111001110000010100000000100
010000000000000101100000010101101001000010000000000000
001000000000000000000011100011111011000000000000000000
000000000000001101100110110000000000001111000100000000
001000000000000101000010100000001101001111000000000000
000000000000000000000110000101011001000100000000000001
001000000000001101000010011011101100001100000000000000
000000000000001000000110000000000000000000000000000000
001000000000000011000100000000000000000000000000000000
000000000100001000000000011011111010100000000000000000
001000000000000101000010100101101010000000000000000000
010010000000000000000110000000000001100000010000000000
001001000000000101000010101111001001010000100000000110

.logic_tile 6 5
010000000000000000000010100001011100000111110000000000
001000000000001101000100000000111000000111110000000100
000000000000000111000000010001011100000001010010000000
000000001110001101000010000000000000000001010000000001
000000000000000000000000000011101000010110100010000000
001000000000000000000000000001010000010111110000000000
000000000000000000000000001011011110000000000010000000
001000000000000000000000000001100000010100000000000001
000000000000000000000000011111100000010110100000000100
001000000000000000000011011001000000000000000000000000
000000000000001101000010111001000000101001010010000000
001000000000001011000011011011000000000000000000000000
000000000000000000000000001000000000100000010000000000
001000000000000000000000001011001000010000100000000000
000000000000000101000000001001101100000001010000000000
001000000000000101100000000001010000000000000000000100

.logic_tile 7 5
010000000000000000000110000011111000101000000000000000
001000000000000000000000000000010000101000000000000100
000000000000000000000010100000001111000000110010000000
000000000000001101000100000000011011000000110000000000
000000000000000000000000000011011000101000000000000000
001000000000000000000000000000110000101000000000000001
000000000000000101000000010011101111000110100000000000
001000000000000000100010101111111011001111110000000000
000000000000000000000010111000001000011100000000000100
001000000000001101000110100001011101101100000000000000
000000000000000101000000010000011011110000000000000000
001000000000000000100010100000001100110000000000000001
000000000000000000000110101111101110100010110000000100
001000000000000000000010110001111101101001110000000001
000000000000000000000000010101101100101000000000000010
001000000000000000000010100000000000101000000000000001

.logic_tile 8 5
010000000000000000000010101011111111000100000000000000
001000000000000101000000000011111110000000000000000000
000000000000000101000010100001001011100000000000000000
000000000000100000000110111001001001000000000000000000
000000000000000101000010100011111111100000000000000000
001000000000001001000100001101001011000000000000000000
000000000000000000000010101111101111100000000000000000
001000000000001101000010100111101010000000000000000000
000000000000001101100000000111001100010100000000000000
001000000000000001000000001111000000000000000000000000
000000000000001001100110111011000001100000010000000000
001000000000000101000010100101001000000000000000000000
000000000000001001100110100011111011100000000000000000
001000000000000101000000000001011001000000000000000000
000000000000001101100110010011111111000010000000000000
001000000000000001000010100101101101000000000000000000

.logic_tile 9 5
110000000000000000000000000111001000001100111100000000
001000000000000000000000000000000000110011000000010000
011000000000000001100000010000001000001100111100000000
000000000000000000000010000000001100110011000000000000
110000000000000000000110010101001000001100111100000000
101000000000000000000010000000100000110011000000000000
000000000000000000000000000101001000001100111100000000
001000000010000000000000000000100000110011000000000000
000000000000000001100000000111101000001100111100000000
001000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
001000001000000000000000000000001000110011000000000000
000000000000001000000000000000001001001100111100000000
001000000000000001000000000000001001110011000000000000
010000000000001000000110000111101000001100111100000000
101000000000000001000000000000100000110011000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
100000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
011010000000000000000000000111001000001100111100000000
000001000000000000000000000000000000110011000000000000
010000000000000000000110010101001000001100111100000000
000000000000000000000110000000100000110011000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000001011000000110011000000000000
000000000000000000000110000000000001010000100000000000
000000000000000101000000000011001110100000010000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001100000000101001100000000000000000000
000000000000000000000000001101111110000010000000000010
010000000001010101100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 6
000000000000001101000000010101011101000110000000000000
000000000000000001100010010111101100001101000000000000
000000000000001000000110001001101000100000000000000000
000000000000000001000010111001011010000000000000000001
000000000000001000000000000111111010000001010000000000
000000000000001001000010110001100000000000000000000000
000000000000001000000000001000011100000010000000000100
000000000000000101000000000101001110000001000000000000
000000000000001000000000001111101111110111110000000000
000000000000000101000000000111001101100111010000000000
000000000000001101000000000011111001000000000010000000
000000000000000101000010100001111110001000000000000101
000000000000000101000000001111101110101011110000000000
000000000000000101000000001011001100011111100000000010
000000000000000101100000011011111110010111110000000001
000000000000000101000010100111101110011111100000000000

.logic_tile 6 6
000000000000100101000000000111101101000000000000000000
000000000001000000100000001011101010000000100000000000
000000000000000101100000000000011010001100000000000001
000000000000000000000010110000001111001100000000100001
000000000000000000000000000001101110101000000000000000
000000000000001101000000000000000000101000000000000000
000000000000000101000000001011011010000010000010000001
000000000000001101100000001111101100000000000000000100
000000000001010101000000001101101101000000000010000001
000000000000000000100010111001001101000000010010000001
000000000000010000000000000011111010000100000000000000
000000000000100000000010110011101111000000000000000000
000000000000000001100000001001001010010111100000000000
000000000000001101000010110111001110001011100000000000
000000000000001101100000001011011011111000000000000001
000000000000000001000010110111101000010000000000000010

.logic_tile 7 6
000000000000000101100000000101111111110110110000000000
000000000000000101000000000111001110111010110000000000
000000000000000101100110100111000000100000010000000000
000000000000100000000010110000001000100000010000100000
000000000000000000000000001001111010000000000000000000
000000000000000000000010101101111111010000000000000000
000000000000001000000111110001000001000110000000000000
000000000000000101000010000011001100000000000000000000
000000000000000001100000000111111001010000000000000000
000000000000000000000000000000101100010000000001000000
000000000000000001100000001011100000101001010000000000
000000000000001101100000001111000000000000000000000000
000000000000001101000110001111001011000000000000000000
000000000000000001100000001111011001000001000000000000
000000000000000101000110001011100000000000000000000000
000000000000000001100110111111000000010110100000000000

.logic_tile 8 6
000000000000001000000110010011001110000000000000000000
000000000000000001000110011001111100001000000000000000
000000000000000000000010100011001110000000000000000000
000001000000000000000000001101111001000000100000000000
000000000000000001100010010011111111100000000000000000
000000000000000001000010011101001011000000000000000000
000000000000000000000010100001000000100000010000000000
000000000000000000000111100111001100000000000000000000
000000000000000101100110111011111111000010000000000000
000000000000000101000010100111111100000000000000000000
000000000000001001100110101000001011100000000000000000
000000000000000101000000001001001011010000000000000000
000000000000001000000110110111001010000000100000000000
000000000000000101000010100011001010000000000000000000
000000000000001101100000010111001000000000000000000000
000000000000000001000010100111111010010000000000000000

.logic_tile 9 6
100000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
011000000000001000000110000101001000001100111100100000
000000000000000001000000000000000000110011000000000000
110000000000000001100110000111001000001100111100100000
100000000000000000000000000000100000110011000000000000
000000000000000001100000010101001000001100111100000000
000000000010000000000010000000100000110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000100000110011000000000000
010000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000111000011101001011011011101000000000000
000000000000000000000110011001001110000110000000000000
000000000000000001100010110111101111001000000000000000
000000000000001101100111111001111111000000000000000000
000000000000000111100010100001101001010000000000000000
000000000000001101100111111101111000000000000010000000
000000000000001000000000011101011101000110100000000000
000000000000001001000010010011001000000000000000000000
000000000000000101100011110000001010000010100000000000
000000000000000101000010101011010000000001010010000000
000000000001011001100000000000000000100000010000000000
000000000000100001000000000111001101010000100010000001
000000000000001000000110000011011010101101010000000000
000000000000000101000000000000011100101101010000000000
000000000000000011100110000001000001000000000000000000
000000000000000000100011100101101001001001000000000000

.logic_tile 5 7
100001000000000101000111001111000000101001010000000000
000010100000001001000010100111100000000000000000000000
011000000000000101000110011001011011110110100100000000
000000000000000101000010101011011000101001010000000000
110000000000000101100110010101111001110111110110100000
010000000000000001000011010101011010101011111000000001
000000000000001111100010000001100000100000010000000000
000000000000001001100010110000001010100000010000000100
000000000000000001000010111101101100100000000000000000
000000000000000001000111111111101011000000000000000000
000000000000001000000010000001011000101000000000000000
000000001100000001000100000001110000000000000000000001
000000000000000000000111110101011111011111110100000000
000000000000000000000110000000101111011111110000000000
110000000000000101100110100111001100100000000000000000
010000000000001101000000001011101001101000000000000000

.logic_tile 6 7
100000000000001101100110010001011101000000000000000000
000000000000001001000110101001001001000010000010000000
011000000000001000000000010011111001000100000000000000
000000000000000101000010100001111110000000000000000101
110000000000101011100110000101111111000000000000000000
110000000000001001000000000001011010010000000000000000
000000000000001011100010110000000001001001000000000000
000000000000001001100011001011001101000110000000000000
000000000000001001100110110000000000011111100110000001
000000000000000101100010001011001100101111010000000000
000001001100000001100010010101111100000000000110000001
000010000000001111000010001001101111010000001000100000
000000000000000000000111110101101100101111110101000000
000000000000000000000110100101101011111111110000100010
010000000000001000000110110111101010101000000000000000
010000000000000001000010010101110000000000000000000000

.logic_tile 7 7
000000000000100000000010100011111001000000000000000000
000000000001000000000100000011111100000010000000000000
000000000000000111000111000101101110111100100000000000
000000000000000101100100001001111010101000010000000001
000000000000101000000110000001111111000010000000000000
000000000001011011000010101111011111000000000000000000
000000000010001101000010100011000001000110000000000000
000000000000000001000100000000101010000110000001000000
000000000000000001100011111011001110101000000000000000
000000000000001111100010010101010000000000000000000000
000001000000001000000111110001101010101001110000000000
000000100000000001000110001011011011100110110000000000
000000001100000000000010000111001110101000000000000100
000000000000000001000010110000010000101000000000000000
000000100000000000000010000000011101000011000000000000
000001001010010000000010110000011111000011000010000000

.logic_tile 8 7
000000000000000001100011101111111010110000000000000000
000000000000000011100110101111001111001000000000000000
000000000000001111000111101000011110001000000000000000
000000000000000101000100001001001110000100000000000001
000001000000001011100000000001101000010111100000000000
000010000000001001000000000001111100111111010000000001
000000000000000101100111100011111011010000000000000000
000000000000001001000000000000001000010000000000000000
000000000000000000000000000000000001010000100000000000
000000000000001111000000001001001000100000010000000100
000000000000001111000000000101100000000000000000000000
000000000000000001100000001111100000010110100001000000
000010000000000000000010111011100000010110100000000000
000001000000001101000110000001001001000110000000000000
000000000000000001100010100101000000100000010000000000
000001000000001101100100000101001000000000000000000000

.logic_tile 9 7
100000000000000000000000000000001000001100110100100000
000000000000000000000000000011000000110011000000010000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000100000000000000
000010000000000000
000011010000000001
000000000000001110
000000000000111100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000011010000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
100000000000000111100111110111111100000000010000000001
000000000000000101100110010111101001000000000010000000
011000000000000011100000000001011111011111110101000000
000000000000000000100000001111001000111111110000000000
000000000000001001100000000001001010010011100000000000
000000001000001001100010000000111001010011100000000000
000000000000000001100000010000001111100000000000000000
000000000000000000000010010101001111010000000000000001
000000000000000000000000000001001001000111000010000000
000000000000000000000000000000011010000111000000000000
000000000000000111000000010011101110101000000000000000
000000000000000000000010000001100000000000000010000000
000000000000001101100000000101100000010000100000000000
000000000000000101000010010000101010010000100000000000
000000000000000101100000010000011100110000000000000000
000000000000000000000010000000011110110000000000000000

.logic_tile 5 8
000000000000000101000000001001111010000010000010000000
000000000000001101000010101001001001000000000000000000
000000000000001001100010111000011000000010100000000000
000000000000000101100110010101010000000001010000000010
000000000000001000000000010011011110011111110000000000
000000000000001001000010100001111101111111110010000000
000000000000001001000010001001011001001000000000000000
000000000000001001000010100101111000000000000000000000
000000000000001000000010011101000001100000010000000000
000000000000000001000010110111101011000000000000000000
000000000000000000000000000001111100010111100000000000
000000000000000000000010000000111010010111100000000000
000000000000000000000110001001101011100000000000000000
000000000000000000000000000101111000000000000000000000
000000000000000001100000011111001100100110110000000000
000000000000000000000010011101101000011111110010000000

.logic_tile 6 8
000010000000000101000000000101101101010100000000000000
000001000000000000000000000101001110000100000000000000
000000000000000011100110100011101011000000000000000000
000000000000001101000010110111011000100000000000000000
000000000000001001100110010000011110001100000000000000
000000000000000001000111010000011110001100000000000000
000000000000001000000111011101101011101111110000000000
000000000000001011000111101011111000001001010010000000
000000000000001001000000010101101010010110110000000000
000000000000001001000011100000111101010110110000000000
000000000000000001100110000001111001000000000000000100
000000000000001101100000000101011110000100000000000001
000000000000000001100000000001000000101001010010000000
000000000000001111100000000011000000000000000000000000
000000000000001001100000011000000001011111100000000000
000000000000000001100010011001001100101111010000000010

.logic_tile 7 8
100000001110000001100110001101100000101001010000000000
000000000000000000000000001111000000000000000000000000
011000000000000000000000011000001111001001010000000000
000000000000000000000010001101001110000110100000000000
000000000000000000000000001001011011000101000000000000
000000000000000000000000001111101101000001000000000000
000000000010001011100000010101111110000001010100000001
000000000000000001000010010001000000000000000000000101
000001000000000000000111000001001101000000010100000001
000010100000000000000000000000011010000000010000000001
000000000000001000000000010011111000001111110000000000
000010000000001001000011101001011110101111110000000000
000000000000001101000000001101111111001001010000000000
000000000000001001100000000011011111010100110000000000
000000000000000111000110011101111110000001010100000101
000000000000001111000010011101010000000000000000000000

.logic_tile 8 8
100000000000000000000111101011000000010000100100000000
000000000000000101000110100101101100000110000000000000
011000000000000101000000000101111111010000110000000000
000000000000001001000000000000011010010000110000000000
010000000000011000000010110101000000000110000000000000
110000000000100011000010100000101000000110000000000000
000000000000001001100000001001001111000001000000000000
000000000000000111000000000111101111000011000001000000
000000000000001000000110000101011000010100000000000000
000000000000000001000000000000000000010100000000000000
000000000000001001100000001101100001000110000100000100
000000000000000001000000001111001000010110100000000000
000000000000000001100000001101000001101001010000000000
000000000000000000000000000101001111001001000000000000
110000000000000000000010111001111110000000000000000000
010000000000000101000010000011011001100000000000000000

.logic_tile 9 8
100000000000001000000110110001100000000000001000000000
000000000000000101000010000000000000000000000000001000
011000000000001101100000000001000000000000001000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000110100000001000000100101100000000
110000000000000000000000001101001001001000010000000000
000000000000000000000000010000001000000100101100000000
000000000000000000000010001001001101001000010000000000
000000000000000000000110000111101000010100001100000000
000000000000000000000000001101000000000001010000000000
000000000000000001100110000000001001000100101100000000
000000000000000000000000001001001100001000010000000000
000000000000000000000110000101101000010100001100000000
000000000000000000000100001101100000000001010000000000
010000100000001000000000000101001001000100100100000000
010000000000000001000000000000101101000100100000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000001000000000000111000000000000001000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000010101001000001100111100000000
100000000000000000000010000000100000110011000000000100
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000100
000000000000000000000110000000001001001100111100000100
000000000000000000000000000000001000110011000000000000
000000000000000001100000010000001001001100111100000100
000000000000000000000010000000001100110011000000000000
000000000000000001000000010000001001001100111100000000
000000000000000000100011110000001101110011000000000001
000000000000000000000000000101101000001100111100000100
000000000000000000000000000000100000110011000000000000

.logic_tile 2 9
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001001100110000101001110000011111000000000
000000000000000001000000000000000000000011110000000000
000000000000000001100110110000001010000011111000000000
000000000000000000000010100000011101000011110000000000
000000000000101101100110110111001010000011111000000000
000000000001000101000010100000110000000011110000000000
000000000000000000000000010000011011000011111000000000
000000000000000000000010000000001000000011110000000000
000000001100000000000011110000011011000011111000000000
000000000000000000000010000000001000000011110000000000
000000000000000111000110000000011011000011111000000000
000000000000000000000000000000011101000011110000000000
000000000000000000000000000000011011000011111000000000
000000000000000000000000000000011001000011110000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000001100000000001011011011111110000100000
000000000000000000100000000000011001011111110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
100000000000001000000010011101000000001001000000000000
000000000000000001000110001101001101000000000000000000
011000000000000000000000001001011001100000000000000000
000000000000001101000000001101001010000000000000100000
010000000000001000000000010101011100101000000000000000
010000000000000101000011000111100000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000101000011010000000000000000000000000000
000000000000001000000110001000001010101000000000000000
000000000000001001000110001101000000010100000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000100000000000001001000000000000100010
000000001110000101100010100000000000100000010000000011
000000000000000000000100000011001111010000100000000000
000000000000000000000000000011011010010100000000000000
000000000000000000000000001011010000000000000000000010

.logic_tile 6 9
100001000000001001100011111101011001111110100100000000
000010100000000001000010001011001110111101000000000000
011000000000001101000110010001001000010100000000100001
000000000000001001100110001011010000000000000000000000
000000000000000000000110000000011001100000000000000001
000000000000000101000100001101011000010000000000000000
000000000000000000000111100011111001110000110100000000
000000000000001101000110100101011010100000110000000000
000000000000000000000110000001001110010100000000000000
000000000000000000000000000000010000010100000000000000
000000000000001000000000000101101110010100100000000000
000000000000000001000010110111101001000000000000000000
000000000000000001100000011111101110000011110000000000
000000000000001111000010011101100000000001010000000000
000000000000000001100000001101011001000000100000000000
000000000000000000000010001001101011000000110000000000

.logic_tile 7 9
000000001100000001100111001101100000100110010000000000
000000000000000101000110011101001101010110100000000000
000000000000001111100110110001101010000001010000000000
000000000000000011000010000111010000000000000000000000
000000000000001000000111001011111000000000010000000000
000000000000000001000010000101111111000000000000000000
000001000000000101000010100001101101011110110000000000
000000000000000101000000001101111010001101110000000000
000000000000100001000010000101001000000000000000000000
000000000001010000100010001001011011000100000000000000
000000000000001000000110000111111101000010100000000000
000000000000000001000000001011101010000000100000000000
000000000000001000000110001011011000001101000000000000
000000000000000101000000000001001011000100000000000000
000000000000000000000110100001011000001111000000000000
000000000000000000000000000011011000000111000000000000

.logic_tile 8 9
000000000000000001100000010011111110010100000000000000
000000000000000000000010101111100000010110100000000000
000001000000001000000010100011101011001001010000000000
000000000000000001000000001111011011101111110000000000
000000000000000000000110001011111110100010110000000000
000000000000000000000010100011011111111001110000000000
000000000000001000000010001111000001001111000000000000
000000000000000111000010100111101101000110000000000000
000000000000001000000010001001111011011110100000000000
000000000000000001000000001011101011101111110000000000
000000000000001001000110010001011000100000000000000000
000000000000000101000110001101101000000000000000000000
000000000000000000000110010111111011000110000000000000
000000000000000000000110001111001111111000100000000000
000000000000001000000110001011101100100000010000000000
000000000000001001000110100011001101101000010000000000

.logic_tile 9 9
100000000000000000000000000000001100000011110000000000
000000000000000000000010100000010000000011110010000000
011000000000000000000010100101001000000010000000000000
000000000000000000000010100000111110000010000000000000
000000000000000000000010111001111011000010000000000000
000000000000000000000010000101101001000000000000000000
000000000000000101000000000000000001000000100100000000
000000000000000101000000000000001110000000000000000000
000000000000000000000110011000001010100000000000000000
000000000000000000000010000111011110010000000000000000
000000000000000000000000001111001101110000100000000000
000000000000000000000000001111011110100000010000000000
000000000000001001100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001100000010001001010000000000000000000
000000000000000111100010010111111011000000100000000100

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000111110
000000000000011100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000000000
000001110000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000110000000001000001100111100000010
000000000000000000000000000000001100110011000000010000
111000000000000001100000000000001000001100111100000000
000000000000000000000000000000001100110011000000000001
010000000000000000000000000000001000001100111100000000
100000000000000000000000000000001101110011000000000100
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001001110011000000000100
000000000000001001100000010101101000001100111100000000
000000000000000001000010000000000000110011000000000100
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000001
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000001

.logic_tile 2 10
000000000000000000000110000111001010000011111000000000
000000000000000000000000000000000000000011110000010000
000000000000001000000000010111001010000011111000000000
000000000000000001000010000000000000000011110000000000
000000000000001101100110110111001010000011111000000000
000000000000000101000010100000110000000011110000000000
000000000000001101100110110000001010000011111000000000
000000000000000101000010100000011001000011110000000000
000000000000000000000000000000011011000011111000000000
000000000000000000000000000000001000000011110000000000
000000000000000001100110000000011011000011111000000000
000000000000000000000000000000001100000011110000000000
000000000000001001100000010000011011000011111000000000
000000000000000001000010000000011001000011110000000000
000000000000000000000000000000011011000011111000000000
000000000000000000000000000000011101000011110000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000111111110110000000
000000000000000000000000001111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
100000000000000000000010110000000001100000010000000000
000000000000000000000110011101001011010000100010000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000001100110000000000000010110100100000000
110000000000000000100000001011000000101001010000000000
000000000000000000000111000000000000000000000100000000
000000000000000000000100001001000000000010000000000000
000001001100000000000110110000000000001001000000000000
000000100000000001000010001001001100000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011001011000000010110100000000000
000000000000001001000000001001100000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000111000000101001010000000001

.logic_tile 6 10
000000000000000000000010100000000001000000001000000000
000000000000000101000000000000001011000000000000001000
000000000000000111000000000011011011001100111000000000
000000000000000000000000000000111000110011000000000010
000000000000000101000000000101101001001100111000000001
000000000000000000000000000000101010110011000000000000
000000000000000111000110010001001001001100111000000000
000000000000000000000010000000001000110011000000000000
000000000000000000000110011001001000001100110000000000
000000000000000000000010100101100000110011000000000000
000000000000001000000000000101011100000001110000000000
000000000000001001000010000000001101000001110000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000010001111000000101001010000000000

.logic_tile 7 10
000000000000000011100000000001011011001001010000000000
000000000000000101100000000101011011100000000000000000
000000000000000101000011110001011110101000000000000000
000000000000000000000011010000000000101000000000000000
000000000000000001000000010000000000010110100000000000
000000000000000001000011000101000000101001010000000000
000000000000000001100010010101101100000010000000000000
000000000000000111000011010011001110000000000000000000
000000000000100001100000000101101010000000000000000000
000000000001001111000000000111010000101000000000000000
000000000000000000000110001101111000100000000000000000
000000000000000000000000000101111010000000000000000000
000000000000011101100110001011111000010000000000000000
000000000000100001000000001111101111000000000000000000
000000000000000101100011101101011011100000000000000000
000000000000000000100100001101011001000000010000000000

.logic_tile 8 10
100000000000001111000010101111111010010110100000000000
000000000000000001000000000101000000101010100000000000
011000000000001101000111000001001110011101010000000000
000000000000000101000000001001011011101101010000000000
110000000000000111000110000001100001010110100000000000
010000000000000000000011100101101011010000100000000000
000000000000001111100111010011101110011111100000000000
000000000000001001100110101101011101111111100000000000
000000000000000000000111110111111011110000010000000000
000000000000000000000110101111001110110001110000000000
000000000000001000000000001101101110010000000000000000
000000000000000001000000001001111000101101110000000000
000000000000000000000010000001111011110111110100000000
000000000000000000000000001101011000111111110000000010
000000000000001001100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000001000000100000000000
000000000000000000000010100000001010000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000101000001010000100000000000
000000000000000000000000000101101001110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011010110100010000000000
000000000000000000000000000101111001111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
111000000000000001100000000000001000001100111100000000
000000000000000000000000000000001100110011000000000000
010000000000000000000000000111001000001100111100000000
100000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111100000100
000000000000000000000000000000001001110011000000000000
000000000000001001100000000111101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000110010000001001001100111100000001
000000000000000000000010000000001000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000000
000000000000001000000000000000001001001100110100000000
000000000000000001000000000000001101110011000000000000

.logic_tile 2 11
000000000000001000000000000000001010000011111000000000
000000000000000001000000000000001000000011110000010000
000000000000000001100000000111001010000011111000000000
000000000000001101000000000000000000000011110000000000
000000000000001101100110110000001010000011111000000000
000000000000000101000010100000011101000011110000000000
000000000000001101100110110111001011000011111000000000
000000000000000001000010100000111010000011110000000000
000000000000000000000000010101100001000010101000000101
000000000000000000000010000000001000000001010010000000
000000000000001000000000000011111011000011111000000000
000000000000000001000000000000001000000011110000000000
000000000000000001100110000111111011000011111000000000
000000000000000000000000000000111100000011110000000000
000000000000000000000110010111111010000011111000000000
000000000000000000000010000000110000000011110000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000011100111001111101101000010000000000000
001000000000000101000110100001011001000000000000000000
000000000000001011100010111001001011000000100000000000
000000000000001011000011011001001011000000000000000000
000000000000001101000111010001001100000010000000000000
001000000000000011000011001011001011000000000000000000
000000000000000001100111000111111110000010000000000000
001000000000000101000010100101101011000000000000000000
000000000000000101100010011101111100000010000000000000
001000000000000001000010101011001001000000000000000000
000000000000000101100110001101101100000010000000000000
001000000000000000100010000001101001000000000000000000
000000000000001001100110011111011100100000000000000000
001000000000000001000010000101111110000000000000000000
000000000000000001000010000111000000100000010000000000
001000000000000011000000000000101110100000010000000000

.logic_tile 2 12
010000000000000000000000000101101000011100000000000000
001000000000000000000000000000101011011100000000110000
111000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
010000000000000001100110010101000000001100110100100000
101000000000000000000010000101100000110011000000000000
000000000000000000000000011111101110001000000000000000
001000000000000000000010100111011111000000000000000000
000000000000000000000000000111100000010110100000000000
001000000000000000000000000000000000010110100000000000
000000000000000001100000000101000000010110100000000000
001000000000000000000000000000000000010110100000100000
000000000000000000000110010000000000000000000000000000
001000000000000000000110010000000000000000000000000000
000000000000001001100000000000000000000000000000000000
001000000000001001100000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000011100100010
000000001100010000
001100000100000000
000000000100000000
000000011000000000
000100001000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000101000010100111000000000010000000000000
110000000000001000000000001101000001100000010000000000
011000000000001001000000000001001001000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000001110000100000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000001010000011110000000000
011000000000000101000000000000000000000011110000000000
000000000000000000000000000000001010000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
111000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
110000000000000000000110000111001000001100111100000000
010000000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000000011111001100110100000000
000000000000001111000000000000011100110011000000000000
000000000000000000000000010111011101000000100010000000
000000000000000000000010001101101111000000000000000000
110000000000000000000110000111100000010110100100000000
010000000000000000000000000000100000010110100000000000

.logic_tile 2 14
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
111000000000000000000000000000000000001111000000000000
000000000000000000000000000000001010001111000010000000
110000000000001000000010100000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000001011111100110000000000
000000000000000000000000000000011011111100110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000100111000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]_$glb_sr
.sym 2 current_pixel_SB_DFFNESR_Q_E_$glb_ce
.sym 3 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]_$glb_sr
.sym 4 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 5 spi_clk$SB_IO_OUT_$glb_clk
.sym 7 clk$SB_IO_IN_$glb_clk
.sym 8 counter_send_interval_SB_DFFNESR_Q_E_$glb_ce
.sym 601 clk$SB_IO_IN
.sym 830 clk$SB_IO_IN
.sym 833 spi_dc$SB_IO_OUT
.sym 836 clk$SB_IO_IN
.sym 846 spi_dc$SB_IO_OUT
.sym 858 clk$SB_IO_IN
.sym 862 delay_counter[2]
.sym 863 delay_counter[3]
.sym 864 delay_counter[4]
.sym 865 delay_counter[5]
.sym 866 delay_counter[6]
.sym 867 delay_counter[7]
.sym 880 spi_dc$SB_IO_OUT
.sym 944 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 963 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 974 delay_counter[8]
.sym 975 delay_counter[9]
.sym 976 delay_counter[10]
.sym 977 delay_counter[11]
.sym 978 delay_counter[12]
.sym 979 delay_counter[13]
.sym 980 delay_counter[14]
.sym 981 delay_counter[15]
.sym 1028 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 1031 delay_counter[0]
.sym 1088 delay_counter[16]
.sym 1089 delay_counter[17]
.sym 1090 delay_counter[18]
.sym 1091 delay_counter[19]
.sym 1092 delay_counter[20]
.sym 1093 delay_counter[21]
.sym 1094 delay_counter[22]
.sym 1095 delay_counter[23]
.sym 1202 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 1203 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 1204 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 1205 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 1206 reset_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 1207 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 1208 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 1209 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 1317 reset$SB_IO_OUT
.sym 1318 reset_SB_DFFE_Q_E
.sym 1321 spi_clk$SB_IO_OUT
.sym 1403 reset$SB_IO_OUT
.sym 1408 spi_clk$SB_IO_OUT
.sym 1419 spi_clk$SB_IO_OUT
.sym 1423 reset$SB_IO_OUT
.sym 1432 clk_counter_tx[2]
.sym 1433 clk_counter_tx[3]
.sym 1435 clk_counter_tx[1]
.sym 1436 enable_SB_LUT4_I3_I2[0]
.sym 1437 clk_counter_tx[0]
.sym 1585 enable_SB_LUT4_I3_I2[0]
.sym 2244 delay_counter[19]
.sym 2785 delay_counter[8]
.sym 3045 delay_counter_SB_DFFE_Q_23_D[1]
.sym 3046 delay_counter_SB_DFFE_Q_23_D[2]
.sym 3047 delay_counter_SB_DFFE_Q_23_D[3]
.sym 3048 delay_counter_SB_DFFE_Q_23_D[4]
.sym 3049 delay_counter_SB_DFFE_Q_23_D[5]
.sym 3050 delay_counter_SB_DFFE_Q_23_D[6]
.sym 3051 delay_counter_SB_DFFE_Q_23_D[7]
.sym 3080 delay_counter[2]
.sym 3081 delay_counter[12]
.sym 3082 delay_counter[3]
.sym 3083 delay_counter[13]
.sym 3084 delay_counter[4]
.sym 3086 delay_counter[5]
.sym 3090 delay_counter[7]
.sym 3101 delay_counter[4]
.sym 3107 delay_counter[2]
.sym 3112 delay_counter[7]
.sym 3116 delay_counter[3]
.sym 3118 delay_counter[5]
.sym 3119 delay_counter[6]
.sym 3122 delay_counter[1]
.sym 3123 delay_counter[0]
.sym 3129 $nextpnr_ICESTORM_LC_4$O
.sym 3131 delay_counter[0]
.sym 3135 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 3137 delay_counter[1]
.sym 3141 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 3143 delay_counter[2]
.sym 3145 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 3147 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 3150 delay_counter[3]
.sym 3151 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 3153 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 3156 delay_counter[4]
.sym 3157 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 3159 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 3162 delay_counter[5]
.sym 3163 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 3165 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 3168 delay_counter[6]
.sym 3169 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 3171 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 3173 delay_counter[7]
.sym 3175 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 3176 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 3177 clk$SB_IO_IN_$glb_clk
.sym 3179 delay_counter_SB_DFFE_Q_23_D[8]
.sym 3180 delay_counter_SB_DFFE_Q_23_D[9]
.sym 3181 delay_counter_SB_DFFE_Q_23_D[10]
.sym 3182 delay_counter_SB_DFFE_Q_23_D[11]
.sym 3183 delay_counter_SB_DFFE_Q_23_D[12]
.sym 3184 delay_counter_SB_DFFE_Q_23_D[13]
.sym 3185 delay_counter_SB_DFFE_Q_23_D[14]
.sym 3186 delay_counter_SB_DFFE_Q_23_D[15]
.sym 3208 delay_counter[1]
.sym 3212 delay_counter[6]
.sym 3213 delay_counter[9]
.sym 3214 delay_counter_SB_DFFE_Q_23_D[0]
.sym 3215 delay_counter[10]
.sym 3217 delay_counter[11]
.sym 3227 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 3235 delay_counter[11]
.sym 3237 delay_counter[13]
.sym 3244 delay_counter[12]
.sym 3246 delay_counter[14]
.sym 3248 delay_counter[8]
.sym 3249 delay_counter[9]
.sym 3250 delay_counter[10]
.sym 3255 delay_counter[15]
.sym 3264 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 3267 delay_counter[8]
.sym 3268 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 3270 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 3273 delay_counter[9]
.sym 3274 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 3276 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 3279 delay_counter[10]
.sym 3280 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 3282 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 3285 delay_counter[11]
.sym 3286 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 3288 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 3290 delay_counter[12]
.sym 3292 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 3294 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 3297 delay_counter[13]
.sym 3298 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 3300 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 3302 delay_counter[14]
.sym 3304 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 3306 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 3309 delay_counter[15]
.sym 3310 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 3311 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 3312 clk$SB_IO_IN_$glb_clk
.sym 3314 delay_counter_SB_DFFE_Q_23_D[16]
.sym 3315 delay_counter_SB_DFFE_Q_23_D[17]
.sym 3316 delay_counter_SB_DFFE_Q_23_D[18]
.sym 3317 delay_counter_SB_DFFE_Q_23_D[19]
.sym 3318 $PACKER_VCC_NET
.sym 3319 delay_counter_SB_DFFE_Q_23_D[21]
.sym 3320 delay_counter_SB_DFFE_Q_23_D[22]
.sym 3321 delay_counter_SB_DFFE_Q_23_D[23]
.sym 3340 delay_counter[21]
.sym 3342 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 3344 delay_counter[0]
.sym 3347 delay_counter[14]
.sym 3349 delay_counter[15]
.sym 3362 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 3370 delay_counter[19]
.sym 3372 delay_counter[21]
.sym 3383 delay_counter[16]
.sym 3384 delay_counter[17]
.sym 3389 delay_counter[22]
.sym 3390 delay_counter[23]
.sym 3393 delay_counter[18]
.sym 3395 delay_counter[20]
.sym 3399 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 3402 delay_counter[16]
.sym 3403 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 3405 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 3408 delay_counter[17]
.sym 3409 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 3411 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 3413 delay_counter[18]
.sym 3415 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 3417 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 3420 delay_counter[19]
.sym 3421 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 3423 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 3425 delay_counter[20]
.sym 3427 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 3429 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 3432 delay_counter[21]
.sym 3433 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 3435 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 3438 delay_counter[22]
.sym 3439 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 3444 delay_counter[23]
.sym 3445 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 3446 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 3447 clk$SB_IO_IN_$glb_clk
.sym 3449 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 3450 delay_counter[0]
.sym 3451 delay_counter[1]
.sym 3452 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 3453 delay_counter_SB_DFFE_Q_23_D[20]
.sym 3454 delay_counter_SB_DFFE_Q_23_D[0]
.sym 3477 $PACKER_VCC_NET
.sym 3484 enable_SB_LUT4_I3_O
.sym 3502 delay_counter[16]
.sym 3503 delay_counter[2]
.sym 3504 delay_counter[18]
.sym 3505 delay_counter[7]
.sym 3506 delay_counter[10]
.sym 3507 delay_counter[4]
.sym 3508 delay_counter[11]
.sym 3509 delay_counter[23]
.sym 3510 delay_counter[12]
.sym 3511 delay_counter[17]
.sym 3512 delay_counter[13]
.sym 3513 delay_counter[3]
.sym 3514 delay_counter[20]
.sym 3515 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 3516 delay_counter[22]
.sym 3517 delay_counter[5]
.sym 3518 delay_counter[6]
.sym 3519 delay_counter[0]
.sym 3520 delay_counter[1]
.sym 3521 delay_counter[9]
.sym 3523 delay_counter[19]
.sym 3524 delay_counter[21]
.sym 3525 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 3526 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 3527 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 3528 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 3529 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 3530 delay_counter[8]
.sym 3531 delay_counter[14]
.sym 3533 delay_counter[15]
.sym 3535 delay_counter[10]
.sym 3536 delay_counter[8]
.sym 3537 delay_counter[11]
.sym 3538 delay_counter[9]
.sym 3541 delay_counter[23]
.sym 3542 delay_counter[16]
.sym 3543 delay_counter[22]
.sym 3544 delay_counter[17]
.sym 3547 delay_counter[1]
.sym 3548 delay_counter[2]
.sym 3549 delay_counter[3]
.sym 3550 delay_counter[0]
.sym 3553 delay_counter[12]
.sym 3554 delay_counter[15]
.sym 3555 delay_counter[13]
.sym 3556 delay_counter[14]
.sym 3559 delay_counter[21]
.sym 3560 delay_counter[20]
.sym 3561 delay_counter[18]
.sym 3562 delay_counter[19]
.sym 3565 delay_counter[4]
.sym 3566 delay_counter[5]
.sym 3567 delay_counter[7]
.sym 3568 delay_counter[6]
.sym 3571 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 3572 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 3573 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 3574 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 3578 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 3579 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 3586 enable_SB_DFFE_Q_E
.sym 3587 enable
.sym 3641 reset_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 3643 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 3645 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 3655 reset_SB_DFFE_Q_E
.sym 3661 $PACKER_VCC_NET
.sym 3662 spi_clk$SB_IO_OUT
.sym 3676 $PACKER_VCC_NET
.sym 3682 reset_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 3683 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 3684 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 3703 spi_clk$SB_IO_OUT
.sym 3716 reset_SB_DFFE_Q_E
.sym 3717 clk$SB_IO_IN_$glb_clk
.sym 3719 spi_clk_SB_LUT4_O_I3
.sym 3720 spi_clk$SB_IO_OUT
.sym 3724 enable_SB_LUT4_I3_O
.sym 3783 clk_counter_tx[3]
.sym 3790 enable_SB_LUT4_I3_O
.sym 3792 enable_SB_LUT4_I3_I2[0]
.sym 3793 clk_counter_tx[1]
.sym 3798 clk_counter_tx[2]
.sym 3803 clk_counter_tx[0]
.sym 3804 $nextpnr_ICESTORM_LC_1$O
.sym 3807 clk_counter_tx[0]
.sym 3810 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3813 clk_counter_tx[1]
.sym 3816 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3818 clk_counter_tx[2]
.sym 3820 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3824 clk_counter_tx[3]
.sym 3826 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3837 clk_counter_tx[1]
.sym 3838 clk_counter_tx[0]
.sym 3841 clk_counter_tx[3]
.sym 3842 clk_counter_tx[2]
.sym 3843 clk_counter_tx[0]
.sym 3844 clk_counter_tx[1]
.sym 3848 clk_counter_tx[0]
.sym 3851 enable_SB_LUT4_I3_O
.sym 3852 clk$SB_IO_IN_$glb_clk
.sym 3853 enable_SB_LUT4_I3_I2[0]
.sym 5159 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 5160 state_SB_DFFNESR_Q_E
.sym 5274 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[2]
.sym 5307 delay_counter_SB_DFFE_Q_23_D[4]
.sym 5308 delay_counter_SB_DFFE_Q_23_D[5]
.sym 5310 delay_counter_SB_DFFE_Q_23_D[7]
.sym 5312 delay_counter_SB_DFFE_Q_23_D[1]
.sym 5313 delay_counter[2]
.sym 5314 delay_counter[3]
.sym 5315 delay_counter[4]
.sym 5316 delay_counter[5]
.sym 5317 delay_counter[6]
.sym 5318 delay_counter[7]
.sym 5321 delay_counter_SB_DFFE_Q_23_D[2]
.sym 5325 delay_counter_SB_DFFE_Q_23_D[6]
.sym 5326 delay_counter_SB_DFFE_Q_23_D[0]
.sym 5328 delay_counter[1]
.sym 5330 delay_counter_SB_DFFE_Q_23_D[3]
.sym 5335 $nextpnr_ICESTORM_LC_5$O
.sym 5337 delay_counter_SB_DFFE_Q_23_D[0]
.sym 5341 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 5343 delay_counter_SB_DFFE_Q_23_D[1]
.sym 5345 delay_counter[1]
.sym 5347 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 5350 delay_counter_SB_DFFE_Q_23_D[2]
.sym 5351 delay_counter[2]
.sym 5353 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]
.sym 5355 delay_counter_SB_DFFE_Q_23_D[3]
.sym 5357 delay_counter[3]
.sym 5359 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[4]
.sym 5362 delay_counter_SB_DFFE_Q_23_D[4]
.sym 5363 delay_counter[4]
.sym 5365 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[5]
.sym 5368 delay_counter_SB_DFFE_Q_23_D[5]
.sym 5369 delay_counter[5]
.sym 5371 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[6]
.sym 5374 delay_counter_SB_DFFE_Q_23_D[6]
.sym 5375 delay_counter[6]
.sym 5377 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[7]
.sym 5380 delay_counter_SB_DFFE_Q_23_D[7]
.sym 5381 delay_counter[7]
.sym 5421 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[7]
.sym 5429 delay_counter_SB_DFFE_Q_23_D[11]
.sym 5430 delay_counter_SB_DFFE_Q_23_D[12]
.sym 5432 delay_counter_SB_DFFE_Q_23_D[14]
.sym 5434 delay_counter[8]
.sym 5435 delay_counter[9]
.sym 5436 delay_counter[10]
.sym 5437 delay_counter[11]
.sym 5438 delay_counter[12]
.sym 5439 delay_counter[13]
.sym 5440 delay_counter[14]
.sym 5441 delay_counter[15]
.sym 5447 delay_counter_SB_DFFE_Q_23_D[13]
.sym 5449 delay_counter_SB_DFFE_Q_23_D[15]
.sym 5450 delay_counter_SB_DFFE_Q_23_D[8]
.sym 5451 delay_counter_SB_DFFE_Q_23_D[9]
.sym 5452 delay_counter_SB_DFFE_Q_23_D[10]
.sym 5458 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[8]
.sym 5460 delay_counter_SB_DFFE_Q_23_D[8]
.sym 5462 delay_counter[8]
.sym 5464 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[9]
.sym 5466 delay_counter_SB_DFFE_Q_23_D[9]
.sym 5468 delay_counter[9]
.sym 5470 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[10]
.sym 5472 delay_counter_SB_DFFE_Q_23_D[10]
.sym 5474 delay_counter[10]
.sym 5476 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[11]
.sym 5479 delay_counter_SB_DFFE_Q_23_D[11]
.sym 5480 delay_counter[11]
.sym 5482 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[12]
.sym 5485 delay_counter_SB_DFFE_Q_23_D[12]
.sym 5486 delay_counter[12]
.sym 5488 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[13]
.sym 5491 delay_counter_SB_DFFE_Q_23_D[13]
.sym 5492 delay_counter[13]
.sym 5494 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[14]
.sym 5497 delay_counter_SB_DFFE_Q_23_D[14]
.sym 5498 delay_counter[14]
.sym 5500 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[15]
.sym 5503 delay_counter_SB_DFFE_Q_23_D[15]
.sym 5504 delay_counter[15]
.sym 5532 $PACKER_VCC_NET
.sym 5544 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[15]
.sym 5549 delay_counter_SB_DFFE_Q_23_D[16]
.sym 5553 delay_counter_SB_DFFE_Q_23_D[20]
.sym 5554 delay_counter_SB_DFFE_Q_23_D[21]
.sym 5557 delay_counter[16]
.sym 5558 delay_counter[17]
.sym 5559 delay_counter[18]
.sym 5560 delay_counter[19]
.sym 5561 $PACKER_VCC_NET
.sym 5562 delay_counter[21]
.sym 5563 delay_counter[22]
.sym 5564 delay_counter[23]
.sym 5567 delay_counter_SB_DFFE_Q_23_D[18]
.sym 5569 $PACKER_VCC_NET
.sym 5574 delay_counter_SB_DFFE_Q_23_D[17]
.sym 5576 delay_counter_SB_DFFE_Q_23_D[19]
.sym 5579 delay_counter_SB_DFFE_Q_23_D[22]
.sym 5580 delay_counter_SB_DFFE_Q_23_D[23]
.sym 5581 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[16]
.sym 5584 delay_counter_SB_DFFE_Q_23_D[16]
.sym 5585 delay_counter[16]
.sym 5587 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[17]
.sym 5589 delay_counter_SB_DFFE_Q_23_D[17]
.sym 5591 delay_counter[17]
.sym 5593 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[18]
.sym 5596 delay_counter_SB_DFFE_Q_23_D[18]
.sym 5597 delay_counter[18]
.sym 5599 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[19]
.sym 5601 delay_counter_SB_DFFE_Q_23_D[19]
.sym 5602 $PACKER_VCC_NET
.sym 5603 delay_counter[19]
.sym 5605 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[20]
.sym 5607 $PACKER_VCC_NET
.sym 5608 delay_counter_SB_DFFE_Q_23_D[20]
.sym 5611 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[21]
.sym 5613 $PACKER_VCC_NET
.sym 5614 delay_counter_SB_DFFE_Q_23_D[21]
.sym 5615 delay_counter[21]
.sym 5617 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_I3[22]
.sym 5619 delay_counter_SB_DFFE_Q_23_D[22]
.sym 5620 $PACKER_VCC_NET
.sym 5621 delay_counter[22]
.sym 5623 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 5625 delay_counter_SB_DFFE_Q_23_D[23]
.sym 5627 delay_counter[23]
.sym 5653 $PACKER_VCC_NET
.sym 5666 enable_SB_LUT4_I3_I2[0]
.sym 5667 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 5681 delay_counter[0]
.sym 5682 delay_counter[1]
.sym 5683 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 5686 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 5693 delay_counter_SB_DFFE_Q_23_D[0]
.sym 5698 delay_counter[18]
.sym 5699 delay_counter[19]
.sym 5700 delay_counter[20]
.sym 5701 delay_counter[21]
.sym 5706 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 5707 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 5708 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 5711 delay_counter_SB_DFFE_Q_23_D[0]
.sym 5717 delay_counter[0]
.sym 5718 delay_counter[1]
.sym 5723 delay_counter[20]
.sym 5724 delay_counter[21]
.sym 5725 delay_counter[18]
.sym 5726 delay_counter[19]
.sym 5730 delay_counter[20]
.sym 5736 delay_counter[0]
.sym 5751 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 5752 clk$SB_IO_IN_$glb_clk
.sym 5803 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 5804 $PACKER_VCC_NET
.sym 5813 enable_SB_DFFE_Q_E
.sym 5843 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 5849 $PACKER_VCC_NET
.sym 5874 enable_SB_DFFE_Q_E
.sym 5875 clk$SB_IO_IN_$glb_clk
.sym 5926 spi_clk_SB_LUT4_O_I3
.sym 5929 enable
.sym 5932 enable_SB_LUT4_I3_I2[0]
.sym 5935 spi_clk$SB_IO_OUT
.sym 5936 enable_SB_LUT4_I3_I2[0]
.sym 5952 spi_clk$SB_IO_OUT
.sym 5959 spi_clk_SB_LUT4_O_I3
.sym 5983 enable_SB_LUT4_I3_I2[0]
.sym 5984 enable
.sym 5997 enable_SB_LUT4_I3_I2[0]
.sym 5998 clk$SB_IO_IN_$glb_clk
.sym 6016 spi_clk$SB_IO_OUT
.sym 6664 current_pixel[2]
.sym 6665 current_pixel[3]
.sym 6666 current_pixel[4]
.sym 6667 current_pixel[5]
.sym 6668 current_pixel[6]
.sym 6669 current_pixel[7]
.sym 6764 current_pixel[8]
.sym 6765 current_pixel[9]
.sym 6766 current_pixel[10]
.sym 6767 current_pixel[11]
.sym 6768 current_pixel[12]
.sym 6769 current_pixel[13]
.sym 6770 current_pixel[14]
.sym 6771 current_pixel[15]
.sym 6866 current_pixel[16]
.sym 6867 current_pixel[17]
.sym 6868 current_pixel[18]
.sym 6869 current_pixel[19]
.sym 6870 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 6872 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 6925 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 6968 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 6969 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[3]
.sym 6970 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 6971 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 6972 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[1]
.sym 6973 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 6974 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 6975 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 7014 is_init_SB_LUT4_I0_1_I3[2]
.sym 7023 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[1]
.sym 7070 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 7071 spi_dc$SB_IO_OUT
.sym 7072 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3[0]
.sym 7073 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 7074 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[2]
.sym 7075 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 7076 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 7077 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 7115 is_init_SB_LUT4_I0_1_I1[2]
.sym 7118 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 7120 state_SB_DFFNESR_Q_E
.sym 7125 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 7131 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 7134 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 7172 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[1]
.sym 7220 is_init_SB_LUT4_I0_1_I1[2]
.sym 7222 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 7235 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 7275 advertise_pixel_consume_buffer
.sym 7277 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 7321 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 7421 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 8308 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 8439 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 8530 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 8531 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 8533 current_pixel[1]
.sym 8534 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 8535 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 8579 current_pixel[2]
.sym 8582 current_pixel[5]
.sym 8584 current_pixel[7]
.sym 8588 current_pixel[3]
.sym 8596 current_pixel[0]
.sym 8597 current_pixel[4]
.sym 8598 current_pixel[1]
.sym 8599 current_pixel[6]
.sym 8601 $nextpnr_ICESTORM_LC_2$O
.sym 8604 current_pixel[0]
.sym 8607 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 8609 current_pixel[1]
.sym 8613 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 8615 current_pixel[2]
.sym 8617 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 8619 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 8622 current_pixel[3]
.sym 8623 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 8625 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 8627 current_pixel[4]
.sym 8629 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 8631 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 8633 current_pixel[5]
.sym 8635 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 8637 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 8639 current_pixel[6]
.sym 8641 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 8643 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 8645 current_pixel[7]
.sym 8647 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 8648 current_pixel_SB_DFFNESR_Q_E_$glb_ce
.sym 8649 spi_clk$SB_IO_OUT_$glb_clk
.sym 8650 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]_$glb_sr
.sym 8651 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[2]
.sym 8652 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I3[2]
.sym 8653 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 8654 current_pixel[0]
.sym 8655 is_init_SB_LUT4_I0_O[1]
.sym 8657 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 8658 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 8676 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 8677 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 8680 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 8682 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 8686 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I3[2]
.sym 8687 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 8698 current_pixel[14]
.sym 8699 current_pixel[15]
.sym 8701 current_pixel[9]
.sym 8702 current_pixel[10]
.sym 8703 current_pixel[11]
.sym 8704 current_pixel[12]
.sym 8708 current_pixel[8]
.sym 8721 current_pixel[13]
.sym 8724 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 8727 current_pixel[8]
.sym 8728 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 8730 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 8732 current_pixel[9]
.sym 8734 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 8736 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 8738 current_pixel[10]
.sym 8740 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 8742 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 8744 current_pixel[11]
.sym 8746 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 8748 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 8750 current_pixel[12]
.sym 8752 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 8754 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 8756 current_pixel[13]
.sym 8758 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 8760 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 8763 current_pixel[14]
.sym 8764 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 8766 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 8769 current_pixel[15]
.sym 8770 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 8771 current_pixel_SB_DFFNESR_Q_E_$glb_ce
.sym 8772 spi_clk$SB_IO_OUT_$glb_clk
.sym 8773 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]_$glb_sr
.sym 8774 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 8775 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 8776 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 8777 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 8778 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 8779 is_init_SB_LUT4_I0_1_I3[2]
.sym 8780 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 8781 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 8790 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8801 is_init_SB_LUT4_I0_1_I3[2]
.sym 8810 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 8815 current_pixel[16]
.sym 8825 current_pixel[18]
.sym 8826 current_pixel[0]
.sym 8831 is_init_SB_LUT4_I0_I3[0]
.sym 8834 current_pixel[19]
.sym 8840 current_pixel[17]
.sym 8844 is_init_SB_LUT4_I0_1_I3[2]
.sym 8847 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 8850 current_pixel[16]
.sym 8851 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 8853 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 8855 current_pixel[17]
.sym 8857 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 8859 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 8861 current_pixel[18]
.sym 8863 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 8866 current_pixel[19]
.sym 8869 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 8872 is_init_SB_LUT4_I0_I3[0]
.sym 8874 is_init_SB_LUT4_I0_1_I3[2]
.sym 8884 current_pixel[0]
.sym 8885 current_pixel[18]
.sym 8886 current_pixel[17]
.sym 8887 current_pixel[19]
.sym 8894 current_pixel_SB_DFFNESR_Q_E_$glb_ce
.sym 8895 spi_clk$SB_IO_OUT_$glb_clk
.sym 8896 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]_$glb_sr
.sym 8897 is_init_SB_LUT4_I0_I3[0]
.sym 8898 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 8899 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 8900 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[3]
.sym 8901 state_SB_DFFNESR_Q_R
.sym 8902 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8903 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 8904 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[2]
.sym 8909 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 8916 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 8924 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 8926 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 8929 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 8932 is_init
.sym 8939 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 8940 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 8941 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 8942 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[2]
.sym 8943 is_init_SB_LUT4_I0_1_I3[2]
.sym 8944 is_init_SB_LUT4_I0_1_I1[2]
.sym 8945 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8946 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 8947 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 8948 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 8949 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 8950 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 8952 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 8954 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 8955 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 8956 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 8957 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 8958 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[1]
.sym 8959 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8962 is_init_SB_LUT4_I0_I3[0]
.sym 8965 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 8967 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 8968 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 8969 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 8971 is_init_SB_LUT4_I0_1_I1[2]
.sym 8972 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 8973 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 8974 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 8977 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 8978 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 8979 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 8980 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 8983 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 8984 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 8985 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[2]
.sym 8986 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 8989 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8990 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 8991 is_init_SB_LUT4_I0_1_I3[2]
.sym 8992 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[1]
.sym 8995 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 8998 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 9001 is_init_SB_LUT4_I0_I3[0]
.sym 9003 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 9008 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 9009 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 9010 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 9013 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 9014 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 9015 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 9020 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 9021 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 9022 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 9023 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 9024 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 9025 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1[3]
.sym 9026 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[1]
.sym 9027 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[2]
.sym 9028 state[3]
.sym 9032 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 9034 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 9036 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 9037 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 9038 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 9042 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[1]
.sym 9043 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 9046 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[3]
.sym 9050 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 9051 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 9061 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 9062 is_init_SB_LUT4_I0_1_I1[2]
.sym 9063 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 9064 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 9066 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[1]
.sym 9069 is_init_SB_LUT4_I0_I3[0]
.sym 9070 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 9071 is_init_SB_LUT4_I0_1_I3[2]
.sym 9074 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 9075 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 9082 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 9083 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 9085 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 9086 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 9087 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 9090 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1[3]
.sym 9091 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 9094 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 9095 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 9096 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 9097 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 9100 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 9101 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 9102 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[1]
.sym 9103 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1[3]
.sym 9107 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 9108 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 9109 is_init_SB_LUT4_I0_1_I3[2]
.sym 9112 is_init_SB_LUT4_I0_I3[0]
.sym 9114 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 9115 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 9119 is_init_SB_LUT4_I0_1_I1[2]
.sym 9120 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 9121 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 9124 is_init_SB_LUT4_I0_1_I1[2]
.sym 9125 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 9127 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 9131 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 9132 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 9138 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 9139 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 9141 spi_clk$SB_IO_OUT_$glb_clk
.sym 9143 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 9144 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 9145 is_init_SB_DFFNE_Q_E
.sym 9147 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 9148 is_init
.sym 9149 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[2]
.sym 9150 is_init_SB_LUT4_I0_1_I3[3]
.sym 9155 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 9157 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 9160 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[2]
.sym 9161 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 9162 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 9170 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 9173 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 9185 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 9190 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 9198 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 9218 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 9219 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 9220 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 9266 pixel_display_SB_LUT4_I3_O[0]
.sym 9268 advertise_pixel_consume
.sym 9269 pixel_display[0]
.sym 9270 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 9272 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 9273 current_pixel_SB_DFFNESR_Q_E
.sym 9278 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 9332 advertise_pixel_consume_buffer
.sym 9333 advertise_pixel_consume
.sym 9346 advertise_pixel_consume
.sym 9358 advertise_pixel_consume
.sym 9359 advertise_pixel_consume_buffer
.sym 9387 clk$SB_IO_IN_$glb_clk
.sym 9392 buffer_pixel_write[0]
.sym 10243 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 10261 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 10415 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 10647 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[2]
.sym 10663 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 10669 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 10679 current_pixel[2]
.sym 10680 current_pixel[3]
.sym 10681 current_pixel[4]
.sym 10682 current_pixel[1]
.sym 10683 current_pixel[6]
.sym 10687 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 10688 current_pixel[0]
.sym 10690 current_pixel[5]
.sym 10691 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 10692 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 10695 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 10701 current_pixel[8]
.sym 10703 current_pixel[10]
.sym 10706 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 10707 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 10722 current_pixel[4]
.sym 10723 current_pixel[3]
.sym 10724 current_pixel[2]
.sym 10725 current_pixel[1]
.sym 10728 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 10729 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 10730 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 10740 current_pixel[1]
.sym 10743 current_pixel[0]
.sym 10746 current_pixel[5]
.sym 10747 current_pixel[10]
.sym 10748 current_pixel[6]
.sym 10749 current_pixel[8]
.sym 10753 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 10754 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 10755 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 10756 current_pixel_SB_DFFNESR_Q_E_$glb_ce
.sym 10757 spi_clk$SB_IO_OUT_$glb_clk
.sym 10758 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]_$glb_sr
.sym 10759 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 10760 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 10761 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 10762 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 10763 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 10764 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 10765 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 10766 is_init_SB_LUT4_I0_O[0]
.sym 10783 is_init_SB_LUT4_I0_O[1]
.sym 10784 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 10789 is_init_SB_LUT4_I0_1_I1[2]
.sym 10790 is_init_SB_LUT4_I0_O[0]
.sym 10791 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[2]
.sym 10792 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 10794 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 10803 current_pixel[11]
.sym 10804 is_init_SB_LUT4_I0_O[1]
.sym 10805 is_init_SB_LUT4_I0_1_I3[2]
.sym 10807 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 10809 current_pixel[9]
.sym 10810 is_init
.sym 10812 current_pixel[12]
.sym 10813 current_pixel[13]
.sym 10814 current_pixel[14]
.sym 10815 current_pixel[15]
.sym 10816 current_pixel[16]
.sym 10818 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 10819 current_pixel[0]
.sym 10820 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 10823 current_pixel[7]
.sym 10824 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 10826 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 10828 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 10830 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10831 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 10834 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10835 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 10836 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 10839 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10840 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 10841 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 10842 is_init_SB_LUT4_I0_O[1]
.sym 10845 current_pixel[16]
.sym 10846 current_pixel[14]
.sym 10847 current_pixel[15]
.sym 10848 current_pixel[11]
.sym 10853 current_pixel[0]
.sym 10857 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 10858 is_init
.sym 10859 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 10860 is_init_SB_LUT4_I0_1_I3[2]
.sym 10869 current_pixel[13]
.sym 10870 current_pixel[7]
.sym 10871 current_pixel[9]
.sym 10872 current_pixel[12]
.sym 10875 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 10877 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 10879 current_pixel_SB_DFFNESR_Q_E_$glb_ce
.sym 10880 spi_clk$SB_IO_OUT_$glb_clk
.sym 10881 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]_$glb_sr
.sym 10882 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 10883 is_init_SB_LUT4_I0_1_I1[2]
.sym 10884 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 10885 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 10886 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 10887 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 10888 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10889 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 10896 is_init
.sym 10897 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 10903 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 10905 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 10906 state[3]
.sym 10907 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[2]
.sym 10908 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 10910 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 10912 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 10916 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 10917 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 10923 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 10924 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 10925 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 10927 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 10929 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 10930 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 10931 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 10933 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 10935 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10939 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 10943 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 10944 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 10945 state[3]
.sym 10947 is_init_SB_LUT4_I0_1_I1[1]
.sym 10948 is_init_SB_LUT4_I0_1_I1[3]
.sym 10951 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 10952 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 10953 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10956 is_init_SB_LUT4_I0_1_I1[3]
.sym 10957 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 10958 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 10959 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 10962 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 10963 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 10964 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 10965 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 10968 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 10969 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 10971 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10974 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 10976 is_init_SB_LUT4_I0_1_I1[1]
.sym 10977 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 10980 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 10981 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 10982 state[3]
.sym 10983 is_init_SB_LUT4_I0_1_I1[1]
.sym 10986 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 10987 state[3]
.sym 10988 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 10989 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 10992 state[3]
.sym 10993 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 10994 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 10995 is_init_SB_LUT4_I0_1_I1[1]
.sym 10998 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 10999 state[3]
.sym 11000 is_init_SB_LUT4_I0_1_I1[1]
.sym 11001 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 11005 is_init_SB_LUT4_I0_1_I1[1]
.sym 11006 is_init_SB_LUT4_I0_1_I1[3]
.sym 11007 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 11008 is_init_SB_LUT4_I0_O[2]
.sym 11009 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 11010 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 11011 state[3]
.sym 11012 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[0]
.sym 11020 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 11029 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 11031 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 11032 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 11036 is_init_SB_LUT4_I0_1_I3[2]
.sym 11039 is_init
.sym 11040 is_init_SB_LUT4_I0_1_I1[3]
.sym 11046 is_init
.sym 11047 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 11048 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 11049 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 11050 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 11051 is_init_SB_LUT4_I0_1_I3[2]
.sym 11052 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 11053 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[2]
.sym 11054 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 11055 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[3]
.sym 11056 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I3[2]
.sym 11057 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[3]
.sym 11058 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 11059 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[1]
.sym 11060 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[1]
.sym 11061 is_init_SB_LUT4_I0_1_I1[2]
.sym 11062 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 11063 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[2]
.sym 11064 state_SB_DFFNESR_Q_E
.sym 11065 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 11066 state_SB_DFFNESR_Q_R
.sym 11069 is_init_SB_LUT4_I0_1_I3[3]
.sym 11072 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 11073 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 11074 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[2]
.sym 11075 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 11077 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[0]
.sym 11079 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 11080 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 11085 is_init_SB_LUT4_I0_1_I3[3]
.sym 11086 is_init
.sym 11087 is_init_SB_LUT4_I0_1_I3[2]
.sym 11088 is_init_SB_LUT4_I0_1_I1[2]
.sym 11091 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[3]
.sym 11092 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 11093 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[1]
.sym 11094 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[2]
.sym 11098 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 11099 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 11103 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[0]
.sym 11104 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[1]
.sym 11105 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[3]
.sym 11106 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[2]
.sym 11109 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 11110 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 11112 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 11116 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I3[2]
.sym 11117 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[0]
.sym 11118 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[2]
.sym 11121 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 11122 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 11123 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 11124 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 11125 state_SB_DFFNESR_Q_E
.sym 11126 spi_clk$SB_IO_OUT_$glb_clk
.sym 11127 state_SB_DFFNESR_Q_R
.sym 11128 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 11129 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 11130 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 11131 counter_send_interval_SB_DFFNESR_Q_E
.sym 11132 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 11133 state_SB_DFFNESR_Q_E
.sym 11134 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 11135 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]
.sym 11140 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 11149 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 11153 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 11155 is_init_SB_LUT4_I0_1_I3[3]
.sym 11159 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 11161 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 11169 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 11170 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 11171 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 11173 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[2]
.sym 11174 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 11175 state[3]
.sym 11176 is_init_SB_LUT4_I0_1_I3[3]
.sym 11177 is_init_SB_LUT4_I0_1_I1[1]
.sym 11179 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3[0]
.sym 11181 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 11182 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 11183 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 11184 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 11185 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 11187 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 11188 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 11191 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 11196 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 11198 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1[3]
.sym 11199 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 11202 state[3]
.sym 11203 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 11204 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 11205 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 11208 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 11211 state[3]
.sym 11214 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 11215 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 11216 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 11217 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 11220 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 11221 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 11222 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 11223 state[3]
.sym 11226 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1[3]
.sym 11227 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3[0]
.sym 11228 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 11233 state[3]
.sym 11234 is_init_SB_LUT4_I0_1_I1[1]
.sym 11235 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 11238 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 11239 is_init_SB_LUT4_I0_1_I3[3]
.sym 11240 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[2]
.sym 11241 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3[0]
.sym 11244 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 11245 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 11246 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 11247 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 11251 current_byte_pos[3]
.sym 11252 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 11253 spi_mosi_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 11254 current_byte_pos[4]
.sym 11255 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 11256 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 11257 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 11258 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 11268 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 11269 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 11279 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[2]
.sym 11281 state_SB_DFFNESR_Q_E
.sym 11284 $PACKER_VCC_NET
.sym 11292 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 11294 is_init_SB_DFFNE_Q_E
.sym 11295 $PACKER_VCC_NET
.sym 11296 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 11300 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[1]
.sym 11302 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 11304 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 11306 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[3]
.sym 11307 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[2]
.sym 11308 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 11310 is_init_SB_LUT4_I0_1_I1[3]
.sym 11311 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 11313 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 11317 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 11319 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 11325 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[2]
.sym 11326 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[1]
.sym 11327 is_init_SB_LUT4_I0_1_I1[3]
.sym 11331 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[3]
.sym 11332 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 11333 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 11334 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 11337 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 11338 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 11340 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 11349 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[2]
.sym 11352 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[1]
.sym 11357 $PACKER_VCC_NET
.sym 11361 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 11363 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 11367 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 11368 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 11370 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[2]
.sym 11371 is_init_SB_DFFNE_Q_E
.sym 11372 spi_clk$SB_IO_OUT_$glb_clk
.sym 11375 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 11376 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[2]
.sym 11377 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[3]
.sym 11378 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 11379 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I1[3]
.sym 11380 current_byte_pos[2]
.sym 11381 current_byte_pos[0]
.sym 11388 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 11417 spi_mosi_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 11418 buffer_pixel_write[0]
.sym 11421 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[2]
.sym 11424 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 11426 pixel_display[0]
.sym 11430 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 11431 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 11433 advertise_pixel_consume
.sym 11434 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[3]
.sym 11439 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[1]
.sym 11442 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[2]
.sym 11448 pixel_display[0]
.sym 11450 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 11460 advertise_pixel_consume
.sym 11466 buffer_pixel_write[0]
.sym 11472 spi_mosi_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 11474 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 11484 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[2]
.sym 11485 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[3]
.sym 11490 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[1]
.sym 11491 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 11494 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[2]
.sym 11495 spi_clk$SB_IO_OUT_$glb_clk
.sym 11509 pixel_display_SB_LUT4_I3_O[0]
.sym 11517 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 11518 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 11532 current_pixel_SB_DFFNESR_Q_E
.sym 11559 $PACKER_VCC_NET
.sym 11591 $PACKER_VCC_NET
.sym 11618 clk$SB_IO_IN_$glb_clk
.sym 12013 current_pixel_SB_DFFNESR_Q_E
.sym 12139 spi_clk$SB_IO_OUT
.sym 12868 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12869 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 12870 spi_mosi_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 12871 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 12872 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_I3[2]
.sym 12873 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 12874 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 12875 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 12895 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 12898 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 12899 is_init_SB_LUT4_I0_1_I1[2]
.sym 12901 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 12902 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 12903 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 12909 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 12912 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 12913 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 12914 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 12915 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 12927 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 12929 state[3]
.sym 12930 is_init_SB_LUT4_I0_1_I1[0]
.sym 12931 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 12932 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 12937 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 12938 is_init_SB_LUT4_I0_1_I3[2]
.sym 12943 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 12944 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 12945 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 12949 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 12951 state[3]
.sym 12954 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 12955 is_init_SB_LUT4_I0_1_I1[0]
.sym 12957 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 12960 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 12961 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 12963 is_init_SB_LUT4_I0_1_I3[2]
.sym 12966 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 12967 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 12972 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 12973 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 12978 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 12980 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 12984 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 12985 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 12987 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 12991 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[3]
.sym 12992 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 12993 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 12994 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[1]
.sym 12995 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 12996 is_init_SB_LUT4_I0_1_I1[0]
.sym 12997 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[2]
.sym 12998 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13012 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 13015 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 13016 state[3]
.sym 13018 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 13019 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_I3[2]
.sym 13021 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 13023 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 13025 is_init_SB_LUT4_I0_1_I1[2]
.sym 13033 is_init_SB_LUT4_I0_1_I1[3]
.sym 13037 is_init_SB_LUT4_I0_1_I3[2]
.sym 13038 state[3]
.sym 13040 is_init_SB_LUT4_I0_1_I1[1]
.sym 13044 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 13045 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 13049 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 13050 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 13054 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 13056 is_init_SB_LUT4_I0_I3[0]
.sym 13057 is_init_SB_LUT4_I0_1_I1[2]
.sym 13058 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 13060 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 13061 is_init_SB_LUT4_I0_1_I1[0]
.sym 13062 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 13065 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 13066 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 13067 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 13068 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 13073 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 13074 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 13078 is_init_SB_LUT4_I0_1_I3[2]
.sym 13080 is_init_SB_LUT4_I0_I3[0]
.sym 13083 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 13084 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 13085 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 13086 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 13089 state[3]
.sym 13090 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 13091 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 13092 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 13095 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 13096 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 13097 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 13098 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 13101 is_init_SB_LUT4_I0_1_I1[0]
.sym 13102 is_init_SB_LUT4_I0_1_I1[3]
.sym 13103 is_init_SB_LUT4_I0_1_I1[2]
.sym 13104 is_init_SB_LUT4_I0_1_I1[1]
.sym 13107 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 13108 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 13109 is_init_SB_LUT4_I0_1_I3[2]
.sym 13110 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 13114 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[1]
.sym 13115 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[0]
.sym 13116 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 13117 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 13118 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[0]
.sym 13119 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13120 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 13121 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13130 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 13136 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 13138 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 13140 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 13141 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]
.sym 13143 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 13148 is_init_SB_LUT4_I0_1_I1[3]
.sym 13155 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[3]
.sym 13156 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 13157 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 13158 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[1]
.sym 13159 state_SB_DFFNESR_Q_R
.sym 13161 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 13163 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[3]
.sym 13164 is_init_SB_LUT4_I0_O[1]
.sym 13166 is_init_SB_LUT4_I0_O[2]
.sym 13167 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13168 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[2]
.sym 13169 is_init_SB_LUT4_I0_O[0]
.sym 13170 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 13171 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[1]
.sym 13172 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 13173 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 13174 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 13175 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 13176 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 13177 state[3]
.sym 13178 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 13181 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 13182 state_SB_DFFNESR_Q_E
.sym 13183 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 13185 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 13186 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13188 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 13189 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 13190 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 13191 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 13194 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 13195 state[3]
.sym 13196 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 13197 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 13200 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[3]
.sym 13201 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13202 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[2]
.sym 13203 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 13206 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 13208 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 13212 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 13214 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[1]
.sym 13218 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[1]
.sym 13219 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 13220 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 13221 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 13224 is_init_SB_LUT4_I0_O[1]
.sym 13225 is_init_SB_LUT4_I0_O[0]
.sym 13226 is_init_SB_LUT4_I0_O[2]
.sym 13227 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 13230 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[3]
.sym 13231 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13233 is_init_SB_LUT4_I0_O[2]
.sym 13234 state_SB_DFFNESR_Q_E
.sym 13235 spi_clk$SB_IO_OUT_$glb_clk
.sym 13236 state_SB_DFFNESR_Q_R
.sym 13237 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 13238 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_O[1]
.sym 13239 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 13240 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 13241 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 13242 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 13243 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 13244 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 13249 is_init_SB_LUT4_I0_1_I1[1]
.sym 13254 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13256 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[2]
.sym 13263 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 13264 is_init_SB_LUT4_I0_1_I3[2]
.sym 13268 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13269 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 13270 spi_mosi_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 13271 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 13279 is_init_SB_LUT4_I0_1_I1[3]
.sym 13282 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 13283 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 13284 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 13285 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[2]
.sym 13286 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 13287 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 13288 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 13289 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 13290 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 13292 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 13293 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13294 is_init_SB_LUT4_I0_I3[0]
.sym 13295 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 13296 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 13298 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 13299 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13301 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]
.sym 13302 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 13303 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 13306 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 13307 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13308 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 13311 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 13312 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 13313 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13314 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 13317 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 13318 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 13319 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 13320 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 13325 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 13326 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 13329 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]
.sym 13330 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13331 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 13332 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 13336 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 13337 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 13338 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 13341 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 13342 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 13343 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 13344 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 13347 is_init_SB_LUT4_I0_I3[0]
.sym 13348 is_init_SB_LUT4_I0_1_I1[3]
.sym 13353 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[2]
.sym 13355 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13360 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 13361 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 13362 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 13363 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 13364 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2]
.sym 13365 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 13366 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 13367 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 13380 counter_send_interval_SB_DFFNESR_Q_E
.sym 13386 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 13391 state_SB_DFFNESR_Q_E
.sym 13392 is_init_SB_LUT4_I0_1_I1[2]
.sym 13393 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[2]
.sym 13394 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 13395 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 13401 current_byte_pos[3]
.sym 13402 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13403 spi_mosi_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 13404 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13405 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 13406 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I1[3]
.sym 13407 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 13408 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 13409 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 13412 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 13413 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 13415 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 13416 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 13420 current_byte_pos[4]
.sym 13421 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 13423 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 13425 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 13426 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13427 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 13430 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 13431 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 13434 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 13435 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 13436 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 13437 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I1[3]
.sym 13440 current_byte_pos[4]
.sym 13441 current_byte_pos[3]
.sym 13443 spi_mosi_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 13446 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 13448 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 13449 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 13452 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 13453 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 13454 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 13455 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 13459 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13461 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 13464 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 13465 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 13466 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13467 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13470 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 13471 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 13473 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 13476 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 13477 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 13478 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 13479 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 13481 spi_clk$SB_IO_OUT_$glb_clk
.sym 13483 pixel_display_SB_LUT4_I3_O[2]
.sym 13484 pixel_display_SB_LUT4_I3_O[1]
.sym 13485 current_byte_pos[1]
.sym 13486 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 13487 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 13488 pixel_display_SB_LUT4_I3_O[3]
.sym 13489 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 13490 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 13495 is_init_SB_LUT4_I0_1_I3[2]
.sym 13524 current_byte_pos[3]
.sym 13527 current_byte_pos[4]
.sym 13529 $PACKER_VCC_NET
.sym 13533 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13537 $PACKER_VCC_NET
.sym 13538 current_byte_pos[2]
.sym 13539 current_byte_pos[0]
.sym 13542 current_byte_pos[1]
.sym 13543 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[3]
.sym 13544 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 13546 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 13554 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 13556 $nextpnr_ICESTORM_LC_0$O
.sym 13559 current_byte_pos[0]
.sym 13562 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[2]
.sym 13564 current_byte_pos[1]
.sym 13565 $PACKER_VCC_NET
.sym 13566 current_byte_pos[0]
.sym 13568 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[3]
.sym 13570 current_byte_pos[2]
.sym 13571 $PACKER_VCC_NET
.sym 13572 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[2]
.sym 13574 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[4]
.sym 13576 current_byte_pos[3]
.sym 13577 $PACKER_VCC_NET
.sym 13578 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[3]
.sym 13581 $PACKER_VCC_NET
.sym 13582 current_byte_pos[4]
.sym 13584 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[4]
.sym 13588 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 13589 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[3]
.sym 13590 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 13595 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 13599 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 14388 spi_clk$SB_IO_OUT
.sym 14405 spi_clk$SB_IO_OUT
.sym 14414 current_pixel_SB_DFFNESR_Q_E
.sym 14418 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 14431 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 14467 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 14854 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 14855 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 14856 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 14857 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 14858 counter_send_interval[1]
.sym 14859 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 14860 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 14861 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14977 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[0]
.sym 14978 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 14979 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14980 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 14981 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 14982 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 14983 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 14984 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 15001 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 15009 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15011 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 15021 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15022 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15025 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 15031 is_init_SB_LUT4_I0_1_I1[0]
.sym 15032 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 15034 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 15036 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15037 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 15039 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 15040 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 15044 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 15045 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 15048 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 15052 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 15054 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 15059 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 15060 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 15064 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 15066 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 15069 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 15070 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 15071 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 15072 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 15075 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15077 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15078 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15083 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 15084 is_init_SB_LUT4_I0_1_I1[0]
.sym 15087 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15088 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 15089 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15090 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 15094 is_init_SB_LUT4_I0_1_I1[0]
.sym 15096 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 15100 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 15101 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 15102 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[1]
.sym 15103 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 15104 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 15105 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 15106 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 15107 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 15125 spi_mosi_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 15128 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 15131 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 15133 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 15135 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 15141 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15142 is_init_SB_LUT4_I0_1_I1[2]
.sym 15146 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 15147 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 15148 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 15151 spi_mosi_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 15153 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 15155 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[2]
.sym 15156 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 15158 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 15161 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 15162 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 15165 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[3]
.sym 15166 is_init_SB_LUT4_I0_1_I1[3]
.sym 15168 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[1]
.sym 15169 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15170 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 15171 state[3]
.sym 15172 is_init_SB_LUT4_I0_O[0]
.sym 15174 is_init_SB_LUT4_I0_1_I1[3]
.sym 15175 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 15176 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 15177 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15181 is_init_SB_LUT4_I0_1_I1[3]
.sym 15182 is_init_SB_LUT4_I0_1_I1[2]
.sym 15186 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 15187 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 15188 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[1]
.sym 15189 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[2]
.sym 15192 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 15193 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15194 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 15199 state[3]
.sym 15200 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 15201 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 15204 state[3]
.sym 15205 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 15210 is_init_SB_LUT4_I0_O[0]
.sym 15211 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[3]
.sym 15212 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 15213 spi_mosi_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 15216 state[3]
.sym 15217 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 15223 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 15224 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 15225 spi_mosi_SB_LUT4_I1_O[0]
.sym 15226 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15227 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 15228 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 15229 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 15230 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 15248 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 15250 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 15257 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[0]
.sym 15258 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 15267 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 15268 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15269 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 15271 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 15272 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15274 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 15275 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 15276 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[0]
.sym 15277 is_init_SB_LUT4_I0_1_I1[0]
.sym 15279 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 15280 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 15281 is_init_SB_LUT4_I0_1_I1[2]
.sym 15282 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 15283 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 15284 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[0]
.sym 15286 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 15287 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15288 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 15290 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 15291 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 15294 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 15295 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 15297 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 15298 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 15299 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[0]
.sym 15300 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 15303 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 15304 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 15305 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 15306 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 15309 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 15310 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 15311 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 15312 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 15316 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 15317 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[0]
.sym 15321 is_init_SB_LUT4_I0_1_I1[0]
.sym 15322 is_init_SB_LUT4_I0_1_I1[2]
.sym 15324 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 15327 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 15328 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 15329 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 15330 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 15334 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 15336 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 15341 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 15342 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 15346 counter_current_param[1]
.sym 15347 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I3_O[2]
.sym 15348 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 15349 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15350 counter_current_param_SB_DFFNESR_Q_R
.sym 15351 counter_current_param[0]
.sym 15352 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 15353 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 15360 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 15362 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 15365 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 15370 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15371 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 15376 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 15388 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_O[1]
.sym 15390 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 15393 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 15399 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15400 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_I3[2]
.sym 15401 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 15406 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15407 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 15409 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[2]
.sym 15411 is_init_SB_LUT4_I0_1_I1[1]
.sym 15412 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 15415 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 15416 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[2]
.sym 15417 state[3]
.sym 15418 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 15420 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 15421 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15426 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 15428 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 15429 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 15432 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 15433 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 15434 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[2]
.sym 15435 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15438 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_O[1]
.sym 15439 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_I3[2]
.sym 15441 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[2]
.sym 15445 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_O[1]
.sym 15446 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_I3[2]
.sym 15447 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 15450 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 15451 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 15452 is_init_SB_LUT4_I0_1_I1[1]
.sym 15453 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 15456 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 15457 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15458 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 15459 state[3]
.sym 15462 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 15463 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_I3[2]
.sym 15465 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 15467 spi_clk$SB_IO_OUT_$glb_clk
.sym 15469 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[1]
.sym 15470 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 15471 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 15472 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 15473 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 15474 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 15475 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 15476 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[3]
.sym 15482 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 15489 state[3]
.sym 15496 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 15498 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15499 counter_current_param[0]
.sym 15501 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15510 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15511 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15512 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15513 is_init_SB_LUT4_I0_1_I1[3]
.sym 15514 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 15515 is_init_SB_LUT4_I0_1_I3[2]
.sym 15516 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 15517 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 15518 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 15520 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 15521 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 15522 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15523 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 15525 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 15527 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15528 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 15529 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[0]
.sym 15530 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2]
.sym 15533 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 15534 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[1]
.sym 15537 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 15541 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[3]
.sym 15543 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 15544 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15545 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 15549 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[1]
.sym 15550 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 15552 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 15555 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 15556 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 15557 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 15558 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 15561 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 15562 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 15563 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15564 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 15567 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15568 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 15569 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 15570 is_init_SB_LUT4_I0_1_I1[3]
.sym 15573 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[0]
.sym 15574 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[3]
.sym 15575 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15576 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2]
.sym 15579 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 15580 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15581 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 15582 is_init_SB_LUT4_I0_1_I3[2]
.sym 15585 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 15586 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15587 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15588 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 15592 spi_mosi_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 15593 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 15594 spi_mosi_SB_LUT4_I1_I0[0]
.sym 15595 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 15596 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 15597 spi_mosi_SB_LUT4_I3_O[1]
.sym 15598 spi_mosi$SB_IO_OUT
.sym 15605 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 15614 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]
.sym 15633 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 15634 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 15638 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 15639 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 15640 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 15641 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 15642 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15643 is_init_SB_LUT4_I0_1_I3[2]
.sym 15645 is_init_SB_LUT4_I0_1_I1[2]
.sym 15646 pixel_display_SB_LUT4_I3_O[3]
.sym 15647 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 15648 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 15649 pixel_display_SB_LUT4_I3_O[0]
.sym 15650 pixel_display_SB_LUT4_I3_O[1]
.sym 15656 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 15657 pixel_display_SB_LUT4_I3_O[2]
.sym 15658 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 15660 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 15662 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 15664 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 15666 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15667 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 15668 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 15669 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 15673 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 15675 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 15678 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15684 pixel_display_SB_LUT4_I3_O[1]
.sym 15685 pixel_display_SB_LUT4_I3_O[3]
.sym 15686 pixel_display_SB_LUT4_I3_O[2]
.sym 15687 pixel_display_SB_LUT4_I3_O[0]
.sym 15690 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 15691 is_init_SB_LUT4_I0_1_I1[2]
.sym 15693 is_init_SB_LUT4_I0_1_I3[2]
.sym 15696 is_init_SB_LUT4_I0_1_I1[2]
.sym 15697 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 15698 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 15699 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 15702 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 15703 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 15704 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 15705 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 15708 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 15709 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15710 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 15711 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 15737 spi_mosi_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 16497 current_pixel_SB_DFFNESR_Q_E
.sym 16519 current_pixel_SB_DFFNESR_Q_E
.sym 16844 counter_send_interval[0]
.sym 16965 counter_send_interval[2]
.sym 16966 counter_send_interval[3]
.sym 16967 counter_send_interval[4]
.sym 16968 counter_send_interval[5]
.sym 16969 counter_send_interval[6]
.sym 16970 counter_send_interval[7]
.sym 16988 counter_send_interval[4]
.sym 16989 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 16990 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 16992 counter_send_interval[18]
.sym 17006 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17008 counter_send_interval[0]
.sym 17012 counter_send_interval[1]
.sym 17016 counter_send_interval[18]
.sym 17024 counter_send_interval[12]
.sym 17025 counter_send_interval[5]
.sym 17026 counter_send_interval[6]
.sym 17028 counter_send_interval[8]
.sym 17029 counter_send_interval[9]
.sym 17030 counter_send_interval[2]
.sym 17031 counter_send_interval[3]
.sym 17032 counter_send_interval[4]
.sym 17035 counter_send_interval[7]
.sym 17037 counter_send_interval[7]
.sym 17039 counter_send_interval[6]
.sym 17043 counter_send_interval[5]
.sym 17044 counter_send_interval[3]
.sym 17045 counter_send_interval[1]
.sym 17046 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17049 counter_send_interval[12]
.sym 17051 counter_send_interval[9]
.sym 17052 counter_send_interval[8]
.sym 17055 counter_send_interval[18]
.sym 17056 counter_send_interval[0]
.sym 17057 counter_send_interval[2]
.sym 17058 counter_send_interval[12]
.sym 17063 counter_send_interval[0]
.sym 17064 counter_send_interval[1]
.sym 17067 counter_send_interval[2]
.sym 17068 counter_send_interval[0]
.sym 17069 counter_send_interval[1]
.sym 17070 counter_send_interval[3]
.sym 17073 counter_send_interval[9]
.sym 17074 counter_send_interval[5]
.sym 17075 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17076 counter_send_interval[8]
.sym 17079 counter_send_interval[5]
.sym 17080 counter_send_interval[6]
.sym 17081 counter_send_interval[4]
.sym 17082 counter_send_interval[7]
.sym 17083 counter_send_interval_SB_DFFNESR_Q_E_$glb_ce
.sym 17084 spi_clk$SB_IO_OUT_$glb_clk
.sym 17085 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]_$glb_sr
.sym 17086 counter_send_interval[8]
.sym 17087 counter_send_interval[9]
.sym 17088 counter_send_interval[10]
.sym 17089 counter_send_interval[11]
.sym 17090 counter_send_interval[12]
.sym 17091 counter_send_interval[13]
.sym 17092 counter_send_interval[14]
.sym 17093 counter_send_interval[15]
.sym 17108 counter_send_interval[1]
.sym 17111 counter_send_interval[24]
.sym 17127 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 17130 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 17132 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 17133 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 17134 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 17135 counter_send_interval[24]
.sym 17136 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 17138 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 17139 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 17141 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 17142 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17143 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[0]
.sym 17144 counter_send_interval[9]
.sym 17147 counter_send_interval[12]
.sym 17148 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17149 counter_send_interval[14]
.sym 17150 counter_send_interval[15]
.sym 17151 counter_send_interval[8]
.sym 17152 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 17154 counter_send_interval[11]
.sym 17155 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17156 counter_send_interval[13]
.sym 17157 counter_send_interval[14]
.sym 17158 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 17160 counter_send_interval[12]
.sym 17161 counter_send_interval[15]
.sym 17162 counter_send_interval[13]
.sym 17163 counter_send_interval[14]
.sym 17166 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 17167 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 17168 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 17169 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 17172 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 17173 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17174 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17175 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17178 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 17179 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 17180 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 17181 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 17184 counter_send_interval[11]
.sym 17185 counter_send_interval[8]
.sym 17187 counter_send_interval[9]
.sym 17190 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 17191 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[0]
.sym 17192 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 17196 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 17197 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17198 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 17199 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 17202 counter_send_interval[24]
.sym 17203 counter_send_interval[14]
.sym 17204 counter_send_interval[15]
.sym 17205 counter_send_interval[13]
.sym 17209 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17210 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17211 counter_send_interval[18]
.sym 17212 counter_send_interval[19]
.sym 17213 counter_send_interval[20]
.sym 17214 counter_send_interval[21]
.sym 17215 counter_send_interval[22]
.sym 17216 counter_send_interval[23]
.sym 17250 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17252 counter_send_interval[10]
.sym 17253 counter_send_interval[11]
.sym 17257 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 17258 counter_send_interval[4]
.sym 17259 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17260 counter_send_interval[10]
.sym 17261 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 17264 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17265 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 17266 counter_send_interval[24]
.sym 17267 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17268 counter_send_interval[18]
.sym 17269 counter_send_interval[19]
.sym 17270 counter_send_interval[20]
.sym 17271 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 17273 counter_send_interval[23]
.sym 17274 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17276 counter_send_interval[18]
.sym 17277 counter_send_interval[19]
.sym 17278 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 17279 counter_send_interval[21]
.sym 17280 counter_send_interval[22]
.sym 17283 counter_send_interval[10]
.sym 17284 counter_send_interval[19]
.sym 17285 counter_send_interval[24]
.sym 17286 counter_send_interval[18]
.sym 17289 counter_send_interval[10]
.sym 17290 counter_send_interval[18]
.sym 17291 counter_send_interval[11]
.sym 17292 counter_send_interval[19]
.sym 17295 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 17296 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 17297 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 17298 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 17301 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17302 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17303 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17307 counter_send_interval[21]
.sym 17308 counter_send_interval[23]
.sym 17309 counter_send_interval[20]
.sym 17310 counter_send_interval[22]
.sym 17313 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 17315 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17316 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17319 counter_send_interval[24]
.sym 17320 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17321 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 17322 counter_send_interval[4]
.sym 17325 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17326 counter_send_interval[19]
.sym 17327 counter_send_interval[4]
.sym 17328 counter_send_interval[10]
.sym 17332 counter_send_interval[24]
.sym 17361 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17362 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 17366 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 17373 state[3]
.sym 17374 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17375 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[1]
.sym 17376 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 17377 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[0]
.sym 17378 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 17380 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 17381 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17382 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17385 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17386 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17388 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 17389 is_init_SB_LUT4_I0_1_I1[1]
.sym 17393 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 17394 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[2]
.sym 17397 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17399 spi_mosi_SB_LUT4_I1_O[0]
.sym 17400 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 17401 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 17402 is_init_SB_LUT4_I0_1_I1[0]
.sym 17404 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17406 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17407 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 17408 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 17409 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 17412 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 17414 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17415 is_init_SB_LUT4_I0_1_I1[0]
.sym 17418 state[3]
.sym 17419 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 17420 is_init_SB_LUT4_I0_1_I1[1]
.sym 17421 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 17425 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 17426 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 17427 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17430 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[1]
.sym 17432 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[0]
.sym 17436 spi_mosi_SB_LUT4_I1_O[0]
.sym 17437 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 17442 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[0]
.sym 17443 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[2]
.sym 17444 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[1]
.sym 17448 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 17449 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17450 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17457 counter_current_param[2]
.sym 17458 counter_current_param[3]
.sym 17459 counter_current_param[4]
.sym 17460 counter_current_param[5]
.sym 17461 counter_current_param[6]
.sym 17462 counter_current_param[7]
.sym 17472 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 17480 spi_mosi_SB_LUT4_I1_O[0]
.sym 17484 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 17496 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17498 spi_mosi_SB_LUT4_I1_O[0]
.sym 17499 state[3]
.sym 17500 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 17501 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 17504 spi_mosi_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 17506 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 17507 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17508 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 17509 counter_current_param[0]
.sym 17512 counter_current_param[1]
.sym 17515 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 17516 counter_current_param_SB_DFFNESR_Q_R
.sym 17517 counter_current_param[0]
.sym 17521 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I3_O[2]
.sym 17524 spi_mosi_SB_LUT4_I1_O[3]
.sym 17526 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 17527 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 17529 counter_current_param[0]
.sym 17530 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 17531 counter_current_param[1]
.sym 17536 counter_current_param[0]
.sym 17537 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 17538 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 17542 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 17543 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 17547 spi_mosi_SB_LUT4_I1_O[3]
.sym 17548 spi_mosi_SB_LUT4_I1_O[0]
.sym 17549 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 17550 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I3_O[2]
.sym 17554 spi_mosi_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 17556 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 17559 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 17560 counter_current_param[0]
.sym 17561 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 17565 counter_current_param[0]
.sym 17566 spi_mosi_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 17567 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 17571 counter_current_param[0]
.sym 17572 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 17573 state[3]
.sym 17574 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 17575 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17576 spi_clk$SB_IO_OUT_$glb_clk
.sym 17577 counter_current_param_SB_DFFNESR_Q_R
.sym 17578 spi_cs$SB_IO_OUT
.sym 17579 spi_mosi_SB_LUT4_I1_I0[3]
.sym 17580 spi_mosi_SB_LUT4_I1_I0[2]
.sym 17581 spi_cs_SB_LUT4_O_I3
.sym 17582 spi_mosi_SB_LUT4_I1_O[3]
.sym 17583 spi_mosi_SB_DFFNE_Q_E
.sym 17585 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 17603 spi_mosi$SB_IO_OUT
.sym 17609 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 17620 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 17621 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 17623 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 17626 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 17629 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 17630 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 17631 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 17633 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 17634 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 17635 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[1]
.sym 17638 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 17639 spi_mosi_SB_LUT4_I1_O[3]
.sym 17640 spi_mosi_SB_LUT4_I1_O[0]
.sym 17641 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 17642 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17645 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 17646 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 17647 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 17649 spi_mosi_SB_LUT4_I1_O[1]
.sym 17650 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17652 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 17653 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17655 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 17658 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 17659 spi_mosi_SB_LUT4_I1_O[3]
.sym 17660 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 17661 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 17664 spi_mosi_SB_LUT4_I1_O[3]
.sym 17665 spi_mosi_SB_LUT4_I1_O[0]
.sym 17666 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 17667 spi_mosi_SB_LUT4_I1_O[1]
.sym 17670 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 17671 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 17672 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17676 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 17677 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 17678 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 17679 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 17682 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 17683 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 17684 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 17685 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 17688 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 17689 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 17690 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17691 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 17694 spi_mosi_SB_LUT4_I1_O[0]
.sym 17695 spi_mosi_SB_LUT4_I1_O[3]
.sym 17696 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 17697 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[1]
.sym 17703 spi_mosi_SB_DFFNE_Q_E
.sym 17705 spi_mosi_SB_LUT4_I3_O[0]
.sym 17707 spi_mosi_SB_LUT4_I1_O[1]
.sym 17733 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 17742 spi_mosi_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17743 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 17745 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 17746 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 17747 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17749 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17751 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 17752 counter_current_param[0]
.sym 17753 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 17754 spi_mosi_SB_LUT4_I1_O[3]
.sym 17755 spi_mosi_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 17756 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17757 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 17760 spi_mosi_SB_DFFNE_Q_E
.sym 17761 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 17762 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 17769 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 17770 spi_mosi_SB_LUT4_I3_O[0]
.sym 17771 spi_mosi_SB_LUT4_I3_O[1]
.sym 17775 spi_mosi_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 17776 spi_mosi_SB_LUT4_I3_O[0]
.sym 17778 spi_mosi_SB_LUT4_I1_O[3]
.sym 17781 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 17782 spi_mosi_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17783 counter_current_param[0]
.sym 17784 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 17787 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 17788 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17789 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 17793 counter_current_param[0]
.sym 17794 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 17795 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 17796 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 17799 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 17800 spi_mosi_SB_LUT4_I3_O[0]
.sym 17801 spi_mosi_SB_LUT4_I3_O[1]
.sym 17802 spi_mosi_SB_LUT4_I1_O[3]
.sym 17805 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17806 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 17807 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 17808 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 17811 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 17812 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17813 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 17814 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17821 spi_mosi_SB_DFFNE_Q_E
.sym 17822 spi_clk$SB_IO_OUT_$glb_clk
.sym 18993 counter_send_interval[0]
.sym 19046 counter_send_interval[0]
.sym 19068 counter_send_interval_SB_DFFNESR_Q_E_$glb_ce
.sym 19069 spi_clk$SB_IO_OUT_$glb_clk
.sym 19070 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]_$glb_sr
.sym 19116 counter_send_interval[1]
.sym 19122 counter_send_interval[2]
.sym 19124 counter_send_interval[0]
.sym 19127 counter_send_interval[7]
.sym 19133 counter_send_interval[5]
.sym 19134 counter_send_interval[6]
.sym 19139 counter_send_interval[3]
.sym 19140 counter_send_interval[4]
.sym 19144 $nextpnr_ICESTORM_LC_3$O
.sym 19146 counter_send_interval[0]
.sym 19150 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 19152 counter_send_interval[1]
.sym 19156 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 19158 counter_send_interval[2]
.sym 19160 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 19162 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 19164 counter_send_interval[3]
.sym 19166 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 19168 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 19170 counter_send_interval[4]
.sym 19172 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 19174 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 19177 counter_send_interval[5]
.sym 19178 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 19180 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 19183 counter_send_interval[6]
.sym 19184 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 19186 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 19188 counter_send_interval[7]
.sym 19190 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 19191 counter_send_interval_SB_DFFNESR_Q_E_$glb_ce
.sym 19192 spi_clk$SB_IO_OUT_$glb_clk
.sym 19193 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]_$glb_sr
.sym 19230 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 19240 counter_send_interval[13]
.sym 19241 counter_send_interval[14]
.sym 19245 counter_send_interval[10]
.sym 19246 counter_send_interval[11]
.sym 19252 counter_send_interval[9]
.sym 19259 counter_send_interval[8]
.sym 19263 counter_send_interval[12]
.sym 19266 counter_send_interval[15]
.sym 19267 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 19269 counter_send_interval[8]
.sym 19271 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 19273 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 19276 counter_send_interval[9]
.sym 19277 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 19279 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 19281 counter_send_interval[10]
.sym 19283 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 19285 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 19287 counter_send_interval[11]
.sym 19289 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 19291 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 19293 counter_send_interval[12]
.sym 19295 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 19297 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 19300 counter_send_interval[13]
.sym 19301 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 19303 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 19306 counter_send_interval[14]
.sym 19307 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 19309 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 19311 counter_send_interval[15]
.sym 19313 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 19314 counter_send_interval_SB_DFFNESR_Q_E_$glb_ce
.sym 19315 spi_clk$SB_IO_OUT_$glb_clk
.sym 19316 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]_$glb_sr
.sym 19353 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 19362 counter_send_interval[20]
.sym 19365 counter_send_interval[23]
.sym 19367 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 19369 counter_send_interval[19]
.sym 19371 counter_send_interval[21]
.sym 19372 counter_send_interval[22]
.sym 19374 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 19384 counter_send_interval[18]
.sym 19390 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 19393 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 19394 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 19396 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 19398 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 19400 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 19402 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 19404 counter_send_interval[18]
.sym 19406 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 19408 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[20]
.sym 19410 counter_send_interval[19]
.sym 19412 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 19414 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[21]
.sym 19417 counter_send_interval[20]
.sym 19418 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[20]
.sym 19420 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[22]
.sym 19422 counter_send_interval[21]
.sym 19424 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[21]
.sym 19426 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[23]
.sym 19428 counter_send_interval[22]
.sym 19430 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[22]
.sym 19432 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[24]
.sym 19435 counter_send_interval[23]
.sym 19436 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[23]
.sym 19437 counter_send_interval_SB_DFFNESR_Q_E_$glb_ce
.sym 19438 spi_clk$SB_IO_OUT_$glb_clk
.sym 19439 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]_$glb_sr
.sym 19476 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[24]
.sym 19497 counter_send_interval[24]
.sym 19514 counter_send_interval[24]
.sym 19517 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[24]
.sym 19560 counter_send_interval_SB_DFFNESR_Q_E_$glb_ce
.sym 19561 spi_clk$SB_IO_OUT_$glb_clk
.sym 19562 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]_$glb_sr
.sym 19604 counter_current_param[1]
.sym 19606 counter_current_param[2]
.sym 19607 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 19608 counter_current_param_SB_DFFNESR_Q_R
.sym 19609 counter_current_param[0]
.sym 19615 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 19618 counter_current_param[6]
.sym 19623 counter_current_param[3]
.sym 19625 counter_current_param[5]
.sym 19627 counter_current_param[7]
.sym 19631 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 19632 counter_current_param[4]
.sym 19636 $nextpnr_ICESTORM_LC_6$O
.sym 19638 counter_current_param[0]
.sym 19642 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19644 counter_current_param[1]
.sym 19648 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 19649 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 19651 counter_current_param[2]
.sym 19652 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19654 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 19655 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 19657 counter_current_param[3]
.sym 19658 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 19660 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 19661 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 19662 counter_current_param[4]
.sym 19664 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 19666 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 19667 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 19669 counter_current_param[5]
.sym 19670 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 19672 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 19673 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 19674 counter_current_param[6]
.sym 19676 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 19680 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 19681 counter_current_param[7]
.sym 19682 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 19683 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 19684 spi_clk$SB_IO_OUT_$glb_clk
.sym 19685 counter_current_param_SB_DFFNESR_Q_R
.sym 19729 counter_current_param[2]
.sym 19733 counter_current_param[6]
.sym 19734 counter_current_param[7]
.sym 19737 spi_mosi_SB_LUT4_I1_I0[2]
.sym 19738 counter_current_param[3]
.sym 19739 counter_current_param[4]
.sym 19740 counter_current_param[5]
.sym 19745 spi_mosi_SB_LUT4_I1_I0[2]
.sym 19746 spi_cs_SB_LUT4_O_I3
.sym 19751 counter_current_param[1]
.sym 19752 spi_mosi_SB_LUT4_I1_I0[3]
.sym 19755 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 19756 counter_current_param[0]
.sym 19757 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 19763 spi_cs_SB_LUT4_O_I3
.sym 19767 counter_current_param[3]
.sym 19768 counter_current_param[1]
.sym 19769 counter_current_param[2]
.sym 19772 counter_current_param[5]
.sym 19773 counter_current_param[7]
.sym 19774 counter_current_param[6]
.sym 19775 counter_current_param[4]
.sym 19780 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 19784 counter_current_param[0]
.sym 19786 spi_mosi_SB_LUT4_I1_I0[3]
.sym 19787 spi_mosi_SB_LUT4_I1_I0[2]
.sym 19790 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 19791 spi_mosi_SB_LUT4_I1_I0[3]
.sym 19792 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 19793 spi_mosi_SB_LUT4_I1_I0[2]
.sym 19802 counter_current_param[1]
.sym 19803 counter_current_param[2]
.sym 19804 spi_mosi_SB_LUT4_I1_I0[2]
.sym 19805 counter_current_param[3]
.sym 19807 spi_clk$SB_IO_OUT_$glb_clk
.sym 19821 spi_cs$SB_IO_OUT
.sym 19852 spi_mosi_SB_LUT4_I1_I0[0]
.sym 19856 spi_mosi$SB_IO_OUT
.sym 19859 spi_mosi_SB_LUT4_I1_I0[3]
.sym 19860 spi_mosi_SB_LUT4_I1_I0[2]
.sym 19863 spi_mosi_SB_DFFNE_Q_E
.sym 19864 spi_mosi$SB_IO_OUT
.sym 19897 spi_mosi_SB_DFFNE_Q_E
.sym 19907 spi_mosi_SB_LUT4_I1_I0[3]
.sym 19908 spi_mosi_SB_LUT4_I1_I0[2]
.sym 19909 spi_mosi$SB_IO_OUT
.sym 19919 spi_mosi_SB_LUT4_I1_I0[3]
.sym 19920 spi_mosi_SB_LUT4_I1_I0[2]
.sym 19921 spi_mosi_SB_LUT4_I1_I0[0]
.sym 19922 spi_mosi$SB_IO_OUT
.sym 20067 spi_mosi$SB_IO_OUT
.sym 21649 counter_send_interval_SB_DFFNESR_Q_E
.sym 23705 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]
.sym 27429 counter_send_interval_SB_DFFNESR_Q_E
.sym 27440 counter_send_interval_SB_DFFNESR_Q_E
.sym 27459 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]
.sym 27460 spi_cs$SB_IO_OUT
.sym 27482 spi_cs$SB_IO_OUT
.sym 27483 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]
.sym 27519 spi_mosi$SB_IO_OUT
.sym 27541 spi_mosi$SB_IO_OUT
.sym 27939 delay_counter[0]
.sym 27944 delay_counter[1]
.sym 27948 delay_counter[2]
.sym 27949 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 27952 delay_counter[3]
.sym 27953 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 27956 delay_counter[4]
.sym 27957 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 27960 delay_counter[5]
.sym 27961 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 27964 delay_counter[6]
.sym 27965 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 27968 delay_counter[7]
.sym 27969 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 27972 delay_counter[8]
.sym 27973 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 27976 delay_counter[9]
.sym 27977 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 27980 delay_counter[10]
.sym 27981 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 27984 delay_counter[11]
.sym 27985 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 27988 delay_counter[12]
.sym 27989 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 27992 delay_counter[13]
.sym 27993 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 27996 delay_counter[14]
.sym 27997 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 28000 delay_counter[15]
.sym 28001 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 28004 delay_counter[16]
.sym 28005 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 28008 delay_counter[17]
.sym 28009 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 28012 delay_counter[18]
.sym 28013 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 28016 delay_counter[19]
.sym 28017 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 28020 delay_counter[20]
.sym 28021 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 28024 delay_counter[21]
.sym 28025 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 28028 delay_counter[22]
.sym 28029 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 28032 delay_counter[23]
.sym 28033 delay_counter_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 28034 delay_counter[8]
.sym 28035 delay_counter[9]
.sym 28036 delay_counter[10]
.sym 28037 delay_counter[11]
.sym 28038 delay_counter[16]
.sym 28039 delay_counter[17]
.sym 28040 delay_counter[23]
.sym 28041 delay_counter[22]
.sym 28042 delay_counter[0]
.sym 28043 delay_counter[1]
.sym 28044 delay_counter[2]
.sym 28045 delay_counter[3]
.sym 28046 delay_counter[12]
.sym 28047 delay_counter[13]
.sym 28048 delay_counter[14]
.sym 28049 delay_counter[15]
.sym 28050 delay_counter[18]
.sym 28051 delay_counter[19]
.sym 28052 delay_counter[20]
.sym 28053 delay_counter[21]
.sym 28054 delay_counter[4]
.sym 28055 delay_counter[5]
.sym 28056 delay_counter[6]
.sym 28057 delay_counter[7]
.sym 28058 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 28059 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 28060 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 28061 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 28064 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
.sym 28065 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.sym 28070 $PACKER_VCC_NET
.sym 28075 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 28076 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 28077 reset_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 28089 spi_clk$SB_IO_OUT
.sym 28099 clk_counter_tx[0]
.sym 28104 clk_counter_tx[1]
.sym 28108 clk_counter_tx[2]
.sym 28109 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28112 clk_counter_tx[3]
.sym 28113 clk_counter_tx_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28120 clk_counter_tx[1]
.sym 28121 clk_counter_tx[0]
.sym 28122 clk_counter_tx[1]
.sym 28123 clk_counter_tx[2]
.sym 28124 clk_counter_tx[3]
.sym 28125 clk_counter_tx[0]
.sym 28129 clk_counter_tx[0]
.sym 28451 delay_counter_SB_DFFE_Q_23_D[0]
.sym 28456 delay_counter_SB_DFFE_Q_23_D[1]
.sym 28457 delay_counter[1]
.sym 28460 delay_counter_SB_DFFE_Q_23_D[2]
.sym 28461 delay_counter[2]
.sym 28464 delay_counter_SB_DFFE_Q_23_D[3]
.sym 28465 delay_counter[3]
.sym 28468 delay_counter_SB_DFFE_Q_23_D[4]
.sym 28469 delay_counter[4]
.sym 28472 delay_counter_SB_DFFE_Q_23_D[5]
.sym 28473 delay_counter[5]
.sym 28476 delay_counter_SB_DFFE_Q_23_D[6]
.sym 28477 delay_counter[6]
.sym 28480 delay_counter_SB_DFFE_Q_23_D[7]
.sym 28481 delay_counter[7]
.sym 28484 delay_counter_SB_DFFE_Q_23_D[8]
.sym 28485 delay_counter[8]
.sym 28488 delay_counter_SB_DFFE_Q_23_D[9]
.sym 28489 delay_counter[9]
.sym 28492 delay_counter_SB_DFFE_Q_23_D[10]
.sym 28493 delay_counter[10]
.sym 28496 delay_counter_SB_DFFE_Q_23_D[11]
.sym 28497 delay_counter[11]
.sym 28500 delay_counter_SB_DFFE_Q_23_D[12]
.sym 28501 delay_counter[12]
.sym 28504 delay_counter_SB_DFFE_Q_23_D[13]
.sym 28505 delay_counter[13]
.sym 28508 delay_counter_SB_DFFE_Q_23_D[14]
.sym 28509 delay_counter[14]
.sym 28512 delay_counter_SB_DFFE_Q_23_D[15]
.sym 28513 delay_counter[15]
.sym 28516 delay_counter_SB_DFFE_Q_23_D[16]
.sym 28517 delay_counter[16]
.sym 28520 delay_counter_SB_DFFE_Q_23_D[17]
.sym 28521 delay_counter[17]
.sym 28524 delay_counter_SB_DFFE_Q_23_D[18]
.sym 28525 delay_counter[18]
.sym 28527 $PACKER_VCC_NET
.sym 28528 delay_counter_SB_DFFE_Q_23_D[19]
.sym 28529 delay_counter[19]
.sym 28531 $PACKER_VCC_NET
.sym 28532 delay_counter_SB_DFFE_Q_23_D[20]
.sym 28535 $PACKER_VCC_NET
.sym 28536 delay_counter_SB_DFFE_Q_23_D[21]
.sym 28537 delay_counter[21]
.sym 28539 $PACKER_VCC_NET
.sym 28540 delay_counter_SB_DFFE_Q_23_D[22]
.sym 28541 delay_counter[22]
.sym 28544 delay_counter_SB_DFFE_Q_23_D[23]
.sym 28545 delay_counter[23]
.sym 28547 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 28548 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 28549 reset_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.sym 28550 delay_counter_SB_DFFE_Q_23_D[0]
.sym 28556 delay_counter[1]
.sym 28557 delay_counter[0]
.sym 28558 delay_counter[18]
.sym 28559 delay_counter[19]
.sym 28560 delay_counter[20]
.sym 28561 delay_counter[21]
.sym 28565 delay_counter[20]
.sym 28569 delay_counter[0]
.sym 28589 reset_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 28590 $PACKER_VCC_NET
.sym 28610 spi_clk$SB_IO_OUT
.sym 28617 spi_clk_SB_LUT4_O_I3
.sym 28632 enable_SB_LUT4_I3_I2[0]
.sym 28633 enable
.sym 28803 current_pixel[0]
.sym 28808 current_pixel[1]
.sym 28812 current_pixel[2]
.sym 28813 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 28816 current_pixel[3]
.sym 28817 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 28820 current_pixel[4]
.sym 28821 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 28824 current_pixel[5]
.sym 28825 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 28828 current_pixel[6]
.sym 28829 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 28832 current_pixel[7]
.sym 28833 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 28836 current_pixel[8]
.sym 28837 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 28840 current_pixel[9]
.sym 28841 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 28844 current_pixel[10]
.sym 28845 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 28848 current_pixel[11]
.sym 28849 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 28852 current_pixel[12]
.sym 28853 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 28856 current_pixel[13]
.sym 28857 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 28860 current_pixel[14]
.sym 28861 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 28864 current_pixel[15]
.sym 28865 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 28868 current_pixel[16]
.sym 28869 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 28872 current_pixel[17]
.sym 28873 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 28876 current_pixel[18]
.sym 28877 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 28880 current_pixel[19]
.sym 28881 current_pixel_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 28884 is_init_SB_LUT4_I0_I3[0]
.sym 28885 is_init_SB_LUT4_I0_1_I3[2]
.sym 28890 current_pixel[17]
.sym 28891 current_pixel[18]
.sym 28892 current_pixel[19]
.sym 28893 current_pixel[0]
.sym 28898 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28899 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 28900 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 28901 is_init_SB_LUT4_I0_1_I1[2]
.sym 28902 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 28903 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 28904 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28905 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 28906 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 28907 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 28908 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[2]
.sym 28909 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 28910 is_init_SB_LUT4_I0_1_I3[2]
.sym 28911 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[1]
.sym 28912 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 28913 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 28916 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 28917 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 28920 is_init_SB_LUT4_I0_I3[0]
.sym 28921 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 28923 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 28924 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 28925 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 28927 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 28928 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 28929 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 28930 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 28931 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 28932 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 28933 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 28934 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 28935 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1[1]
.sym 28936 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[1]
.sym 28937 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1[3]
.sym 28939 is_init_SB_LUT4_I0_1_I3[2]
.sym 28940 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 28941 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 28943 is_init_SB_LUT4_I0_I3[0]
.sym 28944 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 28945 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 28947 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 28948 is_init_SB_LUT4_I0_1_I1[2]
.sym 28949 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 28951 is_init_SB_LUT4_I0_1_I1[2]
.sym 28952 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 28953 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 28956 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 28957 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 28960 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 28961 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 28963 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 28964 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]
.sym 28965 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 28998 advertise_pixel_consume
.sym 29008 advertise_pixel_consume
.sym 29009 advertise_pixel_consume_buffer
.sym 29322 current_pixel[1]
.sym 29323 current_pixel[2]
.sym 29324 current_pixel[3]
.sym 29325 current_pixel[4]
.sym 29327 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 29328 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 29329 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 29336 current_pixel[1]
.sym 29337 current_pixel[0]
.sym 29338 current_pixel[5]
.sym 29339 current_pixel[6]
.sym 29340 current_pixel[8]
.sym 29341 current_pixel[10]
.sym 29343 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 29344 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 29345 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 29347 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 29348 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29349 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 29350 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29351 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 29352 is_init_SB_LUT4_I0_O[1]
.sym 29353 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29354 current_pixel[11]
.sym 29355 current_pixel[14]
.sym 29356 current_pixel[15]
.sym 29357 current_pixel[16]
.sym 29361 current_pixel[0]
.sym 29362 is_init
.sym 29363 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 29364 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29365 is_init_SB_LUT4_I0_1_I3[2]
.sym 29370 current_pixel[7]
.sym 29371 current_pixel[9]
.sym 29372 current_pixel[12]
.sym 29373 current_pixel[13]
.sym 29376 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29377 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 29378 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29379 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 29380 is_init_SB_LUT4_I0_1_I1[3]
.sym 29381 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 29382 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 29383 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29384 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 29385 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 29387 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29388 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 29389 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 29391 is_init_SB_LUT4_I0_1_I1[1]
.sym 29392 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29393 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 29394 is_init_SB_LUT4_I0_1_I1[1]
.sym 29395 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 29396 state[3]
.sym 29397 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 29398 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 29399 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 29400 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 29401 state[3]
.sym 29402 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 29403 is_init_SB_LUT4_I0_1_I1[1]
.sym 29404 state[3]
.sym 29405 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 29406 is_init_SB_LUT4_I0_1_I1[1]
.sym 29407 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 29408 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 29409 state[3]
.sym 29412 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 29413 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29414 is_init
.sym 29415 is_init_SB_LUT4_I0_1_I1[2]
.sym 29416 is_init_SB_LUT4_I0_1_I3[2]
.sym 29417 is_init_SB_LUT4_I0_1_I3[3]
.sym 29418 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 29419 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[1]
.sym 29420 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[2]
.sym 29421 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[3]
.sym 29424 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 29425 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 29426 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[0]
.sym 29427 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[1]
.sym 29428 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[2]
.sym 29429 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[3]
.sym 29431 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 29432 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 29433 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 29435 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[0]
.sym 29436 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[2]
.sym 29437 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I3[2]
.sym 29438 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 29439 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 29440 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 29441 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 29442 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 29443 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 29444 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29445 state[3]
.sym 29448 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 29449 state[3]
.sym 29450 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 29451 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]
.sym 29452 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 29453 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]
.sym 29454 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 29455 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 29456 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29457 state[3]
.sym 29459 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3[0]
.sym 29460 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 29461 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1[3]
.sym 29463 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 29464 is_init_SB_LUT4_I0_1_I1[1]
.sym 29465 state[3]
.sym 29466 is_init_SB_LUT4_I0_1_I3[3]
.sym 29467 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[2]
.sym 29468 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 29469 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3[0]
.sym 29470 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 29471 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 29472 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 29473 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 29475 is_init_SB_LUT4_I0_1_I1[3]
.sym 29476 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[1]
.sym 29477 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[2]
.sym 29478 is_init_SB_LUT4_I0_1_I3_SB_LUT4_I0_O[3]
.sym 29479 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]
.sym 29480 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 29481 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 29483 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 29484 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 29485 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 29492 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[2]
.sym 29493 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[1]
.sym 29494 $PACKER_VCC_NET
.sym 29500 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 29501 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 29503 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 29504 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 29505 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[2]
.sym 29508 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 29509 pixel_display[0]
.sym 29517 advertise_pixel_consume
.sym 29518 buffer_pixel_write[0]
.sym 29524 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 29525 spi_mosi_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 29532 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[2]
.sym 29533 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[3]
.sym 29536 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[1]
.sym 29537 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 29550 $PACKER_VCC_NET
.sym 29859 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 29860 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 29861 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 29864 state[3]
.sym 29865 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 29867 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 29868 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 29869 is_init_SB_LUT4_I0_1_I1[0]
.sym 29871 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 29872 is_init_SB_LUT4_I0_1_I3[2]
.sym 29873 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29876 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 29877 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29880 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 29881 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 29884 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 29885 pixel_display_SB_LUT4_I3_I2_SB_LUT4_O_I2[0]
.sym 29887 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 29888 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 29889 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29890 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 29891 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 29892 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 29893 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29896 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29897 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 29900 is_init_SB_LUT4_I0_I3[0]
.sym 29901 is_init_SB_LUT4_I0_1_I3[2]
.sym 29902 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 29903 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 29904 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 29905 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29906 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 29907 state[3]
.sym 29908 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 29909 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 29910 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 29911 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 29912 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29913 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 29914 is_init_SB_LUT4_I0_1_I1[0]
.sym 29915 is_init_SB_LUT4_I0_1_I1[1]
.sym 29916 is_init_SB_LUT4_I0_1_I1[2]
.sym 29917 is_init_SB_LUT4_I0_1_I1[3]
.sym 29918 is_init_SB_LUT4_I0_1_I3[2]
.sym 29919 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 29920 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29921 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 29922 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 29923 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 29924 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 29925 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 29926 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 29927 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 29928 state[3]
.sym 29929 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 29930 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29931 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 29932 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[2]
.sym 29933 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[3]
.sym 29936 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 29937 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 29940 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[0]
.sym 29941 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2[1]
.sym 29942 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 29943 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[1]
.sym 29944 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 29945 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 29946 is_init_SB_LUT4_I0_O[0]
.sym 29947 is_init_SB_LUT4_I0_O[1]
.sym 29948 is_init_SB_LUT4_I0_O[2]
.sym 29949 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 29951 is_init_SB_LUT4_I0_O[2]
.sym 29952 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 29953 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[3]
.sym 29954 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[0]
.sym 29955 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29956 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3[2]
.sym 29957 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 29958 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 29959 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 29960 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 29961 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 29964 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 29965 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 29966 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 29967 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 29968 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 29969 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]
.sym 29971 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 29972 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 29973 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 29974 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 29975 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 29976 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 29977 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 29980 is_init_SB_LUT4_I0_I3[0]
.sym 29981 is_init_SB_LUT4_I0_1_I1[3]
.sym 29984 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[2]
.sym 29985 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29986 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I1[0]
.sym 29987 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 29988 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I1[2]
.sym 29989 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I1[3]
.sym 29991 current_byte_pos[3]
.sym 29992 current_byte_pos[4]
.sym 29993 spi_mosi_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 29995 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 29996 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 29997 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 29998 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 29999 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 30000 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 30001 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 30004 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 30005 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 30006 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 30007 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 30008 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 30009 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 30011 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[1]
.sym 30012 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q[0]
.sym 30013 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 30014 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 30015 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 30016 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30017 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 30019 current_byte_pos[0]
.sym 30023 current_byte_pos[1]
.sym 30024 $PACKER_VCC_NET
.sym 30025 current_byte_pos[0]
.sym 30027 current_byte_pos[2]
.sym 30028 $PACKER_VCC_NET
.sym 30029 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[2]
.sym 30031 current_byte_pos[3]
.sym 30032 $PACKER_VCC_NET
.sym 30033 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[3]
.sym 30035 current_byte_pos[4]
.sym 30036 $PACKER_VCC_NET
.sym 30037 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q_SB_LUT4_O_I3[4]
.sym 30039 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[3]
.sym 30040 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 30041 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 30045 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 30049 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 30372 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 30373 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30376 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 30377 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 30380 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 30381 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30382 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 30383 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 30384 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 30385 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]
.sym 30387 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30388 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30389 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30392 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30393 is_init_SB_LUT4_I0_1_I1[0]
.sym 30394 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 30395 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 30396 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30397 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30400 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 30401 is_init_SB_LUT4_I0_1_I1[0]
.sym 30402 is_init_SB_LUT4_I0_1_I1[3]
.sym 30403 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 30404 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 30405 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 30408 is_init_SB_LUT4_I0_1_I1[2]
.sym 30409 is_init_SB_LUT4_I0_1_I1[3]
.sym 30410 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 30411 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[1]
.sym 30412 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[2]
.sym 30413 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 30415 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 30416 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 30417 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 30419 state[3]
.sym 30420 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 30421 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 30424 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 30425 state[3]
.sym 30426 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30427 spi_mosi_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 30428 is_init_SB_LUT4_I0_O[0]
.sym 30429 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_3_I2[3]
.sym 30432 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 30433 state[3]
.sym 30434 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 30435 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[0]
.sym 30436 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 30437 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]
.sym 30438 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 30439 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 30440 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 30441 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 30442 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 30443 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 30444 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 30445 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 30448 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 30449 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[0]
.sym 30451 is_init_SB_LUT4_I0_1_I1[2]
.sym 30452 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30453 is_init_SB_LUT4_I0_1_I1[0]
.sym 30454 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 30455 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 30456 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 30457 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 30460 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 30461 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30464 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 30465 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30468 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30469 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 30471 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 30472 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 30473 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 30474 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 30475 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3[2]
.sym 30476 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 30477 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30479 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[2]
.sym 30480 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_O[1]
.sym 30481 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_I3[2]
.sym 30483 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_O_SB_DFFN_D_Q[1]
.sym 30484 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_O[1]
.sym 30485 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_I3[2]
.sym 30486 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 30487 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 30488 is_init_SB_LUT4_I0_1_I1[1]
.sym 30489 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 30490 state[3]
.sym 30491 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30492 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 30493 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 30495 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 30496 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[2]
.sym 30497 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D_SB_LUT4_I2_1_I3[2]
.sym 30499 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 30500 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30501 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 30503 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 30504 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[1]
.sym 30505 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 30506 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 30507 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 30508 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30509 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30510 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 30511 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 30512 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30513 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 30514 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 30515 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 30516 is_init_SB_LUT4_I0_1_I1[3]
.sym 30517 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 30518 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[0]
.sym 30519 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30520 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[2]
.sym 30521 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I0_O[3]
.sym 30522 is_init_SB_LUT4_I0_1_I3[2]
.sym 30523 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 30524 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[0]
.sym 30525 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 30526 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_DFFNESS_D_Q[1]
.sym 30527 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30528 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 30529 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30530 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 30531 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 30532 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30533 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 30536 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 30537 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 30541 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30542 pixel_display_SB_LUT4_I3_O[0]
.sym 30543 pixel_display_SB_LUT4_I3_O[1]
.sym 30544 pixel_display_SB_LUT4_I3_O[2]
.sym 30545 pixel_display_SB_LUT4_I3_O[3]
.sym 30547 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 30548 is_init_SB_LUT4_I0_1_I1[2]
.sym 30549 is_init_SB_LUT4_I0_1_I3[2]
.sym 30550 is_init_SB_LUT4_I0_1_I1[2]
.sym 30551 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2[0]
.sym 30552 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 30553 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 30554 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 30555 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 30556 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 30557 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 30558 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 30559 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 30560 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 30561 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30852 counter_send_interval[6]
.sym 30853 counter_send_interval[7]
.sym 30854 counter_send_interval[1]
.sym 30855 counter_send_interval[3]
.sym 30856 counter_send_interval[5]
.sym 30857 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 30859 counter_send_interval[9]
.sym 30860 counter_send_interval[12]
.sym 30861 counter_send_interval[8]
.sym 30862 counter_send_interval[0]
.sym 30863 counter_send_interval[2]
.sym 30864 counter_send_interval[12]
.sym 30865 counter_send_interval[18]
.sym 30868 counter_send_interval[1]
.sym 30869 counter_send_interval[0]
.sym 30870 counter_send_interval[1]
.sym 30871 counter_send_interval[3]
.sym 30872 counter_send_interval[0]
.sym 30873 counter_send_interval[2]
.sym 30874 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 30875 counter_send_interval[8]
.sym 30876 counter_send_interval[5]
.sym 30877 counter_send_interval[9]
.sym 30878 counter_send_interval[5]
.sym 30879 counter_send_interval[4]
.sym 30880 counter_send_interval[7]
.sym 30881 counter_send_interval[6]
.sym 30882 counter_send_interval[13]
.sym 30883 counter_send_interval[15]
.sym 30884 counter_send_interval[12]
.sym 30885 counter_send_interval[14]
.sym 30886 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 30887 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 30888 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 30889 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
.sym 30890 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 30891 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 30892 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 30893 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 30894 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 30895 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 30896 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 30897 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 30899 counter_send_interval[11]
.sym 30900 counter_send_interval[8]
.sym 30901 counter_send_interval[9]
.sym 30903 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_I2_I1[0]
.sym 30904 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 30905 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 30906 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 30907 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 30908 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 30909 pixel_display_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 30910 counter_send_interval[13]
.sym 30911 counter_send_interval[24]
.sym 30912 counter_send_interval[15]
.sym 30913 counter_send_interval[14]
.sym 30914 counter_send_interval[24]
.sym 30915 counter_send_interval[10]
.sym 30916 counter_send_interval[19]
.sym 30917 counter_send_interval[18]
.sym 30918 counter_send_interval[19]
.sym 30919 counter_send_interval[18]
.sym 30920 counter_send_interval[10]
.sym 30921 counter_send_interval[11]
.sym 30922 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 30923 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 30924 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 30925 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 30927 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 30928 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 30929 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 30930 counter_send_interval[20]
.sym 30931 counter_send_interval[21]
.sym 30932 counter_send_interval[22]
.sym 30933 counter_send_interval[23]
.sym 30935 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 30936 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 30937 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 30938 counter_send_interval[24]
.sym 30939 counter_send_interval[4]
.sym 30940 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 30941 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 30942 counter_send_interval[19]
.sym 30943 counter_send_interval[10]
.sym 30944 counter_send_interval[4]
.sym 30945 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 30946 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 30947 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30948 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 30949 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0]
.sym 30951 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30952 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30953 is_init_SB_LUT4_I0_1_I1[0]
.sym 30954 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30955 is_init_SB_LUT4_I0_1_I1[1]
.sym 30956 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 30957 state[3]
.sym 30959 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 30960 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30961 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 30964 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[1]
.sym 30965 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[0]
.sym 30968 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 30969 spi_mosi_SB_LUT4_I1_O[0]
.sym 30971 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[0]
.sym 30972 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[1]
.sym 30973 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O[2]
.sym 30975 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 30976 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 30977 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 30978 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 30980 counter_current_param[1]
.sym 30981 counter_current_param[0]
.sym 30983 counter_current_param[0]
.sym 30984 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 30985 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_I1[0]
.sym 30988 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 30989 is_init_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 30990 spi_mosi_SB_LUT4_I1_O[3]
.sym 30991 spi_mosi_SB_LUT4_I1_O[0]
.sym 30992 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_I3_O[2]
.sym 30993 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 30996 spi_mosi_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 30997 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 30999 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 31000 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 31001 counter_current_param[0]
.sym 31003 counter_current_param[0]
.sym 31004 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 31005 spi_mosi_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]
.sym 31006 counter_current_param[0]
.sym 31007 state[3]
.sym 31008 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 31009 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 31011 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 31012 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31013 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 31014 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 31015 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 31016 spi_mosi_SB_LUT4_I1_O[3]
.sym 31017 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 31018 spi_mosi_SB_LUT4_I1_O[0]
.sym 31019 spi_mosi_SB_LUT4_I1_O[1]
.sym 31020 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 31021 spi_mosi_SB_LUT4_I1_O[3]
.sym 31023 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 31024 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31025 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 31026 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 31027 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 31028 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 31029 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 31030 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 31031 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 31032 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 31033 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 31034 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 31035 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 31036 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31037 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 31038 spi_mosi_SB_LUT4_I1_O[0]
.sym 31039 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[1]
.sym 31040 spi_mosi_SB_LUT4_I3_I1_SB_LUT4_I2_O[2]
.sym 31041 spi_mosi_SB_LUT4_I1_O[3]
.sym 31043 spi_mosi_SB_LUT4_I3_O[0]
.sym 31044 spi_mosi_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 31045 spi_mosi_SB_LUT4_I1_O[3]
.sym 31046 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 31047 counter_current_param[0]
.sym 31048 spi_mosi_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 31049 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 31051 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 31052 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31053 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 31054 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 31055 counter_current_param[0]
.sym 31056 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 31057 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 31058 spi_mosi_SB_LUT4_I3_O[0]
.sym 31059 spi_mosi_SB_LUT4_I3_O[1]
.sym 31060 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 31061 spi_mosi_SB_LUT4_I1_O[3]
.sym 31062 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 31063 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31064 is_init_SB_LUT4_I0_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 31065 is_init_SB_LUT4_I0_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 31066 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 31067 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 31068 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 31069 spi_mosi_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 31349 counter_send_interval[0]
.sym 31363 counter_send_interval[0]
.sym 31368 counter_send_interval[1]
.sym 31372 counter_send_interval[2]
.sym 31373 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 31376 counter_send_interval[3]
.sym 31377 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 31380 counter_send_interval[4]
.sym 31381 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 31384 counter_send_interval[5]
.sym 31385 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 31388 counter_send_interval[6]
.sym 31389 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[6]
.sym 31392 counter_send_interval[7]
.sym 31393 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[7]
.sym 31396 counter_send_interval[8]
.sym 31397 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[8]
.sym 31400 counter_send_interval[9]
.sym 31401 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[9]
.sym 31404 counter_send_interval[10]
.sym 31405 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[10]
.sym 31408 counter_send_interval[11]
.sym 31409 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[11]
.sym 31412 counter_send_interval[12]
.sym 31413 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[12]
.sym 31416 counter_send_interval[13]
.sym 31417 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[13]
.sym 31420 counter_send_interval[14]
.sym 31421 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[14]
.sym 31424 counter_send_interval[15]
.sym 31425 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[15]
.sym 31428 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 31429 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[16]
.sym 31432 advertise_pixel_consume_buffer_SB_LUT4_I3_O_SB_DFF_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 31433 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[17]
.sym 31436 counter_send_interval[18]
.sym 31437 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[18]
.sym 31440 counter_send_interval[19]
.sym 31441 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[19]
.sym 31444 counter_send_interval[20]
.sym 31445 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[20]
.sym 31448 counter_send_interval[21]
.sym 31449 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[21]
.sym 31452 counter_send_interval[22]
.sym 31453 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[22]
.sym 31456 counter_send_interval[23]
.sym 31457 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[23]
.sym 31460 counter_send_interval[24]
.sym 31461 counter_send_interval_SB_DFFNESR_Q_D_SB_LUT4_O_I3[24]
.sym 31491 counter_current_param[0]
.sym 31496 counter_current_param[1]
.sym 31498 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 31500 counter_current_param[2]
.sym 31501 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31502 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 31504 counter_current_param[3]
.sym 31505 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 31506 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 31508 counter_current_param[4]
.sym 31509 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[4]
.sym 31510 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 31512 counter_current_param[5]
.sym 31513 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 31514 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 31516 counter_current_param[6]
.sym 31517 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 31518 current_byte_pos_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 31520 counter_current_param[7]
.sym 31521 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 31525 spi_cs_SB_LUT4_O_I3
.sym 31527 counter_current_param[1]
.sym 31528 counter_current_param[2]
.sym 31529 counter_current_param[3]
.sym 31530 counter_current_param[4]
.sym 31531 counter_current_param[5]
.sym 31532 counter_current_param[6]
.sym 31533 counter_current_param[7]
.sym 31534 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 31539 spi_mosi_SB_LUT4_I1_I0[2]
.sym 31540 spi_mosi_SB_LUT4_I1_I0[3]
.sym 31541 counter_current_param[0]
.sym 31542 spi_mosi_SB_LUT4_I1_I0[2]
.sym 31543 spi_mosi_SB_LUT4_I1_I0[3]
.sym 31544 spi_dc_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 31545 spi_cs_SB_LUT4_O_I3_SB_DFFN_Q_D[1]
.sym 31550 counter_current_param[2]
.sym 31551 counter_current_param[3]
.sym 31552 spi_mosi_SB_LUT4_I1_I0[2]
.sym 31553 counter_current_param[1]
.sym 31565 spi_mosi_SB_DFFNE_Q_E
.sym 31571 spi_mosi_SB_LUT4_I1_I0[3]
.sym 31572 spi_mosi_SB_LUT4_I1_I0[2]
.sym 31573 spi_mosi$SB_IO_OUT
.sym 31578 spi_mosi_SB_LUT4_I1_I0[0]
.sym 31579 spi_mosi$SB_IO_OUT
.sym 31580 spi_mosi_SB_LUT4_I1_I0[2]
.sym 31581 spi_mosi_SB_LUT4_I1_I0[3]
