<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>PowerPC 405 and Ethernet MAC - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="powerpc-405-and-ethernet-mac"><a class="header" href="#powerpc-405-and-ethernet-mac">PowerPC 405 and Ethernet MAC</a></h1>
<h2 id="tile-ppc"><a class="header" href="#tile-ppc">Tile PPC</a></h2>
<p>Cells: 62</p>
<h3 id="bel-ppc"><a class="header" href="#bel-ppc">Bel PPC</a></h3>
<div class="table-wrapper"><table>
<caption>virtex4 PPC bel PPC</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>APUFCMDECODED</td><td>output</td><td>TCELL38:OUT.SEC2.TMIN</td></tr>
<tr><td>APUFCMDECUDI0</td><td>output</td><td>TCELL37:OUT.SEC1.TMIN</td></tr>
<tr><td>APUFCMDECUDI1</td><td>output</td><td>TCELL37:OUT.SEC2.TMIN</td></tr>
<tr><td>APUFCMDECUDI2</td><td>output</td><td>TCELL37:OUT.SEC3.TMIN</td></tr>
<tr><td>APUFCMDECUDIVALID</td><td>output</td><td>TCELL38:OUT.SEC3.TMIN</td></tr>
<tr><td>APUFCMENDIAN</td><td>output</td><td>TCELL38:OUT.BEST6.TMIN</td></tr>
<tr><td>APUFCMFLUSH</td><td>output</td><td>TCELL38:OUT.BEST4.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION0</td><td>output</td><td>TCELL61:OUT.SEC3.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION1</td><td>output</td><td>TCELL61:OUT.SEC2.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION10</td><td>output</td><td>TCELL60:OUT.SEC1.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION11</td><td>output</td><td>TCELL60:OUT.SEC0.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION12</td><td>output</td><td>TCELL60:OUT.BEST7.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION13</td><td>output</td><td>TCELL60:OUT.BEST6.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION14</td><td>output</td><td>TCELL60:OUT.BEST5.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION15</td><td>output</td><td>TCELL60:OUT.BEST4.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION16</td><td>output</td><td>TCELL59:OUT.SEC3.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION17</td><td>output</td><td>TCELL59:OUT.SEC2.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION18</td><td>output</td><td>TCELL59:OUT.SEC1.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION19</td><td>output</td><td>TCELL59:OUT.SEC0.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION2</td><td>output</td><td>TCELL61:OUT.SEC1.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION20</td><td>output</td><td>TCELL59:OUT.BEST7.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION21</td><td>output</td><td>TCELL59:OUT.BEST6.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION22</td><td>output</td><td>TCELL59:OUT.BEST5.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION23</td><td>output</td><td>TCELL59:OUT.BEST4.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION24</td><td>output</td><td>TCELL58:OUT.SEC3.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION25</td><td>output</td><td>TCELL58:OUT.SEC2.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION26</td><td>output</td><td>TCELL58:OUT.SEC1.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION27</td><td>output</td><td>TCELL58:OUT.SEC0.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION28</td><td>output</td><td>TCELL58:OUT.BEST7.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION29</td><td>output</td><td>TCELL58:OUT.BEST6.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION3</td><td>output</td><td>TCELL61:OUT.SEC0.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION30</td><td>output</td><td>TCELL58:OUT.BEST5.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION31</td><td>output</td><td>TCELL58:OUT.BEST4.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION4</td><td>output</td><td>TCELL61:OUT.BEST7.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION5</td><td>output</td><td>TCELL61:OUT.BEST6.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION6</td><td>output</td><td>TCELL61:OUT.BEST5.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION7</td><td>output</td><td>TCELL61:OUT.BEST4.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION8</td><td>output</td><td>TCELL60:OUT.SEC3.TMIN</td></tr>
<tr><td>APUFCMINSTRUCTION9</td><td>output</td><td>TCELL60:OUT.SEC2.TMIN</td></tr>
<tr><td>APUFCMINSTRVALID</td><td>output</td><td>TCELL38:OUT.SEC1.TMIN</td></tr>
<tr><td>APUFCMLOADBYTEEN0</td><td>output</td><td>TCELL39:OUT.SEC0.TMIN</td></tr>
<tr><td>APUFCMLOADBYTEEN1</td><td>output</td><td>TCELL39:OUT.SEC1.TMIN</td></tr>
<tr><td>APUFCMLOADBYTEEN2</td><td>output</td><td>TCELL39:OUT.SEC2.TMIN</td></tr>
<tr><td>APUFCMLOADBYTEEN3</td><td>output</td><td>TCELL39:OUT.SEC3.TMIN</td></tr>
<tr><td>APUFCMLOADDATA0</td><td>output</td><td>TCELL47:OUT.SEC0.TMIN</td></tr>
<tr><td>APUFCMLOADDATA1</td><td>output</td><td>TCELL47:OUT.SEC1.TMIN</td></tr>
<tr><td>APUFCMLOADDATA10</td><td>output</td><td>TCELL45:OUT.SEC2.TMIN</td></tr>
<tr><td>APUFCMLOADDATA11</td><td>output</td><td>TCELL45:OUT.SEC3.TMIN</td></tr>
<tr><td>APUFCMLOADDATA12</td><td>output</td><td>TCELL44:OUT.SEC0.TMIN</td></tr>
<tr><td>APUFCMLOADDATA13</td><td>output</td><td>TCELL44:OUT.SEC1.TMIN</td></tr>
<tr><td>APUFCMLOADDATA14</td><td>output</td><td>TCELL44:OUT.SEC2.TMIN</td></tr>
<tr><td>APUFCMLOADDATA15</td><td>output</td><td>TCELL44:OUT.SEC3.TMIN</td></tr>
<tr><td>APUFCMLOADDATA16</td><td>output</td><td>TCELL43:OUT.SEC0.TMIN</td></tr>
<tr><td>APUFCMLOADDATA17</td><td>output</td><td>TCELL43:OUT.SEC1.TMIN</td></tr>
<tr><td>APUFCMLOADDATA18</td><td>output</td><td>TCELL43:OUT.SEC2.TMIN</td></tr>
<tr><td>APUFCMLOADDATA19</td><td>output</td><td>TCELL43:OUT.SEC3.TMIN</td></tr>
<tr><td>APUFCMLOADDATA2</td><td>output</td><td>TCELL47:OUT.SEC2.TMIN</td></tr>
<tr><td>APUFCMLOADDATA20</td><td>output</td><td>TCELL42:OUT.SEC0.TMIN</td></tr>
<tr><td>APUFCMLOADDATA21</td><td>output</td><td>TCELL42:OUT.SEC1.TMIN</td></tr>
<tr><td>APUFCMLOADDATA22</td><td>output</td><td>TCELL42:OUT.SEC2.TMIN</td></tr>
<tr><td>APUFCMLOADDATA23</td><td>output</td><td>TCELL42:OUT.SEC3.TMIN</td></tr>
<tr><td>APUFCMLOADDATA24</td><td>output</td><td>TCELL41:OUT.SEC0.TMIN</td></tr>
<tr><td>APUFCMLOADDATA25</td><td>output</td><td>TCELL41:OUT.SEC1.TMIN</td></tr>
<tr><td>APUFCMLOADDATA26</td><td>output</td><td>TCELL41:OUT.SEC2.TMIN</td></tr>
<tr><td>APUFCMLOADDATA27</td><td>output</td><td>TCELL41:OUT.SEC3.TMIN</td></tr>
<tr><td>APUFCMLOADDATA28</td><td>output</td><td>TCELL40:OUT.SEC0.TMIN</td></tr>
<tr><td>APUFCMLOADDATA29</td><td>output</td><td>TCELL40:OUT.SEC1.TMIN</td></tr>
<tr><td>APUFCMLOADDATA3</td><td>output</td><td>TCELL47:OUT.SEC3.TMIN</td></tr>
<tr><td>APUFCMLOADDATA30</td><td>output</td><td>TCELL40:OUT.SEC2.TMIN</td></tr>
<tr><td>APUFCMLOADDATA31</td><td>output</td><td>TCELL40:OUT.SEC3.TMIN</td></tr>
<tr><td>APUFCMLOADDATA4</td><td>output</td><td>TCELL46:OUT.SEC0.TMIN</td></tr>
<tr><td>APUFCMLOADDATA5</td><td>output</td><td>TCELL46:OUT.SEC1.TMIN</td></tr>
<tr><td>APUFCMLOADDATA6</td><td>output</td><td>TCELL46:OUT.SEC2.TMIN</td></tr>
<tr><td>APUFCMLOADDATA7</td><td>output</td><td>TCELL46:OUT.SEC3.TMIN</td></tr>
<tr><td>APUFCMLOADDATA8</td><td>output</td><td>TCELL45:OUT.SEC0.TMIN</td></tr>
<tr><td>APUFCMLOADDATA9</td><td>output</td><td>TCELL45:OUT.SEC1.TMIN</td></tr>
<tr><td>APUFCMLOADDVALID</td><td>output</td><td>TCELL37:OUT.SEC0.TMIN</td></tr>
<tr><td>APUFCMOPERANDVALID</td><td>output</td><td>TCELL37:OUT.BEST7.TMIN</td></tr>
<tr><td>APUFCMRADATA0</td><td>output</td><td>TCELL47:OUT.BEST0.TMIN</td></tr>
<tr><td>APUFCMRADATA1</td><td>output</td><td>TCELL47:OUT.BEST1.TMIN</td></tr>
<tr><td>APUFCMRADATA10</td><td>output</td><td>TCELL45:OUT.BEST2.TMIN</td></tr>
<tr><td>APUFCMRADATA11</td><td>output</td><td>TCELL45:OUT.BEST3.TMIN</td></tr>
<tr><td>APUFCMRADATA12</td><td>output</td><td>TCELL44:OUT.BEST0.TMIN</td></tr>
<tr><td>APUFCMRADATA13</td><td>output</td><td>TCELL44:OUT.BEST1.TMIN</td></tr>
<tr><td>APUFCMRADATA14</td><td>output</td><td>TCELL44:OUT.BEST2.TMIN</td></tr>
<tr><td>APUFCMRADATA15</td><td>output</td><td>TCELL44:OUT.BEST3.TMIN</td></tr>
<tr><td>APUFCMRADATA16</td><td>output</td><td>TCELL43:OUT.BEST0.TMIN</td></tr>
<tr><td>APUFCMRADATA17</td><td>output</td><td>TCELL43:OUT.BEST1.TMIN</td></tr>
<tr><td>APUFCMRADATA18</td><td>output</td><td>TCELL43:OUT.BEST2.TMIN</td></tr>
<tr><td>APUFCMRADATA19</td><td>output</td><td>TCELL43:OUT.BEST3.TMIN</td></tr>
<tr><td>APUFCMRADATA2</td><td>output</td><td>TCELL47:OUT.BEST2.TMIN</td></tr>
<tr><td>APUFCMRADATA20</td><td>output</td><td>TCELL42:OUT.BEST0.TMIN</td></tr>
<tr><td>APUFCMRADATA21</td><td>output</td><td>TCELL42:OUT.BEST1.TMIN</td></tr>
<tr><td>APUFCMRADATA22</td><td>output</td><td>TCELL42:OUT.BEST2.TMIN</td></tr>
<tr><td>APUFCMRADATA23</td><td>output</td><td>TCELL42:OUT.BEST3.TMIN</td></tr>
<tr><td>APUFCMRADATA24</td><td>output</td><td>TCELL41:OUT.BEST0.TMIN</td></tr>
<tr><td>APUFCMRADATA25</td><td>output</td><td>TCELL41:OUT.BEST1.TMIN</td></tr>
<tr><td>APUFCMRADATA26</td><td>output</td><td>TCELL41:OUT.BEST2.TMIN</td></tr>
<tr><td>APUFCMRADATA27</td><td>output</td><td>TCELL41:OUT.BEST3.TMIN</td></tr>
<tr><td>APUFCMRADATA28</td><td>output</td><td>TCELL40:OUT.BEST0.TMIN</td></tr>
<tr><td>APUFCMRADATA29</td><td>output</td><td>TCELL40:OUT.BEST1.TMIN</td></tr>
<tr><td>APUFCMRADATA3</td><td>output</td><td>TCELL47:OUT.BEST3.TMIN</td></tr>
<tr><td>APUFCMRADATA30</td><td>output</td><td>TCELL40:OUT.BEST2.TMIN</td></tr>
<tr><td>APUFCMRADATA31</td><td>output</td><td>TCELL40:OUT.BEST3.TMIN</td></tr>
<tr><td>APUFCMRADATA4</td><td>output</td><td>TCELL46:OUT.BEST0.TMIN</td></tr>
<tr><td>APUFCMRADATA5</td><td>output</td><td>TCELL46:OUT.BEST1.TMIN</td></tr>
<tr><td>APUFCMRADATA6</td><td>output</td><td>TCELL46:OUT.BEST2.TMIN</td></tr>
<tr><td>APUFCMRADATA7</td><td>output</td><td>TCELL46:OUT.BEST3.TMIN</td></tr>
<tr><td>APUFCMRADATA8</td><td>output</td><td>TCELL45:OUT.BEST0.TMIN</td></tr>
<tr><td>APUFCMRADATA9</td><td>output</td><td>TCELL45:OUT.BEST1.TMIN</td></tr>
<tr><td>APUFCMRBDATA0</td><td>output</td><td>TCELL47:OUT.BEST4.TMIN</td></tr>
<tr><td>APUFCMRBDATA1</td><td>output</td><td>TCELL47:OUT.BEST5.TMIN</td></tr>
<tr><td>APUFCMRBDATA10</td><td>output</td><td>TCELL45:OUT.BEST6.TMIN</td></tr>
<tr><td>APUFCMRBDATA11</td><td>output</td><td>TCELL45:OUT.BEST7.TMIN</td></tr>
<tr><td>APUFCMRBDATA12</td><td>output</td><td>TCELL44:OUT.BEST4.TMIN</td></tr>
<tr><td>APUFCMRBDATA13</td><td>output</td><td>TCELL44:OUT.BEST5.TMIN</td></tr>
<tr><td>APUFCMRBDATA14</td><td>output</td><td>TCELL44:OUT.BEST6.TMIN</td></tr>
<tr><td>APUFCMRBDATA15</td><td>output</td><td>TCELL44:OUT.BEST7.TMIN</td></tr>
<tr><td>APUFCMRBDATA16</td><td>output</td><td>TCELL43:OUT.BEST4.TMIN</td></tr>
<tr><td>APUFCMRBDATA17</td><td>output</td><td>TCELL43:OUT.BEST5.TMIN</td></tr>
<tr><td>APUFCMRBDATA18</td><td>output</td><td>TCELL43:OUT.BEST6.TMIN</td></tr>
<tr><td>APUFCMRBDATA19</td><td>output</td><td>TCELL43:OUT.BEST7.TMIN</td></tr>
<tr><td>APUFCMRBDATA2</td><td>output</td><td>TCELL47:OUT.BEST6.TMIN</td></tr>
<tr><td>APUFCMRBDATA20</td><td>output</td><td>TCELL42:OUT.BEST4.TMIN</td></tr>
<tr><td>APUFCMRBDATA21</td><td>output</td><td>TCELL42:OUT.BEST5.TMIN</td></tr>
<tr><td>APUFCMRBDATA22</td><td>output</td><td>TCELL42:OUT.BEST6.TMIN</td></tr>
<tr><td>APUFCMRBDATA23</td><td>output</td><td>TCELL42:OUT.BEST7.TMIN</td></tr>
<tr><td>APUFCMRBDATA24</td><td>output</td><td>TCELL41:OUT.BEST4.TMIN</td></tr>
<tr><td>APUFCMRBDATA25</td><td>output</td><td>TCELL41:OUT.BEST5.TMIN</td></tr>
<tr><td>APUFCMRBDATA26</td><td>output</td><td>TCELL41:OUT.BEST6.TMIN</td></tr>
<tr><td>APUFCMRBDATA27</td><td>output</td><td>TCELL41:OUT.BEST7.TMIN</td></tr>
<tr><td>APUFCMRBDATA28</td><td>output</td><td>TCELL40:OUT.BEST4.TMIN</td></tr>
<tr><td>APUFCMRBDATA29</td><td>output</td><td>TCELL40:OUT.BEST5.TMIN</td></tr>
<tr><td>APUFCMRBDATA3</td><td>output</td><td>TCELL47:OUT.BEST7.TMIN</td></tr>
<tr><td>APUFCMRBDATA30</td><td>output</td><td>TCELL40:OUT.BEST6.TMIN</td></tr>
<tr><td>APUFCMRBDATA31</td><td>output</td><td>TCELL40:OUT.BEST7.TMIN</td></tr>
<tr><td>APUFCMRBDATA4</td><td>output</td><td>TCELL46:OUT.BEST4.TMIN</td></tr>
<tr><td>APUFCMRBDATA5</td><td>output</td><td>TCELL46:OUT.BEST5.TMIN</td></tr>
<tr><td>APUFCMRBDATA6</td><td>output</td><td>TCELL46:OUT.BEST6.TMIN</td></tr>
<tr><td>APUFCMRBDATA7</td><td>output</td><td>TCELL46:OUT.BEST7.TMIN</td></tr>
<tr><td>APUFCMRBDATA8</td><td>output</td><td>TCELL45:OUT.BEST4.TMIN</td></tr>
<tr><td>APUFCMRBDATA9</td><td>output</td><td>TCELL45:OUT.BEST5.TMIN</td></tr>
<tr><td>APUFCMWRITEBACKOK</td><td>output</td><td>TCELL38:OUT.BEST5.TMIN</td></tr>
<tr><td>APUFCMXERCA</td><td>output</td><td>TCELL38:OUT.BEST7.TMIN</td></tr>
<tr><td>BISTCE0CONTINUE</td><td>input</td><td>TCELL14:IMUX.CE0</td></tr>
<tr><td>BISTCE0DIAGSHIFTSEL</td><td>input</td><td>TCELL15:IMUX.CE2</td></tr>
<tr><td>BISTCE0LOADIN</td><td>input</td><td>TCELL11:IMUX.SR0</td></tr>
<tr><td>BISTCE0LOADOPCODE</td><td>input</td><td>TCELL15:IMUX.CE3</td></tr>
<tr><td>BISTCE0TESTM1</td><td>input</td><td>TCELL15:IMUX.CE1</td></tr>
<tr><td>BRAMDSOCMCLK</td><td>input</td><td>TCELL55:IMUX.CLK0</td></tr>
<tr><td>BRAMDSOCMRDDBUS0</td><td>input</td><td>TCELL55:IMUX.IMUX0</td></tr>
<tr><td>BRAMDSOCMRDDBUS1</td><td>input</td><td>TCELL55:IMUX.IMUX1</td></tr>
<tr><td>BRAMDSOCMRDDBUS10</td><td>input</td><td>TCELL57:IMUX.IMUX2</td></tr>
<tr><td>BRAMDSOCMRDDBUS11</td><td>input</td><td>TCELL57:IMUX.IMUX3</td></tr>
<tr><td>BRAMDSOCMRDDBUS12</td><td>input</td><td>TCELL58:IMUX.IMUX0</td></tr>
<tr><td>BRAMDSOCMRDDBUS13</td><td>input</td><td>TCELL58:IMUX.IMUX1</td></tr>
<tr><td>BRAMDSOCMRDDBUS14</td><td>input</td><td>TCELL58:IMUX.IMUX2</td></tr>
<tr><td>BRAMDSOCMRDDBUS15</td><td>input</td><td>TCELL58:IMUX.IMUX3</td></tr>
<tr><td>BRAMDSOCMRDDBUS16</td><td>input</td><td>TCELL58:IMUX.IMUX4</td></tr>
<tr><td>BRAMDSOCMRDDBUS17</td><td>input</td><td>TCELL58:IMUX.IMUX5</td></tr>
<tr><td>BRAMDSOCMRDDBUS18</td><td>input</td><td>TCELL58:IMUX.IMUX6</td></tr>
<tr><td>BRAMDSOCMRDDBUS19</td><td>input</td><td>TCELL58:IMUX.IMUX7</td></tr>
<tr><td>BRAMDSOCMRDDBUS2</td><td>input</td><td>TCELL55:IMUX.IMUX2</td></tr>
<tr><td>BRAMDSOCMRDDBUS20</td><td>input</td><td>TCELL59:IMUX.IMUX0</td></tr>
<tr><td>BRAMDSOCMRDDBUS21</td><td>input</td><td>TCELL59:IMUX.IMUX1</td></tr>
<tr><td>BRAMDSOCMRDDBUS22</td><td>input</td><td>TCELL59:IMUX.IMUX2</td></tr>
<tr><td>BRAMDSOCMRDDBUS23</td><td>input</td><td>TCELL59:IMUX.IMUX3</td></tr>
<tr><td>BRAMDSOCMRDDBUS24</td><td>input</td><td>TCELL60:IMUX.IMUX0</td></tr>
<tr><td>BRAMDSOCMRDDBUS25</td><td>input</td><td>TCELL60:IMUX.IMUX1</td></tr>
<tr><td>BRAMDSOCMRDDBUS26</td><td>input</td><td>TCELL60:IMUX.IMUX2</td></tr>
<tr><td>BRAMDSOCMRDDBUS27</td><td>input</td><td>TCELL60:IMUX.IMUX3</td></tr>
<tr><td>BRAMDSOCMRDDBUS28</td><td>input</td><td>TCELL61:IMUX.IMUX0</td></tr>
<tr><td>BRAMDSOCMRDDBUS29</td><td>input</td><td>TCELL61:IMUX.IMUX1</td></tr>
<tr><td>BRAMDSOCMRDDBUS3</td><td>input</td><td>TCELL55:IMUX.IMUX3</td></tr>
<tr><td>BRAMDSOCMRDDBUS30</td><td>input</td><td>TCELL61:IMUX.IMUX2</td></tr>
<tr><td>BRAMDSOCMRDDBUS31</td><td>input</td><td>TCELL61:IMUX.IMUX3</td></tr>
<tr><td>BRAMDSOCMRDDBUS4</td><td>input</td><td>TCELL55:IMUX.IMUX4</td></tr>
<tr><td>BRAMDSOCMRDDBUS5</td><td>input</td><td>TCELL55:IMUX.IMUX5</td></tr>
<tr><td>BRAMDSOCMRDDBUS6</td><td>input</td><td>TCELL55:IMUX.IMUX6</td></tr>
<tr><td>BRAMDSOCMRDDBUS7</td><td>input</td><td>TCELL55:IMUX.IMUX7</td></tr>
<tr><td>BRAMDSOCMRDDBUS8</td><td>input</td><td>TCELL57:IMUX.IMUX0</td></tr>
<tr><td>BRAMDSOCMRDDBUS9</td><td>input</td><td>TCELL57:IMUX.IMUX1</td></tr>
<tr><td>BRAMISOCMCLK</td><td>input</td><td>TCELL54:IMUX.CLK0</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS0</td><td>input</td><td>TCELL54:IMUX.IMUX12</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS1</td><td>input</td><td>TCELL54:IMUX.IMUX13</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS10</td><td>input</td><td>TCELL52:IMUX.IMUX10</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS11</td><td>input</td><td>TCELL52:IMUX.IMUX11</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS12</td><td>input</td><td>TCELL51:IMUX.IMUX8</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS13</td><td>input</td><td>TCELL51:IMUX.IMUX9</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS14</td><td>input</td><td>TCELL51:IMUX.IMUX10</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS15</td><td>input</td><td>TCELL51:IMUX.IMUX11</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS16</td><td>input</td><td>TCELL51:IMUX.IMUX12</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS17</td><td>input</td><td>TCELL51:IMUX.IMUX13</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS18</td><td>input</td><td>TCELL51:IMUX.IMUX14</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS19</td><td>input</td><td>TCELL51:IMUX.IMUX15</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS2</td><td>input</td><td>TCELL54:IMUX.IMUX14</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS20</td><td>input</td><td>TCELL50:IMUX.IMUX8</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS21</td><td>input</td><td>TCELL50:IMUX.IMUX9</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS22</td><td>input</td><td>TCELL50:IMUX.IMUX10</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS23</td><td>input</td><td>TCELL50:IMUX.IMUX11</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS24</td><td>input</td><td>TCELL50:IMUX.IMUX12</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS25</td><td>input</td><td>TCELL50:IMUX.IMUX13</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS26</td><td>input</td><td>TCELL50:IMUX.IMUX14</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS27</td><td>input</td><td>TCELL50:IMUX.IMUX15</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS28</td><td>input</td><td>TCELL49:IMUX.IMUX12</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS29</td><td>input</td><td>TCELL49:IMUX.IMUX13</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS3</td><td>input</td><td>TCELL54:IMUX.IMUX15</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS30</td><td>input</td><td>TCELL49:IMUX.IMUX14</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS31</td><td>input</td><td>TCELL49:IMUX.IMUX15</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS4</td><td>input</td><td>TCELL53:IMUX.IMUX10</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS5</td><td>input</td><td>TCELL53:IMUX.IMUX11</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS6</td><td>input</td><td>TCELL53:IMUX.IMUX12</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS7</td><td>input</td><td>TCELL53:IMUX.IMUX13</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS8</td><td>input</td><td>TCELL52:IMUX.IMUX8</td></tr>
<tr><td>BRAMISOCMDCRRDDBUS9</td><td>input</td><td>TCELL52:IMUX.IMUX9</td></tr>
<tr><td>BRAMISOCMRDDBUS0</td><td>input</td><td>TCELL54:IMUX.IMUX0</td></tr>
<tr><td>BRAMISOCMRDDBUS1</td><td>input</td><td>TCELL54:IMUX.IMUX1</td></tr>
<tr><td>BRAMISOCMRDDBUS10</td><td>input</td><td>TCELL52:IMUX.IMUX2</td></tr>
<tr><td>BRAMISOCMRDDBUS11</td><td>input</td><td>TCELL52:IMUX.IMUX3</td></tr>
<tr><td>BRAMISOCMRDDBUS12</td><td>input</td><td>TCELL51:IMUX.IMUX0</td></tr>
<tr><td>BRAMISOCMRDDBUS13</td><td>input</td><td>TCELL51:IMUX.IMUX1</td></tr>
<tr><td>BRAMISOCMRDDBUS14</td><td>input</td><td>TCELL51:IMUX.IMUX2</td></tr>
<tr><td>BRAMISOCMRDDBUS15</td><td>input</td><td>TCELL51:IMUX.IMUX3</td></tr>
<tr><td>BRAMISOCMRDDBUS16</td><td>input</td><td>TCELL54:IMUX.IMUX4</td></tr>
<tr><td>BRAMISOCMRDDBUS17</td><td>input</td><td>TCELL54:IMUX.IMUX5</td></tr>
<tr><td>BRAMISOCMRDDBUS18</td><td>input</td><td>TCELL54:IMUX.IMUX6</td></tr>
<tr><td>BRAMISOCMRDDBUS19</td><td>input</td><td>TCELL54:IMUX.IMUX7</td></tr>
<tr><td>BRAMISOCMRDDBUS2</td><td>input</td><td>TCELL54:IMUX.IMUX2</td></tr>
<tr><td>BRAMISOCMRDDBUS20</td><td>input</td><td>TCELL53:IMUX.IMUX4</td></tr>
<tr><td>BRAMISOCMRDDBUS21</td><td>input</td><td>TCELL53:IMUX.IMUX5</td></tr>
<tr><td>BRAMISOCMRDDBUS22</td><td>input</td><td>TCELL53:IMUX.IMUX6</td></tr>
<tr><td>BRAMISOCMRDDBUS23</td><td>input</td><td>TCELL53:IMUX.IMUX7</td></tr>
<tr><td>BRAMISOCMRDDBUS24</td><td>input</td><td>TCELL52:IMUX.IMUX4</td></tr>
<tr><td>BRAMISOCMRDDBUS25</td><td>input</td><td>TCELL52:IMUX.IMUX5</td></tr>
<tr><td>BRAMISOCMRDDBUS26</td><td>input</td><td>TCELL52:IMUX.IMUX6</td></tr>
<tr><td>BRAMISOCMRDDBUS27</td><td>input</td><td>TCELL52:IMUX.IMUX7</td></tr>
<tr><td>BRAMISOCMRDDBUS28</td><td>input</td><td>TCELL51:IMUX.IMUX4</td></tr>
<tr><td>BRAMISOCMRDDBUS29</td><td>input</td><td>TCELL51:IMUX.IMUX5</td></tr>
<tr><td>BRAMISOCMRDDBUS3</td><td>input</td><td>TCELL54:IMUX.IMUX3</td></tr>
<tr><td>BRAMISOCMRDDBUS30</td><td>input</td><td>TCELL51:IMUX.IMUX6</td></tr>
<tr><td>BRAMISOCMRDDBUS31</td><td>input</td><td>TCELL51:IMUX.IMUX7</td></tr>
<tr><td>BRAMISOCMRDDBUS32</td><td>input</td><td>TCELL50:IMUX.IMUX0</td></tr>
<tr><td>BRAMISOCMRDDBUS33</td><td>input</td><td>TCELL50:IMUX.IMUX1</td></tr>
<tr><td>BRAMISOCMRDDBUS34</td><td>input</td><td>TCELL50:IMUX.IMUX2</td></tr>
<tr><td>BRAMISOCMRDDBUS35</td><td>input</td><td>TCELL50:IMUX.IMUX3</td></tr>
<tr><td>BRAMISOCMRDDBUS36</td><td>input</td><td>TCELL49:IMUX.IMUX0</td></tr>
<tr><td>BRAMISOCMRDDBUS37</td><td>input</td><td>TCELL49:IMUX.IMUX1</td></tr>
<tr><td>BRAMISOCMRDDBUS38</td><td>input</td><td>TCELL49:IMUX.IMUX2</td></tr>
<tr><td>BRAMISOCMRDDBUS39</td><td>input</td><td>TCELL49:IMUX.IMUX3</td></tr>
<tr><td>BRAMISOCMRDDBUS4</td><td>input</td><td>TCELL53:IMUX.IMUX0</td></tr>
<tr><td>BRAMISOCMRDDBUS40</td><td>input</td><td>TCELL48:IMUX.IMUX0</td></tr>
<tr><td>BRAMISOCMRDDBUS41</td><td>input</td><td>TCELL48:IMUX.IMUX1</td></tr>
<tr><td>BRAMISOCMRDDBUS42</td><td>input</td><td>TCELL48:IMUX.IMUX2</td></tr>
<tr><td>BRAMISOCMRDDBUS43</td><td>input</td><td>TCELL48:IMUX.IMUX3</td></tr>
<tr><td>BRAMISOCMRDDBUS44</td><td>input</td><td>TCELL48:IMUX.IMUX8</td></tr>
<tr><td>BRAMISOCMRDDBUS45</td><td>input</td><td>TCELL48:IMUX.IMUX9</td></tr>
<tr><td>BRAMISOCMRDDBUS46</td><td>input</td><td>TCELL48:IMUX.IMUX10</td></tr>
<tr><td>BRAMISOCMRDDBUS47</td><td>input</td><td>TCELL48:IMUX.IMUX11</td></tr>
<tr><td>BRAMISOCMRDDBUS48</td><td>input</td><td>TCELL50:IMUX.IMUX4</td></tr>
<tr><td>BRAMISOCMRDDBUS49</td><td>input</td><td>TCELL50:IMUX.IMUX5</td></tr>
<tr><td>BRAMISOCMRDDBUS5</td><td>input</td><td>TCELL53:IMUX.IMUX1</td></tr>
<tr><td>BRAMISOCMRDDBUS50</td><td>input</td><td>TCELL50:IMUX.IMUX6</td></tr>
<tr><td>BRAMISOCMRDDBUS51</td><td>input</td><td>TCELL50:IMUX.IMUX7</td></tr>
<tr><td>BRAMISOCMRDDBUS52</td><td>input</td><td>TCELL49:IMUX.IMUX4</td></tr>
<tr><td>BRAMISOCMRDDBUS53</td><td>input</td><td>TCELL49:IMUX.IMUX5</td></tr>
<tr><td>BRAMISOCMRDDBUS54</td><td>input</td><td>TCELL49:IMUX.IMUX6</td></tr>
<tr><td>BRAMISOCMRDDBUS55</td><td>input</td><td>TCELL49:IMUX.IMUX7</td></tr>
<tr><td>BRAMISOCMRDDBUS56</td><td>input</td><td>TCELL48:IMUX.IMUX4</td></tr>
<tr><td>BRAMISOCMRDDBUS57</td><td>input</td><td>TCELL48:IMUX.IMUX5</td></tr>
<tr><td>BRAMISOCMRDDBUS58</td><td>input</td><td>TCELL48:IMUX.IMUX6</td></tr>
<tr><td>BRAMISOCMRDDBUS59</td><td>input</td><td>TCELL48:IMUX.IMUX7</td></tr>
<tr><td>BRAMISOCMRDDBUS6</td><td>input</td><td>TCELL53:IMUX.IMUX2</td></tr>
<tr><td>BRAMISOCMRDDBUS60</td><td>input</td><td>TCELL49:IMUX.IMUX8</td></tr>
<tr><td>BRAMISOCMRDDBUS61</td><td>input</td><td>TCELL49:IMUX.IMUX9</td></tr>
<tr><td>BRAMISOCMRDDBUS62</td><td>input</td><td>TCELL49:IMUX.IMUX10</td></tr>
<tr><td>BRAMISOCMRDDBUS63</td><td>input</td><td>TCELL49:IMUX.IMUX11</td></tr>
<tr><td>BRAMISOCMRDDBUS7</td><td>input</td><td>TCELL53:IMUX.IMUX3</td></tr>
<tr><td>BRAMISOCMRDDBUS8</td><td>input</td><td>TCELL52:IMUX.IMUX0</td></tr>
<tr><td>BRAMISOCMRDDBUS9</td><td>input</td><td>TCELL52:IMUX.IMUX1</td></tr>
<tr><td>C405CPMCLOCKFB</td><td>output</td><td>TCELL36:OUT.SEC3.TMIN</td></tr>
<tr><td>C405CPMCORESLEEPREQ</td><td>output</td><td>TCELL8:OUT.BEST7.TMIN</td></tr>
<tr><td>C405CPMMSRCE</td><td>output</td><td>TCELL8:OUT.SEC0.TMIN</td></tr>
<tr><td>C405CPMMSREE</td><td>output</td><td>TCELL8:OUT.SEC1.TMIN</td></tr>
<tr><td>C405CPMTIMERIRQ</td><td>output</td><td>TCELL8:OUT.SEC2.TMIN</td></tr>
<tr><td>C405CPMTIMERRESETREQ</td><td>output</td><td>TCELL8:OUT.SEC3.TMIN</td></tr>
<tr><td>C405DBGLOADDATAONAPUDBUS</td><td>output</td><td>TCELL12:OUT.SEC3.TMIN</td></tr>
<tr><td>C405DBGMSRWE</td><td>output</td><td>TCELL12:OUT.BEST6.TMIN</td></tr>
<tr><td>C405DBGSTOPACK</td><td>output</td><td>TCELL13:OUT.SEC3.TMIN</td></tr>
<tr><td>C405DBGWBCOMPLETE</td><td>output</td><td>TCELL13:OUT.BEST6.TMIN</td></tr>
<tr><td>C405DBGWBFULL</td><td>output</td><td>TCELL8:OUT.BEST6.TMIN</td></tr>
<tr><td>C405DBGWBIAR0</td><td>output</td><td>TCELL15:OUT.SEC0.TMIN</td></tr>
<tr><td>C405DBGWBIAR1</td><td>output</td><td>TCELL15:OUT.SEC1.TMIN</td></tr>
<tr><td>C405DBGWBIAR10</td><td>output</td><td>TCELL13:OUT.SEC1.TMIN</td></tr>
<tr><td>C405DBGWBIAR11</td><td>output</td><td>TCELL13:OUT.SEC2.TMIN</td></tr>
<tr><td>C405DBGWBIAR12</td><td>output</td><td>TCELL12:OUT.BEST7.TMIN</td></tr>
<tr><td>C405DBGWBIAR13</td><td>output</td><td>TCELL12:OUT.SEC0.TMIN</td></tr>
<tr><td>C405DBGWBIAR14</td><td>output</td><td>TCELL12:OUT.SEC1.TMIN</td></tr>
<tr><td>C405DBGWBIAR15</td><td>output</td><td>TCELL12:OUT.SEC2.TMIN</td></tr>
<tr><td>C405DBGWBIAR16</td><td>output</td><td>TCELL11:OUT.BEST4.TMIN</td></tr>
<tr><td>C405DBGWBIAR17</td><td>output</td><td>TCELL11:OUT.BEST5.TMIN</td></tr>
<tr><td>C405DBGWBIAR18</td><td>output</td><td>TCELL11:OUT.BEST6.TMIN</td></tr>
<tr><td>C405DBGWBIAR19</td><td>output</td><td>TCELL11:OUT.BEST7.TMIN</td></tr>
<tr><td>C405DBGWBIAR2</td><td>output</td><td>TCELL15:OUT.SEC2.TMIN</td></tr>
<tr><td>C405DBGWBIAR20</td><td>output</td><td>TCELL10:OUT.BEST4.TMIN</td></tr>
<tr><td>C405DBGWBIAR21</td><td>output</td><td>TCELL10:OUT.BEST5.TMIN</td></tr>
<tr><td>C405DBGWBIAR22</td><td>output</td><td>TCELL10:OUT.BEST6.TMIN</td></tr>
<tr><td>C405DBGWBIAR23</td><td>output</td><td>TCELL10:OUT.BEST7.TMIN</td></tr>
<tr><td>C405DBGWBIAR24</td><td>output</td><td>TCELL9:OUT.BEST4.TMIN</td></tr>
<tr><td>C405DBGWBIAR25</td><td>output</td><td>TCELL9:OUT.BEST5.TMIN</td></tr>
<tr><td>C405DBGWBIAR26</td><td>output</td><td>TCELL9:OUT.BEST6.TMIN</td></tr>
<tr><td>C405DBGWBIAR27</td><td>output</td><td>TCELL9:OUT.BEST7.TMIN</td></tr>
<tr><td>C405DBGWBIAR28</td><td>output</td><td>TCELL8:OUT.BEST4.TMIN</td></tr>
<tr><td>C405DBGWBIAR29</td><td>output</td><td>TCELL8:OUT.BEST5.TMIN</td></tr>
<tr><td>C405DBGWBIAR3</td><td>output</td><td>TCELL15:OUT.SEC3.TMIN</td></tr>
<tr><td>C405DBGWBIAR4</td><td>output</td><td>TCELL14:OUT.SEC0.TMIN</td></tr>
<tr><td>C405DBGWBIAR5</td><td>output</td><td>TCELL14:OUT.SEC1.TMIN</td></tr>
<tr><td>C405DBGWBIAR6</td><td>output</td><td>TCELL14:OUT.SEC2.TMIN</td></tr>
<tr><td>C405DBGWBIAR7</td><td>output</td><td>TCELL14:OUT.SEC3.TMIN</td></tr>
<tr><td>C405DBGWBIAR8</td><td>output</td><td>TCELL13:OUT.BEST7.TMIN</td></tr>
<tr><td>C405DBGWBIAR9</td><td>output</td><td>TCELL13:OUT.SEC0.TMIN</td></tr>
<tr><td>C405DSOCMCACHEABLE</td><td>output</td><td>TCELL7:OUT.HALF.BOT0.TMIN, TCELL7:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>C405DSOCMGUARDED</td><td>output</td><td>TCELL7:OUT.HALF.BOT1.TMIN, TCELL7:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>C405DSOCMSTRINGMULTIPLE</td><td>output</td><td>TCELL7:OUT.HALF.BOT2.TMIN, TCELL7:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>C405DSOCMU0ATTR</td><td>output</td><td>TCELL7:OUT.HALF.BOT3.TMIN, TCELL7:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>C405ISOCMCACHEABLE</td><td>output</td><td>TCELL49:OUT.HALF.BOT4.TMIN, TCELL49:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>C405ISOCMCONTEXTSYNC</td><td>output</td><td>TCELL49:OUT.HALF.BOT5.TMIN, TCELL49:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>C405ISOCMU0ATTR</td><td>output</td><td>TCELL49:OUT.HALF.BOT6.TMIN, TCELL49:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>C405JTGCAPTUREDR</td><td>output</td><td>TCELL48:OUT.BEST0.TMIN</td></tr>
<tr><td>C405JTGEXTEST</td><td>output</td><td>TCELL48:OUT.BEST1.TMIN</td></tr>
<tr><td>C405JTGPGMOUT</td><td>output</td><td>TCELL48:OUT.BEST2.TMIN</td></tr>
<tr><td>C405JTGSHIFTDR</td><td>output</td><td>TCELL4:OUT.SEC0.TMIN</td></tr>
<tr><td>C405JTGTDO</td><td>output</td><td>TCELL4:OUT.SEC1.TMIN</td></tr>
<tr><td>C405JTGTDOEN</td><td>output</td><td>TCELL4:OUT.SEC2.TMIN</td></tr>
<tr><td>C405JTGUPDATEDR</td><td>output</td><td>TCELL4:OUT.SEC3.TMIN</td></tr>
<tr><td>C405PLBDCUABORT</td><td>output</td><td>TCELL39:OUT.BEST7.TMIN</td></tr>
<tr><td>C405PLBDCUABUS0</td><td>output</td><td>TCELL35:OUT.BEST4.TMIN</td></tr>
<tr><td>C405PLBDCUABUS1</td><td>output</td><td>TCELL35:OUT.BEST5.TMIN</td></tr>
<tr><td>C405PLBDCUABUS10</td><td>output</td><td>TCELL33:OUT.BEST6.TMIN</td></tr>
<tr><td>C405PLBDCUABUS11</td><td>output</td><td>TCELL33:OUT.BEST7.TMIN</td></tr>
<tr><td>C405PLBDCUABUS12</td><td>output</td><td>TCELL32:OUT.BEST4.TMIN</td></tr>
<tr><td>C405PLBDCUABUS13</td><td>output</td><td>TCELL32:OUT.BEST5.TMIN</td></tr>
<tr><td>C405PLBDCUABUS14</td><td>output</td><td>TCELL32:OUT.BEST6.TMIN</td></tr>
<tr><td>C405PLBDCUABUS15</td><td>output</td><td>TCELL32:OUT.BEST7.TMIN</td></tr>
<tr><td>C405PLBDCUABUS16</td><td>output</td><td>TCELL31:OUT.BEST4.TMIN</td></tr>
<tr><td>C405PLBDCUABUS17</td><td>output</td><td>TCELL31:OUT.BEST5.TMIN</td></tr>
<tr><td>C405PLBDCUABUS18</td><td>output</td><td>TCELL31:OUT.BEST6.TMIN</td></tr>
<tr><td>C405PLBDCUABUS19</td><td>output</td><td>TCELL31:OUT.BEST7.TMIN</td></tr>
<tr><td>C405PLBDCUABUS2</td><td>output</td><td>TCELL35:OUT.BEST6.TMIN</td></tr>
<tr><td>C405PLBDCUABUS20</td><td>output</td><td>TCELL30:OUT.BEST4.TMIN</td></tr>
<tr><td>C405PLBDCUABUS21</td><td>output</td><td>TCELL30:OUT.BEST5.TMIN</td></tr>
<tr><td>C405PLBDCUABUS22</td><td>output</td><td>TCELL30:OUT.BEST6.TMIN</td></tr>
<tr><td>C405PLBDCUABUS23</td><td>output</td><td>TCELL30:OUT.BEST7.TMIN</td></tr>
<tr><td>C405PLBDCUABUS24</td><td>output</td><td>TCELL29:OUT.BEST4.TMIN</td></tr>
<tr><td>C405PLBDCUABUS25</td><td>output</td><td>TCELL29:OUT.BEST5.TMIN</td></tr>
<tr><td>C405PLBDCUABUS26</td><td>output</td><td>TCELL29:OUT.BEST6.TMIN</td></tr>
<tr><td>C405PLBDCUABUS27</td><td>output</td><td>TCELL29:OUT.BEST7.TMIN</td></tr>
<tr><td>C405PLBDCUABUS28</td><td>output</td><td>TCELL28:OUT.BEST4.TMIN</td></tr>
<tr><td>C405PLBDCUABUS29</td><td>output</td><td>TCELL28:OUT.BEST5.TMIN</td></tr>
<tr><td>C405PLBDCUABUS3</td><td>output</td><td>TCELL35:OUT.BEST7.TMIN</td></tr>
<tr><td>C405PLBDCUABUS30</td><td>output</td><td>TCELL28:OUT.BEST6.TMIN</td></tr>
<tr><td>C405PLBDCUABUS31</td><td>output</td><td>TCELL28:OUT.BEST7.TMIN</td></tr>
<tr><td>C405PLBDCUABUS4</td><td>output</td><td>TCELL34:OUT.BEST4.TMIN</td></tr>
<tr><td>C405PLBDCUABUS5</td><td>output</td><td>TCELL34:OUT.BEST5.TMIN</td></tr>
<tr><td>C405PLBDCUABUS6</td><td>output</td><td>TCELL34:OUT.BEST6.TMIN</td></tr>
<tr><td>C405PLBDCUABUS7</td><td>output</td><td>TCELL34:OUT.BEST7.TMIN</td></tr>
<tr><td>C405PLBDCUABUS8</td><td>output</td><td>TCELL33:OUT.BEST4.TMIN</td></tr>
<tr><td>C405PLBDCUABUS9</td><td>output</td><td>TCELL33:OUT.BEST5.TMIN</td></tr>
<tr><td>C405PLBDCUBE0</td><td>output</td><td>TCELL36:OUT.BEST4.TMIN</td></tr>
<tr><td>C405PLBDCUBE1</td><td>output</td><td>TCELL36:OUT.BEST5.TMIN</td></tr>
<tr><td>C405PLBDCUBE2</td><td>output</td><td>TCELL36:OUT.BEST6.TMIN</td></tr>
<tr><td>C405PLBDCUBE3</td><td>output</td><td>TCELL36:OUT.BEST7.TMIN</td></tr>
<tr><td>C405PLBDCUBE4</td><td>output</td><td>TCELL26:OUT.BEST4.TMIN</td></tr>
<tr><td>C405PLBDCUBE5</td><td>output</td><td>TCELL26:OUT.BEST5.TMIN</td></tr>
<tr><td>C405PLBDCUBE6</td><td>output</td><td>TCELL26:OUT.BEST6.TMIN</td></tr>
<tr><td>C405PLBDCUBE7</td><td>output</td><td>TCELL26:OUT.BEST7.TMIN</td></tr>
<tr><td>C405PLBDCUCACHEABLE</td><td>output</td><td>TCELL27:OUT.SEC2.TMIN</td></tr>
<tr><td>C405PLBDCUGUARDED</td><td>output</td><td>TCELL37:OUT.BEST4.TMIN</td></tr>
<tr><td>C405PLBDCUPRIORITY0</td><td>output</td><td>TCELL39:OUT.BEST5.TMIN</td></tr>
<tr><td>C405PLBDCUPRIORITY1</td><td>output</td><td>TCELL39:OUT.BEST6.TMIN</td></tr>
<tr><td>C405PLBDCUREQUEST</td><td>output</td><td>TCELL39:OUT.BEST4.TMIN</td></tr>
<tr><td>C405PLBDCURNW</td><td>output</td><td>TCELL37:OUT.BEST6.TMIN</td></tr>
<tr><td>C405PLBDCUSIZE2</td><td>output</td><td>TCELL27:OUT.SEC0.TMIN</td></tr>
<tr><td>C405PLBDCUU0ATTR</td><td>output</td><td>TCELL27:OUT.SEC1.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS0</td><td>output</td><td>TCELL39:OUT.BEST0.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS1</td><td>output</td><td>TCELL39:OUT.BEST1.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS10</td><td>output</td><td>TCELL37:OUT.BEST2.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS11</td><td>output</td><td>TCELL37:OUT.BEST3.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS12</td><td>output</td><td>TCELL36:OUT.BEST0.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS13</td><td>output</td><td>TCELL36:OUT.BEST1.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS14</td><td>output</td><td>TCELL36:OUT.BEST2.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS15</td><td>output</td><td>TCELL36:OUT.BEST3.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS16</td><td>output</td><td>TCELL35:OUT.BEST0.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS17</td><td>output</td><td>TCELL35:OUT.BEST1.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS18</td><td>output</td><td>TCELL35:OUT.BEST2.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS19</td><td>output</td><td>TCELL35:OUT.BEST3.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS2</td><td>output</td><td>TCELL39:OUT.BEST2.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS20</td><td>output</td><td>TCELL34:OUT.BEST0.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS21</td><td>output</td><td>TCELL34:OUT.BEST1.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS22</td><td>output</td><td>TCELL34:OUT.BEST2.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS23</td><td>output</td><td>TCELL34:OUT.BEST3.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS24</td><td>output</td><td>TCELL33:OUT.BEST0.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS25</td><td>output</td><td>TCELL33:OUT.BEST1.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS26</td><td>output</td><td>TCELL33:OUT.BEST2.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS27</td><td>output</td><td>TCELL33:OUT.BEST3.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS28</td><td>output</td><td>TCELL32:OUT.BEST0.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS29</td><td>output</td><td>TCELL32:OUT.BEST1.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS3</td><td>output</td><td>TCELL39:OUT.BEST3.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS30</td><td>output</td><td>TCELL32:OUT.BEST2.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS31</td><td>output</td><td>TCELL32:OUT.BEST3.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS32</td><td>output</td><td>TCELL31:OUT.BEST0.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS33</td><td>output</td><td>TCELL31:OUT.BEST1.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS34</td><td>output</td><td>TCELL31:OUT.BEST2.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS35</td><td>output</td><td>TCELL31:OUT.BEST3.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS36</td><td>output</td><td>TCELL30:OUT.BEST0.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS37</td><td>output</td><td>TCELL30:OUT.BEST1.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS38</td><td>output</td><td>TCELL30:OUT.BEST2.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS39</td><td>output</td><td>TCELL30:OUT.BEST3.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS4</td><td>output</td><td>TCELL38:OUT.BEST0.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS40</td><td>output</td><td>TCELL29:OUT.BEST0.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS41</td><td>output</td><td>TCELL29:OUT.BEST1.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS42</td><td>output</td><td>TCELL29:OUT.BEST2.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS43</td><td>output</td><td>TCELL29:OUT.BEST3.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS44</td><td>output</td><td>TCELL28:OUT.BEST0.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS45</td><td>output</td><td>TCELL28:OUT.BEST1.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS46</td><td>output</td><td>TCELL28:OUT.BEST2.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS47</td><td>output</td><td>TCELL28:OUT.BEST3.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS48</td><td>output</td><td>TCELL27:OUT.BEST0.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS49</td><td>output</td><td>TCELL27:OUT.BEST1.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS5</td><td>output</td><td>TCELL38:OUT.BEST1.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS50</td><td>output</td><td>TCELL27:OUT.BEST2.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS51</td><td>output</td><td>TCELL27:OUT.BEST3.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS52</td><td>output</td><td>TCELL26:OUT.BEST0.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS53</td><td>output</td><td>TCELL26:OUT.BEST1.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS54</td><td>output</td><td>TCELL26:OUT.BEST2.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS55</td><td>output</td><td>TCELL26:OUT.BEST3.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS56</td><td>output</td><td>TCELL25:OUT.BEST0.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS57</td><td>output</td><td>TCELL25:OUT.BEST1.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS58</td><td>output</td><td>TCELL25:OUT.BEST2.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS59</td><td>output</td><td>TCELL25:OUT.BEST3.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS6</td><td>output</td><td>TCELL38:OUT.BEST2.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS60</td><td>output</td><td>TCELL24:OUT.BEST0.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS61</td><td>output</td><td>TCELL24:OUT.BEST1.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS62</td><td>output</td><td>TCELL24:OUT.BEST2.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS63</td><td>output</td><td>TCELL24:OUT.BEST3.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS7</td><td>output</td><td>TCELL38:OUT.BEST3.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS8</td><td>output</td><td>TCELL37:OUT.BEST0.TMIN</td></tr>
<tr><td>C405PLBDCUWRDBUS9</td><td>output</td><td>TCELL37:OUT.BEST1.TMIN</td></tr>
<tr><td>C405PLBDCUWRITETHRU</td><td>output</td><td>TCELL37:OUT.BEST5.TMIN</td></tr>
<tr><td>C405PLBICUABORT</td><td>output</td><td>TCELL27:OUT.BEST7.TMIN</td></tr>
<tr><td>C405PLBICUABUS0</td><td>output</td><td>TCELL35:OUT.SEC0.TMIN</td></tr>
<tr><td>C405PLBICUABUS1</td><td>output</td><td>TCELL35:OUT.SEC1.TMIN</td></tr>
<tr><td>C405PLBICUABUS10</td><td>output</td><td>TCELL33:OUT.SEC2.TMIN</td></tr>
<tr><td>C405PLBICUABUS11</td><td>output</td><td>TCELL33:OUT.SEC3.TMIN</td></tr>
<tr><td>C405PLBICUABUS12</td><td>output</td><td>TCELL32:OUT.SEC0.TMIN</td></tr>
<tr><td>C405PLBICUABUS13</td><td>output</td><td>TCELL32:OUT.SEC1.TMIN</td></tr>
<tr><td>C405PLBICUABUS14</td><td>output</td><td>TCELL32:OUT.SEC2.TMIN</td></tr>
<tr><td>C405PLBICUABUS15</td><td>output</td><td>TCELL32:OUT.SEC3.TMIN</td></tr>
<tr><td>C405PLBICUABUS16</td><td>output</td><td>TCELL31:OUT.SEC0.TMIN</td></tr>
<tr><td>C405PLBICUABUS17</td><td>output</td><td>TCELL31:OUT.SEC1.TMIN</td></tr>
<tr><td>C405PLBICUABUS18</td><td>output</td><td>TCELL31:OUT.SEC2.TMIN</td></tr>
<tr><td>C405PLBICUABUS19</td><td>output</td><td>TCELL31:OUT.SEC3.TMIN</td></tr>
<tr><td>C405PLBICUABUS2</td><td>output</td><td>TCELL35:OUT.SEC2.TMIN</td></tr>
<tr><td>C405PLBICUABUS20</td><td>output</td><td>TCELL30:OUT.SEC0.TMIN</td></tr>
<tr><td>C405PLBICUABUS21</td><td>output</td><td>TCELL30:OUT.SEC1.TMIN</td></tr>
<tr><td>C405PLBICUABUS22</td><td>output</td><td>TCELL30:OUT.SEC2.TMIN</td></tr>
<tr><td>C405PLBICUABUS23</td><td>output</td><td>TCELL30:OUT.SEC3.TMIN</td></tr>
<tr><td>C405PLBICUABUS24</td><td>output</td><td>TCELL29:OUT.SEC0.TMIN</td></tr>
<tr><td>C405PLBICUABUS25</td><td>output</td><td>TCELL29:OUT.SEC1.TMIN</td></tr>
<tr><td>C405PLBICUABUS26</td><td>output</td><td>TCELL29:OUT.SEC2.TMIN</td></tr>
<tr><td>C405PLBICUABUS27</td><td>output</td><td>TCELL29:OUT.SEC3.TMIN</td></tr>
<tr><td>C405PLBICUABUS28</td><td>output</td><td>TCELL28:OUT.SEC0.TMIN</td></tr>
<tr><td>C405PLBICUABUS29</td><td>output</td><td>TCELL28:OUT.SEC1.TMIN</td></tr>
<tr><td>C405PLBICUABUS3</td><td>output</td><td>TCELL35:OUT.SEC3.TMIN</td></tr>
<tr><td>C405PLBICUABUS4</td><td>output</td><td>TCELL34:OUT.SEC0.TMIN</td></tr>
<tr><td>C405PLBICUABUS5</td><td>output</td><td>TCELL34:OUT.SEC1.TMIN</td></tr>
<tr><td>C405PLBICUABUS6</td><td>output</td><td>TCELL34:OUT.SEC2.TMIN</td></tr>
<tr><td>C405PLBICUABUS7</td><td>output</td><td>TCELL34:OUT.SEC3.TMIN</td></tr>
<tr><td>C405PLBICUABUS8</td><td>output</td><td>TCELL33:OUT.SEC0.TMIN</td></tr>
<tr><td>C405PLBICUABUS9</td><td>output</td><td>TCELL33:OUT.SEC1.TMIN</td></tr>
<tr><td>C405PLBICUCACHEABLE</td><td>output</td><td>TCELL27:OUT.SEC3.TMIN</td></tr>
<tr><td>C405PLBICUPRIORITY0</td><td>output</td><td>TCELL27:OUT.BEST5.TMIN</td></tr>
<tr><td>C405PLBICUPRIORITY1</td><td>output</td><td>TCELL27:OUT.BEST6.TMIN</td></tr>
<tr><td>C405PLBICUREQUEST</td><td>output</td><td>TCELL27:OUT.BEST4.TMIN</td></tr>
<tr><td>C405PLBICUSIZE2</td><td>output</td><td>TCELL26:OUT.SEC0.TMIN</td></tr>
<tr><td>C405PLBICUSIZE3</td><td>output</td><td>TCELL26:OUT.SEC1.TMIN</td></tr>
<tr><td>C405PLBICUU0ATTR</td><td>output</td><td>TCELL26:OUT.SEC2.TMIN</td></tr>
<tr><td>C405RSTCHIPRESETREQ</td><td>output</td><td>TCELL9:OUT.SEC1.TMIN</td></tr>
<tr><td>C405RSTCORERESETREQ</td><td>output</td><td>TCELL9:OUT.SEC2.TMIN</td></tr>
<tr><td>C405RSTSYSRESETREQ</td><td>output</td><td>TCELL9:OUT.SEC3.TMIN</td></tr>
<tr><td>C405TESTRESERVE1</td><td>input</td><td>TCELL11:IMUX.SR1</td></tr>
<tr><td>C405TESTRESERVE2</td><td>input</td><td>TCELL11:IMUX.SR2</td></tr>
<tr><td>C405TRCCYCLE</td><td>output</td><td>TCELL26:OUT.SEC3.TMIN</td></tr>
<tr><td>C405TRCEVENEXECUTIONSTATUS0</td><td>output</td><td>TCELL48:OUT.BEST3.TMIN</td></tr>
<tr><td>C405TRCEVENEXECUTIONSTATUS1</td><td>output</td><td>TCELL48:OUT.BEST4.TMIN</td></tr>
<tr><td>C405TRCODDEXECUTIONSTATUS0</td><td>output</td><td>TCELL48:OUT.BEST5.TMIN</td></tr>
<tr><td>C405TRCODDEXECUTIONSTATUS1</td><td>output</td><td>TCELL48:OUT.BEST6.TMIN</td></tr>
<tr><td>C405TRCTRACESTATUS0</td><td>output</td><td>TCELL25:OUT.SEC0.TMIN</td></tr>
<tr><td>C405TRCTRACESTATUS1</td><td>output</td><td>TCELL25:OUT.SEC1.TMIN</td></tr>
<tr><td>C405TRCTRACESTATUS2</td><td>output</td><td>TCELL25:OUT.SEC2.TMIN</td></tr>
<tr><td>C405TRCTRACESTATUS3</td><td>output</td><td>TCELL25:OUT.SEC3.TMIN</td></tr>
<tr><td>C405TRCTRIGGEREVENTOUT</td><td>output</td><td>TCELL25:OUT.BEST7.TMIN</td></tr>
<tr><td>C405TRCTRIGGEREVENTTYPE0</td><td>output</td><td>TCELL24:OUT.BEST4.TMIN</td></tr>
<tr><td>C405TRCTRIGGEREVENTTYPE1</td><td>output</td><td>TCELL24:OUT.BEST5.TMIN</td></tr>
<tr><td>C405TRCTRIGGEREVENTTYPE10</td><td>output</td><td>TCELL25:OUT.BEST6.TMIN</td></tr>
<tr><td>C405TRCTRIGGEREVENTTYPE2</td><td>output</td><td>TCELL24:OUT.BEST6.TMIN</td></tr>
<tr><td>C405TRCTRIGGEREVENTTYPE3</td><td>output</td><td>TCELL24:OUT.BEST7.TMIN</td></tr>
<tr><td>C405TRCTRIGGEREVENTTYPE4</td><td>output</td><td>TCELL24:OUT.SEC0.TMIN</td></tr>
<tr><td>C405TRCTRIGGEREVENTTYPE5</td><td>output</td><td>TCELL24:OUT.SEC1.TMIN</td></tr>
<tr><td>C405TRCTRIGGEREVENTTYPE6</td><td>output</td><td>TCELL24:OUT.SEC2.TMIN</td></tr>
<tr><td>C405TRCTRIGGEREVENTTYPE7</td><td>output</td><td>TCELL24:OUT.SEC3.TMIN</td></tr>
<tr><td>C405TRCTRIGGEREVENTTYPE8</td><td>output</td><td>TCELL25:OUT.BEST4.TMIN</td></tr>
<tr><td>C405TRCTRIGGEREVENTTYPE9</td><td>output</td><td>TCELL25:OUT.BEST5.TMIN</td></tr>
<tr><td>C405XXXMACHINECHECK</td><td>output</td><td>TCELL9:OUT.SEC0.TMIN</td></tr>
<tr><td>CPMC405CLOCK</td><td>input</td><td>TCELL53:IMUX.CLK0</td></tr>
<tr><td>CPMC405CLOCKFBENABLE</td><td>input</td><td>TCELL54:IMUX.SR2</td></tr>
<tr><td>CPMC405CORECLKINACTIVE</td><td>input</td><td>TCELL15:IMUX.IMUX5</td></tr>
<tr><td>CPMC405CPUCLKEN</td><td>input</td><td>TCELL14:IMUX.IMUX9</td></tr>
<tr><td>CPMC405JTAGCLKEN</td><td>input</td><td>TCELL14:IMUX.IMUX10</td></tr>
<tr><td>CPMC405PLBSAMPLECYCLE</td><td>input</td><td>TCELL12:IMUX.IMUX7</td></tr>
<tr><td>CPMC405PLBSAMPLECYCLEALT</td><td>input</td><td>TCELL8:IMUX.IMUX11</td></tr>
<tr><td>CPMC405PLBSYNCCLOCK</td><td>input</td><td>TCELL8:IMUX.IMUX12</td></tr>
<tr><td>CPMC405SYNCBYPASS</td><td>input</td><td>TCELL11:IMUX.IMUX4</td></tr>
<tr><td>CPMC405TIMERCLKEN</td><td>input</td><td>TCELL14:IMUX.IMUX7</td></tr>
<tr><td>CPMC405TIMERTICK</td><td>input</td><td>TCELL14:IMUX.IMUX8</td></tr>
<tr><td>CPMDCRCLK</td><td>input</td><td>TCELL7:IMUX.CLK0</td></tr>
<tr><td>CPMFCMCLK</td><td>input</td><td>TCELL60:IMUX.CLK0</td></tr>
<tr><td>DBGC405DEBUGHALT</td><td>input</td><td>TCELL14:IMUX.IMUX4</td></tr>
<tr><td>DBGC405EXTBUSHOLDACK</td><td>input</td><td>TCELL14:IMUX.IMUX5</td></tr>
<tr><td>DBGC405UNCONDDEBUGEVENT</td><td>input</td><td>TCELL14:IMUX.IMUX6</td></tr>
<tr><td>DCREMACENABLER</td><td>output</td><td>TCELL2:OUT.BEST7.TMIN</td></tr>
<tr><td>DIAGOUT</td><td>output</td><td>TCELL5:OUT.HALF.BOT0.TMIN, TCELL5:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>DSARCVALUE0</td><td>input</td><td>TCELL55:IMUX.CE0</td></tr>
<tr><td>DSARCVALUE1</td><td>input</td><td>TCELL55:IMUX.CE1</td></tr>
<tr><td>DSARCVALUE2</td><td>input</td><td>TCELL55:IMUX.CE2</td></tr>
<tr><td>DSARCVALUE3</td><td>input</td><td>TCELL55:IMUX.CE3</td></tr>
<tr><td>DSARCVALUE4</td><td>input</td><td>TCELL55:IMUX.SR0</td></tr>
<tr><td>DSARCVALUE5</td><td>input</td><td>TCELL55:IMUX.SR1</td></tr>
<tr><td>DSARCVALUE6</td><td>input</td><td>TCELL55:IMUX.SR2</td></tr>
<tr><td>DSARCVALUE7</td><td>input</td><td>TCELL55:IMUX.SR3</td></tr>
<tr><td>DSCNTLVALUE0</td><td>input</td><td>TCELL56:IMUX.CE0</td></tr>
<tr><td>DSCNTLVALUE1</td><td>input</td><td>TCELL56:IMUX.CE1</td></tr>
<tr><td>DSCNTLVALUE2</td><td>input</td><td>TCELL56:IMUX.CE2</td></tr>
<tr><td>DSCNTLVALUE3</td><td>input</td><td>TCELL56:IMUX.CE3</td></tr>
<tr><td>DSCNTLVALUE4</td><td>input</td><td>TCELL56:IMUX.SR0</td></tr>
<tr><td>DSCNTLVALUE5</td><td>input</td><td>TCELL56:IMUX.SR1</td></tr>
<tr><td>DSCNTLVALUE6</td><td>input</td><td>TCELL56:IMUX.SR2</td></tr>
<tr><td>DSCNTLVALUE7</td><td>input</td><td>TCELL56:IMUX.SR3</td></tr>
<tr><td>DSOCMBRAMABUS10</td><td>output</td><td>TCELL21:OUT.SEC2.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS11</td><td>output</td><td>TCELL21:OUT.SEC3.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS12</td><td>output</td><td>TCELL23:OUT.SEC0.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS13</td><td>output</td><td>TCELL23:OUT.SEC1.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS14</td><td>output</td><td>TCELL23:OUT.SEC2.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS15</td><td>output</td><td>TCELL23:OUT.SEC3.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS16</td><td>output</td><td>TCELL56:OUT.BEST4.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS17</td><td>output</td><td>TCELL56:OUT.BEST5.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS18</td><td>output</td><td>TCELL56:OUT.BEST6.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS19</td><td>output</td><td>TCELL56:OUT.BEST7.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS20</td><td>output</td><td>TCELL56:OUT.SEC0.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS21</td><td>output</td><td>TCELL56:OUT.SEC1.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS22</td><td>output</td><td>TCELL56:OUT.SEC2.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS23</td><td>output</td><td>TCELL56:OUT.SEC3.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS24</td><td>output</td><td>TCELL55:OUT.SEC0.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS25</td><td>output</td><td>TCELL55:OUT.SEC1.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS26</td><td>output</td><td>TCELL55:OUT.SEC2.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS27</td><td>output</td><td>TCELL55:OUT.SEC3.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS28</td><td>output</td><td>TCELL57:OUT.SEC0.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS29</td><td>output</td><td>TCELL57:OUT.SEC1.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS8</td><td>output</td><td>TCELL21:OUT.SEC0.TMIN</td></tr>
<tr><td>DSOCMBRAMABUS9</td><td>output</td><td>TCELL21:OUT.SEC1.TMIN</td></tr>
<tr><td>DSOCMBRAMBYTEWRITE0</td><td>output</td><td>TCELL57:OUT.BEST4.TMIN</td></tr>
<tr><td>DSOCMBRAMBYTEWRITE1</td><td>output</td><td>TCELL57:OUT.BEST5.TMIN</td></tr>
<tr><td>DSOCMBRAMBYTEWRITE2</td><td>output</td><td>TCELL57:OUT.BEST6.TMIN</td></tr>
<tr><td>DSOCMBRAMBYTEWRITE3</td><td>output</td><td>TCELL57:OUT.BEST7.TMIN</td></tr>
<tr><td>DSOCMBRAMEN</td><td>output</td><td>TCELL57:OUT.SEC2.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS0</td><td>output</td><td>TCELL55:OUT.BEST0.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS1</td><td>output</td><td>TCELL55:OUT.BEST1.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS10</td><td>output</td><td>TCELL56:OUT.BEST2.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS11</td><td>output</td><td>TCELL56:OUT.BEST3.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS12</td><td>output</td><td>TCELL57:OUT.BEST0.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS13</td><td>output</td><td>TCELL57:OUT.BEST1.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS14</td><td>output</td><td>TCELL57:OUT.BEST2.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS15</td><td>output</td><td>TCELL57:OUT.BEST3.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS16</td><td>output</td><td>TCELL58:OUT.BEST0.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS17</td><td>output</td><td>TCELL58:OUT.BEST1.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS18</td><td>output</td><td>TCELL58:OUT.BEST2.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS19</td><td>output</td><td>TCELL58:OUT.BEST3.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS2</td><td>output</td><td>TCELL55:OUT.BEST2.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS20</td><td>output</td><td>TCELL59:OUT.BEST0.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS21</td><td>output</td><td>TCELL59:OUT.BEST1.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS22</td><td>output</td><td>TCELL59:OUT.BEST2.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS23</td><td>output</td><td>TCELL59:OUT.BEST3.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS24</td><td>output</td><td>TCELL60:OUT.BEST0.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS25</td><td>output</td><td>TCELL60:OUT.BEST1.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS26</td><td>output</td><td>TCELL60:OUT.BEST2.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS27</td><td>output</td><td>TCELL60:OUT.BEST3.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS28</td><td>output</td><td>TCELL61:OUT.BEST0.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS29</td><td>output</td><td>TCELL61:OUT.BEST1.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS3</td><td>output</td><td>TCELL55:OUT.BEST3.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS30</td><td>output</td><td>TCELL61:OUT.BEST2.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS31</td><td>output</td><td>TCELL61:OUT.BEST3.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS4</td><td>output</td><td>TCELL55:OUT.BEST4.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS5</td><td>output</td><td>TCELL55:OUT.BEST5.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS6</td><td>output</td><td>TCELL55:OUT.BEST6.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS7</td><td>output</td><td>TCELL55:OUT.BEST7.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS8</td><td>output</td><td>TCELL56:OUT.BEST0.TMIN</td></tr>
<tr><td>DSOCMBRAMWRDBUS9</td><td>output</td><td>TCELL56:OUT.BEST1.TMIN</td></tr>
<tr><td>DSOCMBUSY</td><td>output</td><td>TCELL38:OUT.SEC0.TMIN</td></tr>
<tr><td>DSOCMRDADDRVALID</td><td>output</td><td>TCELL57:OUT.SEC3.TMIN</td></tr>
<tr><td>DSOCMRWCOMPLETE</td><td>input</td><td>TCELL57:IMUX.IMUX7</td></tr>
<tr><td>DSOCMWRADDRVALID</td><td>output</td><td>TCELL22:OUT.SEC4.TMIN</td></tr>
<tr><td>EICC405CRITINPUTIRQ</td><td>input</td><td>TCELL53:IMUX.IMUX8</td></tr>
<tr><td>EICC405EXTINPUTIRQ</td><td>input</td><td>TCELL53:IMUX.IMUX9</td></tr>
<tr><td>EXTDCRABUS0</td><td>output</td><td>TCELL15:OUT.BEST4.TMIN</td></tr>
<tr><td>EXTDCRABUS1</td><td>output</td><td>TCELL15:OUT.BEST5.TMIN</td></tr>
<tr><td>EXTDCRABUS2</td><td>output</td><td>TCELL15:OUT.BEST6.TMIN</td></tr>
<tr><td>EXTDCRABUS3</td><td>output</td><td>TCELL15:OUT.BEST7.TMIN</td></tr>
<tr><td>EXTDCRABUS4</td><td>output</td><td>TCELL14:OUT.BEST4.TMIN</td></tr>
<tr><td>EXTDCRABUS5</td><td>output</td><td>TCELL14:OUT.BEST5.TMIN</td></tr>
<tr><td>EXTDCRABUS6</td><td>output</td><td>TCELL14:OUT.BEST6.TMIN</td></tr>
<tr><td>EXTDCRABUS7</td><td>output</td><td>TCELL14:OUT.BEST7.TMIN</td></tr>
<tr><td>EXTDCRABUS8</td><td>output</td><td>TCELL13:OUT.BEST5.TMIN</td></tr>
<tr><td>EXTDCRABUS9</td><td>output</td><td>TCELL13:OUT.BEST4.TMIN</td></tr>
<tr><td>EXTDCRACK</td><td>input</td><td>TCELL15:IMUX.IMUX4</td></tr>
<tr><td>EXTDCRDBUSIN0</td><td>input</td><td>TCELL15:IMUX.IMUX0</td></tr>
<tr><td>EXTDCRDBUSIN1</td><td>input</td><td>TCELL15:IMUX.IMUX1</td></tr>
<tr><td>EXTDCRDBUSIN10</td><td>input</td><td>TCELL13:IMUX.IMUX2</td></tr>
<tr><td>EXTDCRDBUSIN11</td><td>input</td><td>TCELL13:IMUX.IMUX3</td></tr>
<tr><td>EXTDCRDBUSIN12</td><td>input</td><td>TCELL12:IMUX.IMUX0</td></tr>
<tr><td>EXTDCRDBUSIN13</td><td>input</td><td>TCELL12:IMUX.IMUX1</td></tr>
<tr><td>EXTDCRDBUSIN14</td><td>input</td><td>TCELL12:IMUX.IMUX2</td></tr>
<tr><td>EXTDCRDBUSIN15</td><td>input</td><td>TCELL12:IMUX.IMUX3</td></tr>
<tr><td>EXTDCRDBUSIN16</td><td>input</td><td>TCELL11:IMUX.IMUX0</td></tr>
<tr><td>EXTDCRDBUSIN17</td><td>input</td><td>TCELL11:IMUX.IMUX1</td></tr>
<tr><td>EXTDCRDBUSIN18</td><td>input</td><td>TCELL11:IMUX.IMUX2</td></tr>
<tr><td>EXTDCRDBUSIN19</td><td>input</td><td>TCELL11:IMUX.IMUX3</td></tr>
<tr><td>EXTDCRDBUSIN2</td><td>input</td><td>TCELL15:IMUX.IMUX2</td></tr>
<tr><td>EXTDCRDBUSIN20</td><td>input</td><td>TCELL10:IMUX.IMUX0</td></tr>
<tr><td>EXTDCRDBUSIN21</td><td>input</td><td>TCELL10:IMUX.IMUX1</td></tr>
<tr><td>EXTDCRDBUSIN22</td><td>input</td><td>TCELL10:IMUX.IMUX2</td></tr>
<tr><td>EXTDCRDBUSIN23</td><td>input</td><td>TCELL10:IMUX.IMUX3</td></tr>
<tr><td>EXTDCRDBUSIN24</td><td>input</td><td>TCELL9:IMUX.IMUX0</td></tr>
<tr><td>EXTDCRDBUSIN25</td><td>input</td><td>TCELL9:IMUX.IMUX1</td></tr>
<tr><td>EXTDCRDBUSIN26</td><td>input</td><td>TCELL9:IMUX.IMUX2</td></tr>
<tr><td>EXTDCRDBUSIN27</td><td>input</td><td>TCELL9:IMUX.IMUX3</td></tr>
<tr><td>EXTDCRDBUSIN28</td><td>input</td><td>TCELL8:IMUX.IMUX0</td></tr>
<tr><td>EXTDCRDBUSIN29</td><td>input</td><td>TCELL8:IMUX.IMUX1</td></tr>
<tr><td>EXTDCRDBUSIN3</td><td>input</td><td>TCELL15:IMUX.IMUX3</td></tr>
<tr><td>EXTDCRDBUSIN30</td><td>input</td><td>TCELL8:IMUX.IMUX2</td></tr>
<tr><td>EXTDCRDBUSIN31</td><td>input</td><td>TCELL8:IMUX.IMUX3</td></tr>
<tr><td>EXTDCRDBUSIN4</td><td>input</td><td>TCELL14:IMUX.IMUX0</td></tr>
<tr><td>EXTDCRDBUSIN5</td><td>input</td><td>TCELL14:IMUX.IMUX1</td></tr>
<tr><td>EXTDCRDBUSIN6</td><td>input</td><td>TCELL14:IMUX.IMUX2</td></tr>
<tr><td>EXTDCRDBUSIN7</td><td>input</td><td>TCELL14:IMUX.IMUX3</td></tr>
<tr><td>EXTDCRDBUSIN8</td><td>input</td><td>TCELL13:IMUX.IMUX0</td></tr>
<tr><td>EXTDCRDBUSIN9</td><td>input</td><td>TCELL13:IMUX.IMUX1</td></tr>
<tr><td>EXTDCRDBUSOUT0</td><td>output</td><td>TCELL15:OUT.BEST0.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT1</td><td>output</td><td>TCELL15:OUT.BEST1.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT10</td><td>output</td><td>TCELL13:OUT.BEST2.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT11</td><td>output</td><td>TCELL13:OUT.BEST3.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT12</td><td>output</td><td>TCELL12:OUT.BEST0.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT13</td><td>output</td><td>TCELL12:OUT.BEST1.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT14</td><td>output</td><td>TCELL12:OUT.BEST2.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT15</td><td>output</td><td>TCELL12:OUT.BEST3.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT16</td><td>output</td><td>TCELL11:OUT.BEST0.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT17</td><td>output</td><td>TCELL11:OUT.BEST1.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT18</td><td>output</td><td>TCELL11:OUT.BEST2.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT19</td><td>output</td><td>TCELL11:OUT.BEST3.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT2</td><td>output</td><td>TCELL15:OUT.BEST2.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT20</td><td>output</td><td>TCELL10:OUT.BEST0.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT21</td><td>output</td><td>TCELL10:OUT.BEST1.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT22</td><td>output</td><td>TCELL10:OUT.BEST2.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT23</td><td>output</td><td>TCELL10:OUT.BEST3.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT24</td><td>output</td><td>TCELL9:OUT.BEST0.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT25</td><td>output</td><td>TCELL9:OUT.BEST1.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT26</td><td>output</td><td>TCELL9:OUT.BEST2.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT27</td><td>output</td><td>TCELL9:OUT.BEST3.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT28</td><td>output</td><td>TCELL8:OUT.BEST0.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT29</td><td>output</td><td>TCELL8:OUT.BEST1.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT3</td><td>output</td><td>TCELL15:OUT.BEST3.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT30</td><td>output</td><td>TCELL8:OUT.BEST2.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT31</td><td>output</td><td>TCELL8:OUT.BEST3.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT4</td><td>output</td><td>TCELL14:OUT.BEST0.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT5</td><td>output</td><td>TCELL14:OUT.BEST1.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT6</td><td>output</td><td>TCELL14:OUT.BEST2.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT7</td><td>output</td><td>TCELL14:OUT.BEST3.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT8</td><td>output</td><td>TCELL13:OUT.BEST0.TMIN</td></tr>
<tr><td>EXTDCRDBUSOUT9</td><td>output</td><td>TCELL13:OUT.BEST1.TMIN</td></tr>
<tr><td>EXTDCRREAD</td><td>output</td><td>TCELL12:OUT.BEST4.TMIN</td></tr>
<tr><td>EXTDCRWRITE</td><td>output</td><td>TCELL12:OUT.BEST5.TMIN</td></tr>
<tr><td>FCMAPUCR0</td><td>input</td><td>TCELL40:IMUX.IMUX4</td></tr>
<tr><td>FCMAPUCR1</td><td>input</td><td>TCELL40:IMUX.IMUX5</td></tr>
<tr><td>FCMAPUCR2</td><td>input</td><td>TCELL40:IMUX.IMUX6</td></tr>
<tr><td>FCMAPUCR3</td><td>input</td><td>TCELL40:IMUX.IMUX7</td></tr>
<tr><td>FCMAPUDCDCREN</td><td>input</td><td>TCELL47:IMUX.IMUX7</td></tr>
<tr><td>FCMAPUDCDFORCEALIGN</td><td>input</td><td>TCELL44:IMUX.IMUX4</td></tr>
<tr><td>FCMAPUDCDFORCEBESTEERING</td><td>input</td><td>TCELL60:IMUX.IMUX4</td></tr>
<tr><td>FCMAPUDCDFPUOP</td><td>input</td><td>TCELL40:IMUX.IMUX10</td></tr>
<tr><td>FCMAPUDCDGPRWRITE</td><td>input</td><td>TCELL61:IMUX.IMUX5</td></tr>
<tr><td>FCMAPUDCDLDSTBYTE</td><td>input</td><td>TCELL56:IMUX.IMUX0</td></tr>
<tr><td>FCMAPUDCDLDSTDW</td><td>input</td><td>TCELL56:IMUX.IMUX3</td></tr>
<tr><td>FCMAPUDCDLDSTHW</td><td>input</td><td>TCELL56:IMUX.IMUX1</td></tr>
<tr><td>FCMAPUDCDLDSTQW</td><td>input</td><td>TCELL56:IMUX.IMUX4</td></tr>
<tr><td>FCMAPUDCDLDSTWD</td><td>input</td><td>TCELL56:IMUX.IMUX2</td></tr>
<tr><td>FCMAPUDCDLOAD</td><td>input</td><td>TCELL57:IMUX.IMUX8</td></tr>
<tr><td>FCMAPUDCDPRIVOP</td><td>input</td><td>TCELL47:IMUX.IMUX6</td></tr>
<tr><td>FCMAPUDCDRAEN</td><td>input</td><td>TCELL61:IMUX.IMUX6</td></tr>
<tr><td>FCMAPUDCDRBEN</td><td>input</td><td>TCELL61:IMUX.IMUX7</td></tr>
<tr><td>FCMAPUDCDSTORE</td><td>input</td><td>TCELL57:IMUX.IMUX9</td></tr>
<tr><td>FCMAPUDCDTRAPBE</td><td>input</td><td>TCELL56:IMUX.IMUX5</td></tr>
<tr><td>FCMAPUDCDTRAPLE</td><td>input</td><td>TCELL56:IMUX.IMUX6</td></tr>
<tr><td>FCMAPUDCDUPDATE</td><td>input</td><td>TCELL61:IMUX.IMUX4</td></tr>
<tr><td>FCMAPUDCDXERCAEN</td><td>input</td><td>TCELL47:IMUX.IMUX4</td></tr>
<tr><td>FCMAPUDCDXEROVEN</td><td>input</td><td>TCELL47:IMUX.IMUX5</td></tr>
<tr><td>FCMAPUDECODEBUSY</td><td>input</td><td>TCELL38:IMUX.IMUX4</td></tr>
<tr><td>FCMAPUDONE</td><td>input</td><td>TCELL40:IMUX.IMUX11</td></tr>
<tr><td>FCMAPUEXCEPTION</td><td>input</td><td>TCELL39:IMUX.IMUX4</td></tr>
<tr><td>FCMAPUEXEBLOCKINGMCO</td><td>input</td><td>TCELL58:IMUX.IMUX8</td></tr>
<tr><td>FCMAPUEXECRFIELD0</td><td>input</td><td>TCELL57:IMUX.IMUX4</td></tr>
<tr><td>FCMAPUEXECRFIELD1</td><td>input</td><td>TCELL57:IMUX.IMUX5</td></tr>
<tr><td>FCMAPUEXECRFIELD2</td><td>input</td><td>TCELL57:IMUX.IMUX6</td></tr>
<tr><td>FCMAPUEXENONBLOCKINGMCO</td><td>input</td><td>TCELL59:IMUX.IMUX4</td></tr>
<tr><td>FCMAPUINSTRACK</td><td>input</td><td>TCELL40:IMUX.IMUX9</td></tr>
<tr><td>FCMAPULOADWAIT</td><td>input</td><td>TCELL56:IMUX.IMUX7</td></tr>
<tr><td>FCMAPURESULT0</td><td>input</td><td>TCELL47:IMUX.IMUX0</td></tr>
<tr><td>FCMAPURESULT1</td><td>input</td><td>TCELL47:IMUX.IMUX1</td></tr>
<tr><td>FCMAPURESULT10</td><td>input</td><td>TCELL45:IMUX.IMUX2</td></tr>
<tr><td>FCMAPURESULT11</td><td>input</td><td>TCELL45:IMUX.IMUX3</td></tr>
<tr><td>FCMAPURESULT12</td><td>input</td><td>TCELL44:IMUX.IMUX0</td></tr>
<tr><td>FCMAPURESULT13</td><td>input</td><td>TCELL44:IMUX.IMUX1</td></tr>
<tr><td>FCMAPURESULT14</td><td>input</td><td>TCELL44:IMUX.IMUX2</td></tr>
<tr><td>FCMAPURESULT15</td><td>input</td><td>TCELL44:IMUX.IMUX3</td></tr>
<tr><td>FCMAPURESULT16</td><td>input</td><td>TCELL43:IMUX.IMUX0</td></tr>
<tr><td>FCMAPURESULT17</td><td>input</td><td>TCELL43:IMUX.IMUX1</td></tr>
<tr><td>FCMAPURESULT18</td><td>input</td><td>TCELL43:IMUX.IMUX2</td></tr>
<tr><td>FCMAPURESULT19</td><td>input</td><td>TCELL43:IMUX.IMUX3</td></tr>
<tr><td>FCMAPURESULT2</td><td>input</td><td>TCELL47:IMUX.IMUX2</td></tr>
<tr><td>FCMAPURESULT20</td><td>input</td><td>TCELL42:IMUX.IMUX0</td></tr>
<tr><td>FCMAPURESULT21</td><td>input</td><td>TCELL42:IMUX.IMUX1</td></tr>
<tr><td>FCMAPURESULT22</td><td>input</td><td>TCELL42:IMUX.IMUX2</td></tr>
<tr><td>FCMAPURESULT23</td><td>input</td><td>TCELL42:IMUX.IMUX3</td></tr>
<tr><td>FCMAPURESULT24</td><td>input</td><td>TCELL41:IMUX.IMUX0</td></tr>
<tr><td>FCMAPURESULT25</td><td>input</td><td>TCELL41:IMUX.IMUX1</td></tr>
<tr><td>FCMAPURESULT26</td><td>input</td><td>TCELL41:IMUX.IMUX2</td></tr>
<tr><td>FCMAPURESULT27</td><td>input</td><td>TCELL41:IMUX.IMUX3</td></tr>
<tr><td>FCMAPURESULT28</td><td>input</td><td>TCELL40:IMUX.IMUX0</td></tr>
<tr><td>FCMAPURESULT29</td><td>input</td><td>TCELL40:IMUX.IMUX1</td></tr>
<tr><td>FCMAPURESULT3</td><td>input</td><td>TCELL47:IMUX.IMUX3</td></tr>
<tr><td>FCMAPURESULT30</td><td>input</td><td>TCELL40:IMUX.IMUX2</td></tr>
<tr><td>FCMAPURESULT31</td><td>input</td><td>TCELL40:IMUX.IMUX3</td></tr>
<tr><td>FCMAPURESULT4</td><td>input</td><td>TCELL46:IMUX.IMUX0</td></tr>
<tr><td>FCMAPURESULT5</td><td>input</td><td>TCELL46:IMUX.IMUX1</td></tr>
<tr><td>FCMAPURESULT6</td><td>input</td><td>TCELL46:IMUX.IMUX2</td></tr>
<tr><td>FCMAPURESULT7</td><td>input</td><td>TCELL46:IMUX.IMUX3</td></tr>
<tr><td>FCMAPURESULT8</td><td>input</td><td>TCELL45:IMUX.IMUX0</td></tr>
<tr><td>FCMAPURESULT9</td><td>input</td><td>TCELL45:IMUX.IMUX1</td></tr>
<tr><td>FCMAPURESULTVALID</td><td>input</td><td>TCELL40:IMUX.IMUX8</td></tr>
<tr><td>FCMAPUSLEEPNOTREADY</td><td>input</td><td>TCELL39:IMUX.IMUX7</td></tr>
<tr><td>FCMAPUXERCA</td><td>input</td><td>TCELL39:IMUX.IMUX5</td></tr>
<tr><td>FCMAPUXEROV</td><td>input</td><td>TCELL39:IMUX.IMUX6</td></tr>
<tr><td>ISARCVALUE0</td><td>input</td><td>TCELL53:IMUX.CE0</td></tr>
<tr><td>ISARCVALUE1</td><td>input</td><td>TCELL53:IMUX.CE1</td></tr>
<tr><td>ISARCVALUE2</td><td>input</td><td>TCELL53:IMUX.CE2</td></tr>
<tr><td>ISARCVALUE3</td><td>input</td><td>TCELL53:IMUX.CE3</td></tr>
<tr><td>ISARCVALUE4</td><td>input</td><td>TCELL53:IMUX.SR0</td></tr>
<tr><td>ISARCVALUE5</td><td>input</td><td>TCELL53:IMUX.SR1</td></tr>
<tr><td>ISARCVALUE6</td><td>input</td><td>TCELL53:IMUX.SR2</td></tr>
<tr><td>ISARCVALUE7</td><td>input</td><td>TCELL53:IMUX.SR3</td></tr>
<tr><td>ISCNTLVALUE0</td><td>input</td><td>TCELL52:IMUX.CE0</td></tr>
<tr><td>ISCNTLVALUE1</td><td>input</td><td>TCELL52:IMUX.CE1</td></tr>
<tr><td>ISCNTLVALUE2</td><td>input</td><td>TCELL52:IMUX.CE2</td></tr>
<tr><td>ISCNTLVALUE3</td><td>input</td><td>TCELL52:IMUX.CE3</td></tr>
<tr><td>ISCNTLVALUE4</td><td>input</td><td>TCELL52:IMUX.SR0</td></tr>
<tr><td>ISCNTLVALUE5</td><td>input</td><td>TCELL52:IMUX.SR1</td></tr>
<tr><td>ISCNTLVALUE6</td><td>input</td><td>TCELL52:IMUX.SR2</td></tr>
<tr><td>ISCNTLVALUE7</td><td>input</td><td>TCELL52:IMUX.SR3</td></tr>
<tr><td>ISOCMBRAMEN</td><td>output</td><td>TCELL53:OUT.BEST2.TMIN</td></tr>
<tr><td>ISOCMBRAMEVENWRITEEN</td><td>output</td><td>TCELL53:OUT.BEST0.TMIN</td></tr>
<tr><td>ISOCMBRAMODDWRITEEN</td><td>output</td><td>TCELL53:OUT.BEST1.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS10</td><td>output</td><td>TCELL53:OUT.BEST5.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS11</td><td>output</td><td>TCELL53:OUT.BEST6.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS12</td><td>output</td><td>TCELL53:OUT.BEST7.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS13</td><td>output</td><td>TCELL53:OUT.SEC0.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS14</td><td>output</td><td>TCELL53:OUT.SEC1.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS15</td><td>output</td><td>TCELL53:OUT.SEC2.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS16</td><td>output</td><td>TCELL53:OUT.SEC3.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS17</td><td>output</td><td>TCELL54:OUT.BEST0.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS18</td><td>output</td><td>TCELL54:OUT.BEST1.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS19</td><td>output</td><td>TCELL54:OUT.BEST2.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS20</td><td>output</td><td>TCELL54:OUT.BEST3.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS21</td><td>output</td><td>TCELL54:OUT.BEST4.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS22</td><td>output</td><td>TCELL54:OUT.BEST5.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS23</td><td>output</td><td>TCELL54:OUT.BEST6.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS24</td><td>output</td><td>TCELL54:OUT.BEST7.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS25</td><td>output</td><td>TCELL54:OUT.SEC0.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS26</td><td>output</td><td>TCELL54:OUT.SEC1.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS27</td><td>output</td><td>TCELL54:OUT.SEC2.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS28</td><td>output</td><td>TCELL54:OUT.SEC3.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS8</td><td>output</td><td>TCELL53:OUT.BEST3.TMIN</td></tr>
<tr><td>ISOCMBRAMRDABUS9</td><td>output</td><td>TCELL53:OUT.BEST4.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS10</td><td>output</td><td>TCELL51:OUT.BEST5.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS11</td><td>output</td><td>TCELL51:OUT.BEST6.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS12</td><td>output</td><td>TCELL51:OUT.BEST7.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS13</td><td>output</td><td>TCELL51:OUT.SEC0.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS14</td><td>output</td><td>TCELL51:OUT.SEC1.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS15</td><td>output</td><td>TCELL51:OUT.SEC2.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS16</td><td>output</td><td>TCELL51:OUT.SEC3.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS17</td><td>output</td><td>TCELL52:OUT.BEST0.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS18</td><td>output</td><td>TCELL52:OUT.BEST1.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS19</td><td>output</td><td>TCELL52:OUT.BEST2.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS20</td><td>output</td><td>TCELL52:OUT.BEST3.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS21</td><td>output</td><td>TCELL52:OUT.BEST4.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS22</td><td>output</td><td>TCELL52:OUT.BEST5.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS23</td><td>output</td><td>TCELL52:OUT.BEST6.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS24</td><td>output</td><td>TCELL52:OUT.BEST7.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS25</td><td>output</td><td>TCELL52:OUT.SEC0.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS26</td><td>output</td><td>TCELL52:OUT.SEC1.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS27</td><td>output</td><td>TCELL52:OUT.SEC2.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS28</td><td>output</td><td>TCELL52:OUT.SEC3.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS8</td><td>output</td><td>TCELL51:OUT.BEST3.TMIN</td></tr>
<tr><td>ISOCMBRAMWRABUS9</td><td>output</td><td>TCELL51:OUT.BEST4.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS0</td><td>output</td><td>TCELL48:OUT.BEST7.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS1</td><td>output</td><td>TCELL48:OUT.SEC0.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS10</td><td>output</td><td>TCELL49:OUT.BEST5.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS11</td><td>output</td><td>TCELL49:OUT.BEST6.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS12</td><td>output</td><td>TCELL49:OUT.BEST7.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS13</td><td>output</td><td>TCELL49:OUT.SEC0.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS14</td><td>output</td><td>TCELL49:OUT.SEC1.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS15</td><td>output</td><td>TCELL49:OUT.SEC2.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS16</td><td>output</td><td>TCELL49:OUT.SEC3.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS17</td><td>output</td><td>TCELL50:OUT.BEST0.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS18</td><td>output</td><td>TCELL50:OUT.BEST1.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS19</td><td>output</td><td>TCELL50:OUT.BEST2.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS2</td><td>output</td><td>TCELL48:OUT.SEC1.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS20</td><td>output</td><td>TCELL50:OUT.BEST3.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS21</td><td>output</td><td>TCELL50:OUT.BEST4.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS22</td><td>output</td><td>TCELL50:OUT.BEST5.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS23</td><td>output</td><td>TCELL50:OUT.BEST6.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS24</td><td>output</td><td>TCELL50:OUT.BEST7.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS25</td><td>output</td><td>TCELL50:OUT.SEC0.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS26</td><td>output</td><td>TCELL50:OUT.SEC1.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS27</td><td>output</td><td>TCELL50:OUT.SEC2.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS28</td><td>output</td><td>TCELL50:OUT.SEC3.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS29</td><td>output</td><td>TCELL51:OUT.BEST0.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS3</td><td>output</td><td>TCELL48:OUT.SEC2.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS30</td><td>output</td><td>TCELL51:OUT.BEST1.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS31</td><td>output</td><td>TCELL51:OUT.BEST2.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS4</td><td>output</td><td>TCELL48:OUT.SEC3.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS5</td><td>output</td><td>TCELL49:OUT.BEST0.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS6</td><td>output</td><td>TCELL49:OUT.BEST1.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS7</td><td>output</td><td>TCELL49:OUT.BEST2.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS8</td><td>output</td><td>TCELL49:OUT.BEST3.TMIN</td></tr>
<tr><td>ISOCMBRAMWRDBUS9</td><td>output</td><td>TCELL49:OUT.BEST4.TMIN</td></tr>
<tr><td>ISOCMDCRBRAMEVENEN</td><td>output</td><td>TCELL0:OUT.SEC1.TMIN</td></tr>
<tr><td>ISOCMDCRBRAMODDEN</td><td>output</td><td>TCELL0:OUT.SEC2.TMIN</td></tr>
<tr><td>ISOCMDCRBRAMRDSELECT</td><td>output</td><td>TCELL0:OUT.SEC3.TMIN</td></tr>
<tr><td>JTGC405BNDSCANTDO</td><td>input</td><td>TCELL54:IMUX.IMUX8</td></tr>
<tr><td>JTGC405TCK</td><td>input</td><td>TCELL52:IMUX.CLK0</td></tr>
<tr><td>JTGC405TDI</td><td>input</td><td>TCELL54:IMUX.IMUX9</td></tr>
<tr><td>JTGC405TMS</td><td>input</td><td>TCELL54:IMUX.IMUX10</td></tr>
<tr><td>JTGC405TRSTNEG</td><td>input</td><td>TCELL54:IMUX.IMUX11</td></tr>
<tr><td>LSSDCE0A</td><td>input</td><td>TCELL15:IMUX.CE0</td></tr>
<tr><td>LSSDCE0CNTLPOINT</td><td>input</td><td>TCELL14:IMUX.CE3</td></tr>
<tr><td>LSSDCE0SCAN</td><td>input</td><td>TCELL14:IMUX.CE2</td></tr>
<tr><td>LSSDCE0TESTM3</td><td>input</td><td>TCELL14:IMUX.CE1</td></tr>
<tr><td>LSSDCE1B</td><td>input</td><td>TCELL15:IMUX.IMUX16</td></tr>
<tr><td>LSSDCE1C1</td><td>input</td><td>TCELL9:IMUX.IMUX13</td></tr>
<tr><td>LSSDCE1C3BIST</td><td>input</td><td>TCELL12:IMUX.IMUX6</td></tr>
<tr><td>LSSDCE1CA1</td><td>input</td><td>TCELL9:IMUX.IMUX14</td></tr>
<tr><td>LSSDCE1CRAM</td><td>input</td><td>TCELL12:IMUX.IMUX5</td></tr>
<tr><td>LSSDSCANIN0</td><td>input</td><td>TCELL9:IMUX.CE0</td></tr>
<tr><td>LSSDSCANIN1</td><td>input</td><td>TCELL9:IMUX.CE1</td></tr>
<tr><td>LSSDSCANIN10</td><td>input</td><td>TCELL11:IMUX.CE2</td></tr>
<tr><td>LSSDSCANIN11</td><td>input</td><td>TCELL11:IMUX.CE3</td></tr>
<tr><td>LSSDSCANIN12</td><td>input</td><td>TCELL12:IMUX.CE0</td></tr>
<tr><td>LSSDSCANIN13</td><td>input</td><td>TCELL12:IMUX.CE1</td></tr>
<tr><td>LSSDSCANIN14</td><td>input</td><td>TCELL12:IMUX.CE2</td></tr>
<tr><td>LSSDSCANIN15</td><td>input</td><td>TCELL12:IMUX.CE3</td></tr>
<tr><td>LSSDSCANIN2</td><td>input</td><td>TCELL9:IMUX.CE2</td></tr>
<tr><td>LSSDSCANIN3</td><td>input</td><td>TCELL9:IMUX.CE3</td></tr>
<tr><td>LSSDSCANIN4</td><td>input</td><td>TCELL10:IMUX.CE0</td></tr>
<tr><td>LSSDSCANIN5</td><td>input</td><td>TCELL10:IMUX.CE1</td></tr>
<tr><td>LSSDSCANIN6</td><td>input</td><td>TCELL10:IMUX.CE2</td></tr>
<tr><td>LSSDSCANIN7</td><td>input</td><td>TCELL10:IMUX.CE3</td></tr>
<tr><td>LSSDSCANIN8</td><td>input</td><td>TCELL11:IMUX.CE0</td></tr>
<tr><td>LSSDSCANIN9</td><td>input</td><td>TCELL11:IMUX.CE1</td></tr>
<tr><td>LSSDSCANOUT0</td><td>output</td><td>TCELL0:OUT.HALF.BOT0.TMIN, TCELL0:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>LSSDSCANOUT1</td><td>output</td><td>TCELL0:OUT.HALF.BOT1.TMIN, TCELL0:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>LSSDSCANOUT10</td><td>output</td><td>TCELL1:OUT.HALF.BOT4.TMIN, TCELL1:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>LSSDSCANOUT11</td><td>output</td><td>TCELL1:OUT.HALF.BOT5.TMIN, TCELL1:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>LSSDSCANOUT12</td><td>output</td><td>TCELL2:OUT.HALF.BOT0.TMIN, TCELL2:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>LSSDSCANOUT13</td><td>output</td><td>TCELL2:OUT.HALF.BOT1.TMIN, TCELL2:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>LSSDSCANOUT14</td><td>output</td><td>TCELL2:OUT.HALF.BOT2.TMIN, TCELL2:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>LSSDSCANOUT15</td><td>output</td><td>TCELL2:OUT.HALF.BOT3.TMIN, TCELL2:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>LSSDSCANOUT2</td><td>output</td><td>TCELL0:OUT.HALF.BOT2.TMIN, TCELL0:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>LSSDSCANOUT3</td><td>output</td><td>TCELL0:OUT.HALF.BOT3.TMIN, TCELL0:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>LSSDSCANOUT4</td><td>output</td><td>TCELL0:OUT.HALF.BOT4.TMIN, TCELL0:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>LSSDSCANOUT5</td><td>output</td><td>TCELL0:OUT.HALF.BOT5.TMIN, TCELL0:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>LSSDSCANOUT6</td><td>output</td><td>TCELL1:OUT.HALF.BOT0.TMIN, TCELL1:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>LSSDSCANOUT7</td><td>output</td><td>TCELL1:OUT.HALF.BOT1.TMIN, TCELL1:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>LSSDSCANOUT8</td><td>output</td><td>TCELL1:OUT.HALF.BOT2.TMIN, TCELL1:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>LSSDSCANOUT9</td><td>output</td><td>TCELL1:OUT.HALF.BOT3.TMIN, TCELL1:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>MCBCPUCLKEN</td><td>input</td><td>TCELL14:IMUX.SR1</td></tr>
<tr><td>MCBJTAGEN</td><td>input</td><td>TCELL14:IMUX.SR0</td></tr>
<tr><td>MCBTIMEREN</td><td>input</td><td>TCELL14:IMUX.SR2</td></tr>
<tr><td>MCPPCRST</td><td>input</td><td>TCELL14:IMUX.SR3</td></tr>
<tr><td>PLBC405DCUADDRACK</td><td>input</td><td>TCELL32:IMUX.IMUX8</td></tr>
<tr><td>PLBC405DCUBUSY</td><td>input</td><td>TCELL32:IMUX.IMUX10</td></tr>
<tr><td>PLBC405DCUERR</td><td>input</td><td>TCELL32:IMUX.IMUX11</td></tr>
<tr><td>PLBC405DCURDDACK</td><td>input</td><td>TCELL33:IMUX.IMUX11</td></tr>
<tr><td>PLBC405DCURDDBUS0</td><td>input</td><td>TCELL41:IMUX.IMUX4</td></tr>
<tr><td>PLBC405DCURDDBUS1</td><td>input</td><td>TCELL41:IMUX.IMUX5</td></tr>
<tr><td>PLBC405DCURDDBUS10</td><td>input</td><td>TCELL37:IMUX.IMUX2</td></tr>
<tr><td>PLBC405DCURDDBUS11</td><td>input</td><td>TCELL37:IMUX.IMUX3</td></tr>
<tr><td>PLBC405DCURDDBUS12</td><td>input</td><td>TCELL36:IMUX.IMUX0</td></tr>
<tr><td>PLBC405DCURDDBUS13</td><td>input</td><td>TCELL36:IMUX.IMUX1</td></tr>
<tr><td>PLBC405DCURDDBUS14</td><td>input</td><td>TCELL36:IMUX.IMUX2</td></tr>
<tr><td>PLBC405DCURDDBUS15</td><td>input</td><td>TCELL36:IMUX.IMUX3</td></tr>
<tr><td>PLBC405DCURDDBUS16</td><td>input</td><td>TCELL35:IMUX.IMUX0</td></tr>
<tr><td>PLBC405DCURDDBUS17</td><td>input</td><td>TCELL35:IMUX.IMUX1</td></tr>
<tr><td>PLBC405DCURDDBUS18</td><td>input</td><td>TCELL35:IMUX.IMUX2</td></tr>
<tr><td>PLBC405DCURDDBUS19</td><td>input</td><td>TCELL35:IMUX.IMUX3</td></tr>
<tr><td>PLBC405DCURDDBUS2</td><td>input</td><td>TCELL41:IMUX.IMUX6</td></tr>
<tr><td>PLBC405DCURDDBUS20</td><td>input</td><td>TCELL34:IMUX.IMUX0</td></tr>
<tr><td>PLBC405DCURDDBUS21</td><td>input</td><td>TCELL34:IMUX.IMUX1</td></tr>
<tr><td>PLBC405DCURDDBUS22</td><td>input</td><td>TCELL34:IMUX.IMUX2</td></tr>
<tr><td>PLBC405DCURDDBUS23</td><td>input</td><td>TCELL34:IMUX.IMUX3</td></tr>
<tr><td>PLBC405DCURDDBUS24</td><td>input</td><td>TCELL33:IMUX.IMUX0</td></tr>
<tr><td>PLBC405DCURDDBUS25</td><td>input</td><td>TCELL33:IMUX.IMUX1</td></tr>
<tr><td>PLBC405DCURDDBUS26</td><td>input</td><td>TCELL33:IMUX.IMUX2</td></tr>
<tr><td>PLBC405DCURDDBUS27</td><td>input</td><td>TCELL33:IMUX.IMUX3</td></tr>
<tr><td>PLBC405DCURDDBUS28</td><td>input</td><td>TCELL32:IMUX.IMUX0</td></tr>
<tr><td>PLBC405DCURDDBUS29</td><td>input</td><td>TCELL32:IMUX.IMUX1</td></tr>
<tr><td>PLBC405DCURDDBUS3</td><td>input</td><td>TCELL41:IMUX.IMUX7</td></tr>
<tr><td>PLBC405DCURDDBUS30</td><td>input</td><td>TCELL32:IMUX.IMUX2</td></tr>
<tr><td>PLBC405DCURDDBUS31</td><td>input</td><td>TCELL32:IMUX.IMUX3</td></tr>
<tr><td>PLBC405DCURDDBUS32</td><td>input</td><td>TCELL31:IMUX.IMUX0</td></tr>
<tr><td>PLBC405DCURDDBUS33</td><td>input</td><td>TCELL31:IMUX.IMUX1</td></tr>
<tr><td>PLBC405DCURDDBUS34</td><td>input</td><td>TCELL31:IMUX.IMUX2</td></tr>
<tr><td>PLBC405DCURDDBUS35</td><td>input</td><td>TCELL31:IMUX.IMUX3</td></tr>
<tr><td>PLBC405DCURDDBUS36</td><td>input</td><td>TCELL30:IMUX.IMUX0</td></tr>
<tr><td>PLBC405DCURDDBUS37</td><td>input</td><td>TCELL30:IMUX.IMUX1</td></tr>
<tr><td>PLBC405DCURDDBUS38</td><td>input</td><td>TCELL30:IMUX.IMUX2</td></tr>
<tr><td>PLBC405DCURDDBUS39</td><td>input</td><td>TCELL30:IMUX.IMUX3</td></tr>
<tr><td>PLBC405DCURDDBUS4</td><td>input</td><td>TCELL39:IMUX.IMUX0</td></tr>
<tr><td>PLBC405DCURDDBUS40</td><td>input</td><td>TCELL29:IMUX.IMUX0</td></tr>
<tr><td>PLBC405DCURDDBUS41</td><td>input</td><td>TCELL29:IMUX.IMUX1</td></tr>
<tr><td>PLBC405DCURDDBUS42</td><td>input</td><td>TCELL29:IMUX.IMUX2</td></tr>
<tr><td>PLBC405DCURDDBUS43</td><td>input</td><td>TCELL29:IMUX.IMUX3</td></tr>
<tr><td>PLBC405DCURDDBUS44</td><td>input</td><td>TCELL28:IMUX.IMUX0</td></tr>
<tr><td>PLBC405DCURDDBUS45</td><td>input</td><td>TCELL28:IMUX.IMUX1</td></tr>
<tr><td>PLBC405DCURDDBUS46</td><td>input</td><td>TCELL28:IMUX.IMUX2</td></tr>
<tr><td>PLBC405DCURDDBUS47</td><td>input</td><td>TCELL28:IMUX.IMUX3</td></tr>
<tr><td>PLBC405DCURDDBUS48</td><td>input</td><td>TCELL27:IMUX.IMUX0</td></tr>
<tr><td>PLBC405DCURDDBUS49</td><td>input</td><td>TCELL27:IMUX.IMUX1</td></tr>
<tr><td>PLBC405DCURDDBUS5</td><td>input</td><td>TCELL39:IMUX.IMUX1</td></tr>
<tr><td>PLBC405DCURDDBUS50</td><td>input</td><td>TCELL27:IMUX.IMUX2</td></tr>
<tr><td>PLBC405DCURDDBUS51</td><td>input</td><td>TCELL27:IMUX.IMUX3</td></tr>
<tr><td>PLBC405DCURDDBUS52</td><td>input</td><td>TCELL26:IMUX.IMUX0</td></tr>
<tr><td>PLBC405DCURDDBUS53</td><td>input</td><td>TCELL26:IMUX.IMUX1</td></tr>
<tr><td>PLBC405DCURDDBUS54</td><td>input</td><td>TCELL26:IMUX.IMUX2</td></tr>
<tr><td>PLBC405DCURDDBUS55</td><td>input</td><td>TCELL26:IMUX.IMUX3</td></tr>
<tr><td>PLBC405DCURDDBUS56</td><td>input</td><td>TCELL25:IMUX.IMUX0</td></tr>
<tr><td>PLBC405DCURDDBUS57</td><td>input</td><td>TCELL25:IMUX.IMUX1</td></tr>
<tr><td>PLBC405DCURDDBUS58</td><td>input</td><td>TCELL25:IMUX.IMUX2</td></tr>
<tr><td>PLBC405DCURDDBUS59</td><td>input</td><td>TCELL25:IMUX.IMUX3</td></tr>
<tr><td>PLBC405DCURDDBUS6</td><td>input</td><td>TCELL39:IMUX.IMUX2</td></tr>
<tr><td>PLBC405DCURDDBUS60</td><td>input</td><td>TCELL24:IMUX.IMUX0</td></tr>
<tr><td>PLBC405DCURDDBUS61</td><td>input</td><td>TCELL24:IMUX.IMUX1</td></tr>
<tr><td>PLBC405DCURDDBUS62</td><td>input</td><td>TCELL24:IMUX.IMUX2</td></tr>
<tr><td>PLBC405DCURDDBUS63</td><td>input</td><td>TCELL24:IMUX.IMUX3</td></tr>
<tr><td>PLBC405DCURDDBUS7</td><td>input</td><td>TCELL39:IMUX.IMUX3</td></tr>
<tr><td>PLBC405DCURDDBUS8</td><td>input</td><td>TCELL37:IMUX.IMUX0</td></tr>
<tr><td>PLBC405DCURDDBUS9</td><td>input</td><td>TCELL37:IMUX.IMUX1</td></tr>
<tr><td>PLBC405DCURDWDADDR1</td><td>input</td><td>TCELL33:IMUX.IMUX8</td></tr>
<tr><td>PLBC405DCURDWDADDR2</td><td>input</td><td>TCELL33:IMUX.IMUX9</td></tr>
<tr><td>PLBC405DCURDWDADDR3</td><td>input</td><td>TCELL33:IMUX.IMUX10</td></tr>
<tr><td>PLBC405DCUSSIZE1</td><td>input</td><td>TCELL32:IMUX.IMUX9</td></tr>
<tr><td>PLBC405DCUWRDACK</td><td>input</td><td>TCELL34:IMUX.IMUX8</td></tr>
<tr><td>PLBC405ICUADDRACK</td><td>input</td><td>TCELL31:IMUX.IMUX8</td></tr>
<tr><td>PLBC405ICUBUSY</td><td>input</td><td>TCELL31:IMUX.IMUX10</td></tr>
<tr><td>PLBC405ICUERR</td><td>input</td><td>TCELL31:IMUX.IMUX11</td></tr>
<tr><td>PLBC405ICURDDACK</td><td>input</td><td>TCELL30:IMUX.IMUX11</td></tr>
<tr><td>PLBC405ICURDDBUS0</td><td>input</td><td>TCELL40:IMUX.IMUX12</td></tr>
<tr><td>PLBC405ICURDDBUS1</td><td>input</td><td>TCELL40:IMUX.IMUX13</td></tr>
<tr><td>PLBC405ICURDDBUS10</td><td>input</td><td>TCELL37:IMUX.IMUX6</td></tr>
<tr><td>PLBC405ICURDDBUS11</td><td>input</td><td>TCELL37:IMUX.IMUX7</td></tr>
<tr><td>PLBC405ICURDDBUS12</td><td>input</td><td>TCELL36:IMUX.IMUX4</td></tr>
<tr><td>PLBC405ICURDDBUS13</td><td>input</td><td>TCELL36:IMUX.IMUX5</td></tr>
<tr><td>PLBC405ICURDDBUS14</td><td>input</td><td>TCELL36:IMUX.IMUX6</td></tr>
<tr><td>PLBC405ICURDDBUS15</td><td>input</td><td>TCELL36:IMUX.IMUX7</td></tr>
<tr><td>PLBC405ICURDDBUS16</td><td>input</td><td>TCELL35:IMUX.IMUX4</td></tr>
<tr><td>PLBC405ICURDDBUS17</td><td>input</td><td>TCELL35:IMUX.IMUX5</td></tr>
<tr><td>PLBC405ICURDDBUS18</td><td>input</td><td>TCELL35:IMUX.IMUX6</td></tr>
<tr><td>PLBC405ICURDDBUS19</td><td>input</td><td>TCELL35:IMUX.IMUX7</td></tr>
<tr><td>PLBC405ICURDDBUS2</td><td>input</td><td>TCELL40:IMUX.IMUX14</td></tr>
<tr><td>PLBC405ICURDDBUS20</td><td>input</td><td>TCELL34:IMUX.IMUX4</td></tr>
<tr><td>PLBC405ICURDDBUS21</td><td>input</td><td>TCELL34:IMUX.IMUX5</td></tr>
<tr><td>PLBC405ICURDDBUS22</td><td>input</td><td>TCELL34:IMUX.IMUX6</td></tr>
<tr><td>PLBC405ICURDDBUS23</td><td>input</td><td>TCELL34:IMUX.IMUX7</td></tr>
<tr><td>PLBC405ICURDDBUS24</td><td>input</td><td>TCELL33:IMUX.IMUX4</td></tr>
<tr><td>PLBC405ICURDDBUS25</td><td>input</td><td>TCELL33:IMUX.IMUX5</td></tr>
<tr><td>PLBC405ICURDDBUS26</td><td>input</td><td>TCELL33:IMUX.IMUX6</td></tr>
<tr><td>PLBC405ICURDDBUS27</td><td>input</td><td>TCELL33:IMUX.IMUX7</td></tr>
<tr><td>PLBC405ICURDDBUS28</td><td>input</td><td>TCELL32:IMUX.IMUX4</td></tr>
<tr><td>PLBC405ICURDDBUS29</td><td>input</td><td>TCELL32:IMUX.IMUX5</td></tr>
<tr><td>PLBC405ICURDDBUS3</td><td>input</td><td>TCELL40:IMUX.IMUX15</td></tr>
<tr><td>PLBC405ICURDDBUS30</td><td>input</td><td>TCELL32:IMUX.IMUX6</td></tr>
<tr><td>PLBC405ICURDDBUS31</td><td>input</td><td>TCELL32:IMUX.IMUX7</td></tr>
<tr><td>PLBC405ICURDDBUS32</td><td>input</td><td>TCELL31:IMUX.IMUX4</td></tr>
<tr><td>PLBC405ICURDDBUS33</td><td>input</td><td>TCELL31:IMUX.IMUX5</td></tr>
<tr><td>PLBC405ICURDDBUS34</td><td>input</td><td>TCELL31:IMUX.IMUX6</td></tr>
<tr><td>PLBC405ICURDDBUS35</td><td>input</td><td>TCELL31:IMUX.IMUX7</td></tr>
<tr><td>PLBC405ICURDDBUS36</td><td>input</td><td>TCELL30:IMUX.IMUX4</td></tr>
<tr><td>PLBC405ICURDDBUS37</td><td>input</td><td>TCELL30:IMUX.IMUX5</td></tr>
<tr><td>PLBC405ICURDDBUS38</td><td>input</td><td>TCELL30:IMUX.IMUX6</td></tr>
<tr><td>PLBC405ICURDDBUS39</td><td>input</td><td>TCELL30:IMUX.IMUX7</td></tr>
<tr><td>PLBC405ICURDDBUS4</td><td>input</td><td>TCELL38:IMUX.IMUX0</td></tr>
<tr><td>PLBC405ICURDDBUS40</td><td>input</td><td>TCELL29:IMUX.IMUX4</td></tr>
<tr><td>PLBC405ICURDDBUS41</td><td>input</td><td>TCELL29:IMUX.IMUX5</td></tr>
<tr><td>PLBC405ICURDDBUS42</td><td>input</td><td>TCELL29:IMUX.IMUX6</td></tr>
<tr><td>PLBC405ICURDDBUS43</td><td>input</td><td>TCELL29:IMUX.IMUX7</td></tr>
<tr><td>PLBC405ICURDDBUS44</td><td>input</td><td>TCELL28:IMUX.IMUX4</td></tr>
<tr><td>PLBC405ICURDDBUS45</td><td>input</td><td>TCELL28:IMUX.IMUX5</td></tr>
<tr><td>PLBC405ICURDDBUS46</td><td>input</td><td>TCELL28:IMUX.IMUX6</td></tr>
<tr><td>PLBC405ICURDDBUS47</td><td>input</td><td>TCELL28:IMUX.IMUX7</td></tr>
<tr><td>PLBC405ICURDDBUS48</td><td>input</td><td>TCELL27:IMUX.IMUX4</td></tr>
<tr><td>PLBC405ICURDDBUS49</td><td>input</td><td>TCELL27:IMUX.IMUX5</td></tr>
<tr><td>PLBC405ICURDDBUS5</td><td>input</td><td>TCELL38:IMUX.IMUX1</td></tr>
<tr><td>PLBC405ICURDDBUS50</td><td>input</td><td>TCELL27:IMUX.IMUX6</td></tr>
<tr><td>PLBC405ICURDDBUS51</td><td>input</td><td>TCELL27:IMUX.IMUX7</td></tr>
<tr><td>PLBC405ICURDDBUS52</td><td>input</td><td>TCELL26:IMUX.IMUX4</td></tr>
<tr><td>PLBC405ICURDDBUS53</td><td>input</td><td>TCELL26:IMUX.IMUX5</td></tr>
<tr><td>PLBC405ICURDDBUS54</td><td>input</td><td>TCELL26:IMUX.IMUX6</td></tr>
<tr><td>PLBC405ICURDDBUS55</td><td>input</td><td>TCELL26:IMUX.IMUX7</td></tr>
<tr><td>PLBC405ICURDDBUS56</td><td>input</td><td>TCELL25:IMUX.IMUX4</td></tr>
<tr><td>PLBC405ICURDDBUS57</td><td>input</td><td>TCELL25:IMUX.IMUX5</td></tr>
<tr><td>PLBC405ICURDDBUS58</td><td>input</td><td>TCELL25:IMUX.IMUX6</td></tr>
<tr><td>PLBC405ICURDDBUS59</td><td>input</td><td>TCELL25:IMUX.IMUX7</td></tr>
<tr><td>PLBC405ICURDDBUS6</td><td>input</td><td>TCELL38:IMUX.IMUX2</td></tr>
<tr><td>PLBC405ICURDDBUS60</td><td>input</td><td>TCELL24:IMUX.IMUX4</td></tr>
<tr><td>PLBC405ICURDDBUS61</td><td>input</td><td>TCELL24:IMUX.IMUX5</td></tr>
<tr><td>PLBC405ICURDDBUS62</td><td>input</td><td>TCELL24:IMUX.IMUX6</td></tr>
<tr><td>PLBC405ICURDDBUS63</td><td>input</td><td>TCELL24:IMUX.IMUX7</td></tr>
<tr><td>PLBC405ICURDDBUS7</td><td>input</td><td>TCELL38:IMUX.IMUX3</td></tr>
<tr><td>PLBC405ICURDDBUS8</td><td>input</td><td>TCELL37:IMUX.IMUX4</td></tr>
<tr><td>PLBC405ICURDDBUS9</td><td>input</td><td>TCELL37:IMUX.IMUX5</td></tr>
<tr><td>PLBC405ICURDWDADDR1</td><td>input</td><td>TCELL30:IMUX.IMUX8</td></tr>
<tr><td>PLBC405ICURDWDADDR2</td><td>input</td><td>TCELL30:IMUX.IMUX9</td></tr>
<tr><td>PLBC405ICURDWDADDR3</td><td>input</td><td>TCELL30:IMUX.IMUX10</td></tr>
<tr><td>PLBC405ICUSSIZE1</td><td>input</td><td>TCELL31:IMUX.IMUX9</td></tr>
<tr><td>PLBCLK</td><td>input</td><td>TCELL51:IMUX.CLK0</td></tr>
<tr><td>RSTC405RESETCHIP</td><td>input</td><td>TCELL9:IMUX.IMUX5</td></tr>
<tr><td>RSTC405RESETCORE</td><td>input</td><td>TCELL9:IMUX.IMUX4</td></tr>
<tr><td>RSTC405RESETSYS</td><td>input</td><td>TCELL9:IMUX.IMUX6</td></tr>
<tr><td>TESTSELI</td><td>input</td><td>TCELL7:IMUX.CE1</td></tr>
<tr><td>TIEAPUCONTROL0</td><td>input</td><td>TCELL58:IMUX.SR3</td></tr>
<tr><td>TIEAPUCONTROL1</td><td>input</td><td>TCELL58:IMUX.SR2</td></tr>
<tr><td>TIEAPUCONTROL10</td><td>input</td><td>TCELL57:IMUX.SR1</td></tr>
<tr><td>TIEAPUCONTROL11</td><td>input</td><td>TCELL57:IMUX.SR0</td></tr>
<tr><td>TIEAPUCONTROL12</td><td>input</td><td>TCELL57:IMUX.CE3</td></tr>
<tr><td>TIEAPUCONTROL13</td><td>input</td><td>TCELL57:IMUX.CE2</td></tr>
<tr><td>TIEAPUCONTROL14</td><td>input</td><td>TCELL57:IMUX.CE1</td></tr>
<tr><td>TIEAPUCONTROL15</td><td>input</td><td>TCELL57:IMUX.CE0</td></tr>
<tr><td>TIEAPUCONTROL2</td><td>input</td><td>TCELL58:IMUX.SR1</td></tr>
<tr><td>TIEAPUCONTROL3</td><td>input</td><td>TCELL58:IMUX.SR0</td></tr>
<tr><td>TIEAPUCONTROL4</td><td>input</td><td>TCELL58:IMUX.CE3</td></tr>
<tr><td>TIEAPUCONTROL5</td><td>input</td><td>TCELL58:IMUX.CE2</td></tr>
<tr><td>TIEAPUCONTROL6</td><td>input</td><td>TCELL58:IMUX.CE1</td></tr>
<tr><td>TIEAPUCONTROL7</td><td>input</td><td>TCELL58:IMUX.CE0</td></tr>
<tr><td>TIEAPUCONTROL8</td><td>input</td><td>TCELL57:IMUX.SR3</td></tr>
<tr><td>TIEAPUCONTROL9</td><td>input</td><td>TCELL57:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI10</td><td>input</td><td>TCELL47:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI11</td><td>input</td><td>TCELL47:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI110</td><td>input</td><td>TCELL46:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI111</td><td>input</td><td>TCELL46:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI112</td><td>input</td><td>TCELL46:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI113</td><td>input</td><td>TCELL46:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI114</td><td>input</td><td>TCELL46:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI115</td><td>input</td><td>TCELL46:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI116</td><td>input</td><td>TCELL45:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI117</td><td>input</td><td>TCELL45:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI118</td><td>input</td><td>TCELL45:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI119</td><td>input</td><td>TCELL45:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI12</td><td>input</td><td>TCELL47:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI120</td><td>input</td><td>TCELL45:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI121</td><td>input</td><td>TCELL45:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI122</td><td>input</td><td>TCELL45:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI123</td><td>input</td><td>TCELL45:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI13</td><td>input</td><td>TCELL47:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI14</td><td>input</td><td>TCELL47:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI15</td><td>input</td><td>TCELL47:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI16</td><td>input</td><td>TCELL47:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI17</td><td>input</td><td>TCELL47:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI18</td><td>input</td><td>TCELL46:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI19</td><td>input</td><td>TCELL46:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI20</td><td>input</td><td>TCELL44:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI21</td><td>input</td><td>TCELL44:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI210</td><td>input</td><td>TCELL43:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI211</td><td>input</td><td>TCELL43:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI212</td><td>input</td><td>TCELL43:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI213</td><td>input</td><td>TCELL43:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI214</td><td>input</td><td>TCELL43:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI215</td><td>input</td><td>TCELL43:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI216</td><td>input</td><td>TCELL42:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI217</td><td>input</td><td>TCELL42:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI218</td><td>input</td><td>TCELL42:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI219</td><td>input</td><td>TCELL42:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI22</td><td>input</td><td>TCELL44:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI220</td><td>input</td><td>TCELL42:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI221</td><td>input</td><td>TCELL42:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI222</td><td>input</td><td>TCELL42:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI223</td><td>input</td><td>TCELL42:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI23</td><td>input</td><td>TCELL44:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI24</td><td>input</td><td>TCELL44:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI25</td><td>input</td><td>TCELL44:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI26</td><td>input</td><td>TCELL44:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI27</td><td>input</td><td>TCELL44:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI28</td><td>input</td><td>TCELL43:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI29</td><td>input</td><td>TCELL43:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI30</td><td>input</td><td>TCELL41:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI31</td><td>input</td><td>TCELL41:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI310</td><td>input</td><td>TCELL40:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI311</td><td>input</td><td>TCELL40:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI312</td><td>input</td><td>TCELL40:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI313</td><td>input</td><td>TCELL40:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI314</td><td>input</td><td>TCELL40:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI315</td><td>input</td><td>TCELL40:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI316</td><td>input</td><td>TCELL39:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI317</td><td>input</td><td>TCELL39:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI318</td><td>input</td><td>TCELL39:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI319</td><td>input</td><td>TCELL39:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI32</td><td>input</td><td>TCELL41:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI320</td><td>input</td><td>TCELL39:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI321</td><td>input</td><td>TCELL39:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI322</td><td>input</td><td>TCELL39:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI323</td><td>input</td><td>TCELL39:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI33</td><td>input</td><td>TCELL41:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI34</td><td>input</td><td>TCELL41:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI35</td><td>input</td><td>TCELL41:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI36</td><td>input</td><td>TCELL41:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI37</td><td>input</td><td>TCELL41:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI38</td><td>input</td><td>TCELL40:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI39</td><td>input</td><td>TCELL40:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI40</td><td>input</td><td>TCELL38:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI41</td><td>input</td><td>TCELL38:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI410</td><td>input</td><td>TCELL37:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI411</td><td>input</td><td>TCELL37:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI412</td><td>input</td><td>TCELL37:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI413</td><td>input</td><td>TCELL37:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI414</td><td>input</td><td>TCELL37:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI415</td><td>input</td><td>TCELL37:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI416</td><td>input</td><td>TCELL36:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI417</td><td>input</td><td>TCELL36:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI418</td><td>input</td><td>TCELL36:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI419</td><td>input</td><td>TCELL36:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI42</td><td>input</td><td>TCELL38:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI420</td><td>input</td><td>TCELL36:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI421</td><td>input</td><td>TCELL36:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI422</td><td>input</td><td>TCELL36:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI423</td><td>input</td><td>TCELL36:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI43</td><td>input</td><td>TCELL38:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI44</td><td>input</td><td>TCELL38:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI45</td><td>input</td><td>TCELL38:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI46</td><td>input</td><td>TCELL38:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI47</td><td>input</td><td>TCELL38:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI48</td><td>input</td><td>TCELL37:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI49</td><td>input</td><td>TCELL37:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI50</td><td>input</td><td>TCELL35:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI51</td><td>input</td><td>TCELL35:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI510</td><td>input</td><td>TCELL34:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI511</td><td>input</td><td>TCELL34:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI512</td><td>input</td><td>TCELL34:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI513</td><td>input</td><td>TCELL34:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI514</td><td>input</td><td>TCELL34:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI515</td><td>input</td><td>TCELL34:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI516</td><td>input</td><td>TCELL33:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI517</td><td>input</td><td>TCELL33:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI518</td><td>input</td><td>TCELL33:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI519</td><td>input</td><td>TCELL33:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI52</td><td>input</td><td>TCELL35:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI520</td><td>input</td><td>TCELL33:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI521</td><td>input</td><td>TCELL33:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI522</td><td>input</td><td>TCELL33:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI523</td><td>input</td><td>TCELL33:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI53</td><td>input</td><td>TCELL35:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI54</td><td>input</td><td>TCELL35:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI55</td><td>input</td><td>TCELL35:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI56</td><td>input</td><td>TCELL35:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI57</td><td>input</td><td>TCELL35:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI58</td><td>input</td><td>TCELL34:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI59</td><td>input</td><td>TCELL34:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI60</td><td>input</td><td>TCELL32:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI61</td><td>input</td><td>TCELL32:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI610</td><td>input</td><td>TCELL31:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI611</td><td>input</td><td>TCELL31:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI612</td><td>input</td><td>TCELL31:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI613</td><td>input</td><td>TCELL31:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI614</td><td>input</td><td>TCELL31:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI615</td><td>input</td><td>TCELL31:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI616</td><td>input</td><td>TCELL30:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI617</td><td>input</td><td>TCELL30:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI618</td><td>input</td><td>TCELL30:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI619</td><td>input</td><td>TCELL30:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI62</td><td>input</td><td>TCELL32:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI620</td><td>input</td><td>TCELL30:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI621</td><td>input</td><td>TCELL30:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI622</td><td>input</td><td>TCELL30:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI623</td><td>input</td><td>TCELL30:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI63</td><td>input</td><td>TCELL32:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI64</td><td>input</td><td>TCELL32:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI65</td><td>input</td><td>TCELL32:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI66</td><td>input</td><td>TCELL32:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI67</td><td>input</td><td>TCELL32:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI68</td><td>input</td><td>TCELL31:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI69</td><td>input</td><td>TCELL31:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI70</td><td>input</td><td>TCELL29:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI71</td><td>input</td><td>TCELL29:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI710</td><td>input</td><td>TCELL28:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI711</td><td>input</td><td>TCELL28:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI712</td><td>input</td><td>TCELL28:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI713</td><td>input</td><td>TCELL28:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI714</td><td>input</td><td>TCELL28:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI715</td><td>input</td><td>TCELL28:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI716</td><td>input</td><td>TCELL27:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI717</td><td>input</td><td>TCELL27:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI718</td><td>input</td><td>TCELL27:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI719</td><td>input</td><td>TCELL27:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI72</td><td>input</td><td>TCELL29:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI720</td><td>input</td><td>TCELL27:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI721</td><td>input</td><td>TCELL27:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI722</td><td>input</td><td>TCELL27:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI723</td><td>input</td><td>TCELL27:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI73</td><td>input</td><td>TCELL29:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI74</td><td>input</td><td>TCELL29:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI75</td><td>input</td><td>TCELL29:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI76</td><td>input</td><td>TCELL29:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI77</td><td>input</td><td>TCELL29:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI78</td><td>input</td><td>TCELL28:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI79</td><td>input</td><td>TCELL28:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI80</td><td>input</td><td>TCELL26:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI81</td><td>input</td><td>TCELL26:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI810</td><td>input</td><td>TCELL25:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI811</td><td>input</td><td>TCELL25:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI812</td><td>input</td><td>TCELL25:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI813</td><td>input</td><td>TCELL25:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI814</td><td>input</td><td>TCELL25:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI815</td><td>input</td><td>TCELL25:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI816</td><td>input</td><td>TCELL24:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI817</td><td>input</td><td>TCELL24:IMUX.SR2</td></tr>
<tr><td>TIEAPUUDI818</td><td>input</td><td>TCELL24:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI819</td><td>input</td><td>TCELL24:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI82</td><td>input</td><td>TCELL26:IMUX.SR1</td></tr>
<tr><td>TIEAPUUDI820</td><td>input</td><td>TCELL24:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI821</td><td>input</td><td>TCELL24:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI822</td><td>input</td><td>TCELL24:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI823</td><td>input</td><td>TCELL24:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI83</td><td>input</td><td>TCELL26:IMUX.SR0</td></tr>
<tr><td>TIEAPUUDI84</td><td>input</td><td>TCELL26:IMUX.CE3</td></tr>
<tr><td>TIEAPUUDI85</td><td>input</td><td>TCELL26:IMUX.CE2</td></tr>
<tr><td>TIEAPUUDI86</td><td>input</td><td>TCELL26:IMUX.CE1</td></tr>
<tr><td>TIEAPUUDI87</td><td>input</td><td>TCELL26:IMUX.CE0</td></tr>
<tr><td>TIEAPUUDI88</td><td>input</td><td>TCELL25:IMUX.SR3</td></tr>
<tr><td>TIEAPUUDI89</td><td>input</td><td>TCELL25:IMUX.SR2</td></tr>
<tr><td>TIEC405CLOCKENABLE</td><td>input</td><td>TCELL9:IMUX.IMUX7</td></tr>
<tr><td>TIEC405CLOCKSELECTS0</td><td>input</td><td>TCELL54:IMUX.SR0</td></tr>
<tr><td>TIEC405CLOCKSELECTS1</td><td>input</td><td>TCELL54:IMUX.SR1</td></tr>
<tr><td>TIEC405DCUMARGIN</td><td>input</td><td>TCELL54:IMUX.CE1</td></tr>
<tr><td>TIEC405DETERMINISTICMULT</td><td>input</td><td>TCELL50:IMUX.CE0</td></tr>
<tr><td>TIEC405DISOPERANDFWD</td><td>input</td><td>TCELL50:IMUX.CE1</td></tr>
<tr><td>TIEC405DUTYENABLE</td><td>input</td><td>TCELL9:IMUX.IMUX8</td></tr>
<tr><td>TIEC405ICUMARGIN</td><td>input</td><td>TCELL54:IMUX.CE0</td></tr>
<tr><td>TIEC405MMUEN</td><td>input</td><td>TCELL50:IMUX.CE2</td></tr>
<tr><td>TIEC405TAGMARGIN</td><td>input</td><td>TCELL54:IMUX.CE2</td></tr>
<tr><td>TIEC405TLBMARGIN</td><td>input</td><td>TCELL54:IMUX.CE3</td></tr>
<tr><td>TIEDCRADDR0</td><td>input</td><td>TCELL6:IMUX.CE0</td></tr>
<tr><td>TIEDCRADDR1</td><td>input</td><td>TCELL6:IMUX.CE1</td></tr>
<tr><td>TIEDCRADDR2</td><td>input</td><td>TCELL6:IMUX.CE2</td></tr>
<tr><td>TIEDCRADDR3</td><td>input</td><td>TCELL6:IMUX.CE3</td></tr>
<tr><td>TIEDCRADDR4</td><td>input</td><td>TCELL6:IMUX.SR0</td></tr>
<tr><td>TIEDCRADDR5</td><td>input</td><td>TCELL7:IMUX.CE0</td></tr>
<tr><td>TIEPVRBIT0</td><td>input</td><td>TCELL20:IMUX.IMUX15</td></tr>
<tr><td>TIEPVRBIT1</td><td>input</td><td>TCELL20:IMUX.IMUX16</td></tr>
<tr><td>TIEPVRBIT10</td><td>input</td><td>TCELL13:IMUX.CE2</td></tr>
<tr><td>TIEPVRBIT11</td><td>input</td><td>TCELL13:IMUX.CE3</td></tr>
<tr><td>TIEPVRBIT12</td><td>input</td><td>TCELL16:IMUX.IMUX16</td></tr>
<tr><td>TIEPVRBIT13</td><td>input</td><td>TCELL16:IMUX.IMUX17</td></tr>
<tr><td>TIEPVRBIT14</td><td>input</td><td>TCELL16:IMUX.IMUX18</td></tr>
<tr><td>TIEPVRBIT15</td><td>input</td><td>TCELL16:IMUX.IMUX19</td></tr>
<tr><td>TIEPVRBIT16</td><td>input</td><td>TCELL17:IMUX.IMUX16</td></tr>
<tr><td>TIEPVRBIT17</td><td>input</td><td>TCELL17:IMUX.IMUX17</td></tr>
<tr><td>TIEPVRBIT18</td><td>input</td><td>TCELL17:IMUX.IMUX18</td></tr>
<tr><td>TIEPVRBIT19</td><td>input</td><td>TCELL17:IMUX.IMUX19</td></tr>
<tr><td>TIEPVRBIT2</td><td>input</td><td>TCELL20:IMUX.IMUX17</td></tr>
<tr><td>TIEPVRBIT20</td><td>input</td><td>TCELL18:IMUX.IMUX15</td></tr>
<tr><td>TIEPVRBIT21</td><td>input</td><td>TCELL18:IMUX.IMUX16</td></tr>
<tr><td>TIEPVRBIT22</td><td>input</td><td>TCELL18:IMUX.IMUX17</td></tr>
<tr><td>TIEPVRBIT23</td><td>input</td><td>TCELL18:IMUX.IMUX18</td></tr>
<tr><td>TIEPVRBIT24</td><td>input</td><td>TCELL19:IMUX.IMUX15</td></tr>
<tr><td>TIEPVRBIT25</td><td>input</td><td>TCELL19:IMUX.IMUX16</td></tr>
<tr><td>TIEPVRBIT26</td><td>input</td><td>TCELL19:IMUX.IMUX17</td></tr>
<tr><td>TIEPVRBIT27</td><td>input</td><td>TCELL19:IMUX.IMUX18</td></tr>
<tr><td>TIEPVRBIT28</td><td>input</td><td>TCELL8:IMUX.CE0</td></tr>
<tr><td>TIEPVRBIT29</td><td>input</td><td>TCELL8:IMUX.CE1</td></tr>
<tr><td>TIEPVRBIT3</td><td>input</td><td>TCELL20:IMUX.IMUX18</td></tr>
<tr><td>TIEPVRBIT30</td><td>input</td><td>TCELL8:IMUX.CE2</td></tr>
<tr><td>TIEPVRBIT31</td><td>input</td><td>TCELL8:IMUX.CE3</td></tr>
<tr><td>TIEPVRBIT4</td><td>input</td><td>TCELL21:IMUX.IMUX15</td></tr>
<tr><td>TIEPVRBIT5</td><td>input</td><td>TCELL21:IMUX.IMUX16</td></tr>
<tr><td>TIEPVRBIT6</td><td>input</td><td>TCELL21:IMUX.IMUX17</td></tr>
<tr><td>TIEPVRBIT7</td><td>input</td><td>TCELL21:IMUX.IMUX18</td></tr>
<tr><td>TIEPVRBIT8</td><td>input</td><td>TCELL13:IMUX.CE0</td></tr>
<tr><td>TIEPVRBIT9</td><td>input</td><td>TCELL13:IMUX.CE1</td></tr>
<tr><td>TRCC405TRACEDISABLE</td><td>input</td><td>TCELL24:IMUX.IMUX8</td></tr>
<tr><td>TRCC405TRIGGEREVENTIN</td><td>input</td><td>TCELL24:IMUX.IMUX9</td></tr>
<tr><td>TSTAPUC405APUDIVENI</td><td>input</td><td>TCELL44:IMUX.IMUX6</td></tr>
<tr><td>TSTAPUC405APUDIVENO</td><td>output</td><td>TCELL36:OUT.HALF.BOT2.TMIN, TCELL36:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTAPUC405APUPRESENTI</td><td>input</td><td>TCELL44:IMUX.IMUX7</td></tr>
<tr><td>TSTAPUC405APUPRESENTO</td><td>output</td><td>TCELL36:OUT.HALF.BOT3.TMIN, TCELL36:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTAPUC405DCDAPUOPI</td><td>input</td><td>TCELL44:IMUX.IMUX9</td></tr>
<tr><td>TSTAPUC405DCDAPUOPO</td><td>output</td><td>TCELL36:OUT.HALF.BOT4.TMIN, TCELL36:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTAPUC405DCDCRENI</td><td>input</td><td>TCELL59:IMUX.IMUX14</td></tr>
<tr><td>TSTAPUC405DCDCRENO</td><td>output</td><td>TCELL29:OUT.HALF.BOT4.TMIN, TCELL29:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTAPUC405DCDFORCEALIGNI</td><td>input</td><td>TCELL42:IMUX.IMUX4</td></tr>
<tr><td>TSTAPUC405DCDFORCEALIGNO</td><td>output</td><td>TCELL36:OUT.HALF.BOT5.TMIN, TCELL36:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTAPUC405DCDFORCEBESTEERINGI</td><td>input</td><td>TCELL42:IMUX.IMUX5</td></tr>
<tr><td>TSTAPUC405DCDFORCEBESTEERINGO</td><td>output</td><td>TCELL36:OUT.HALF.BOT6.TMIN, TCELL36:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTAPUC405DCDFPUOPI</td><td>input</td><td>TCELL60:IMUX.IMUX12</td></tr>
<tr><td>TSTAPUC405DCDFPUOPO</td><td>output</td><td>TCELL31:OUT.HALF.BOT7.TMIN, TCELL31:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTAPUC405DCDGPRWRITEI</td><td>input</td><td>TCELL60:IMUX.IMUX13</td></tr>
<tr><td>TSTAPUC405DCDGPRWRITEO</td><td>output</td><td>TCELL31:OUT.HALF.BOT0.TMIN, TCELL31:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTAPUC405DCDLDSTBYTEI</td><td>input</td><td>TCELL42:IMUX.IMUX6</td></tr>
<tr><td>TSTAPUC405DCDLDSTBYTEO</td><td>output</td><td>TCELL36:OUT.HALF.BOT7.TMIN, TCELL36:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTAPUC405DCDLDSTDWI</td><td>input</td><td>TCELL43:IMUX.IMUX6</td></tr>
<tr><td>TSTAPUC405DCDLDSTDWO</td><td>output</td><td>TCELL29:OUT.HALF.BOT1.TMIN, TCELL29:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTAPUC405DCDLDSTHWI</td><td>input</td><td>TCELL43:IMUX.IMUX4</td></tr>
<tr><td>TSTAPUC405DCDLDSTHWO</td><td>output</td><td>TCELL29:OUT.HALF.BOT7.TMIN, TCELL29:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTAPUC405DCDLDSTQWI</td><td>input</td><td>TCELL43:IMUX.IMUX7</td></tr>
<tr><td>TSTAPUC405DCDLDSTQWO</td><td>output</td><td>TCELL29:OUT.HALF.BOT2.TMIN, TCELL29:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTAPUC405DCDLDSTWDI</td><td>input</td><td>TCELL43:IMUX.IMUX5</td></tr>
<tr><td>TSTAPUC405DCDLDSTWDO</td><td>output</td><td>TCELL29:OUT.HALF.BOT0.TMIN, TCELL29:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTAPUC405DCDLOADI</td><td>input</td><td>TCELL59:IMUX.IMUX9</td></tr>
<tr><td>TSTAPUC405DCDLOADO</td><td>output</td><td>TCELL31:OUT.HALF.BOT3.TMIN, TCELL31:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTAPUC405DCDPRIVOPI</td><td>input</td><td>TCELL59:IMUX.IMUX13</td></tr>
<tr><td>TSTAPUC405DCDPRIVOPO</td><td>output</td><td>TCELL30:OUT.HALF.BOT3.TMIN, TCELL30:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTAPUC405DCDRAENI</td><td>input</td><td>TCELL60:IMUX.IMUX14</td></tr>
<tr><td>TSTAPUC405DCDRAENO</td><td>output</td><td>TCELL31:OUT.HALF.BOT1.TMIN, TCELL31:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTAPUC405DCDRBENI</td><td>input</td><td>TCELL60:IMUX.IMUX15</td></tr>
<tr><td>TSTAPUC405DCDRBENO</td><td>output</td><td>TCELL31:OUT.HALF.BOT2.TMIN, TCELL31:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTAPUC405DCDSTOREI</td><td>input</td><td>TCELL59:IMUX.IMUX10</td></tr>
<tr><td>TSTAPUC405DCDSTOREO</td><td>output</td><td>TCELL30:OUT.HALF.BOT0.TMIN, TCELL30:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTAPUC405DCDTRAPBEI</td><td>input</td><td>TCELL58:IMUX.IMUX14</td></tr>
<tr><td>TSTAPUC405DCDTRAPBEO</td><td>output</td><td>TCELL29:OUT.HALF.BOT3.TMIN, TCELL29:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTAPUC405DCDTRAPLEI</td><td>input</td><td>TCELL58:IMUX.IMUX15</td></tr>
<tr><td>TSTAPUC405DCDTRAPLEO</td><td>output</td><td>TCELL28:OUT.HALF.BOT4.TMIN, TCELL28:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTAPUC405DCDUPDATEI</td><td>input</td><td>TCELL59:IMUX.IMUX15</td></tr>
<tr><td>TSTAPUC405DCDUPDATEO</td><td>output</td><td>TCELL29:OUT.HALF.BOT5.TMIN, TCELL29:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTAPUC405DCDVALIDOPI</td><td>input</td><td>TCELL44:IMUX.IMUX8</td></tr>
<tr><td>TSTAPUC405DCDVALIDOPO</td><td>output</td><td>TCELL36:OUT.HALF.BOT1.TMIN, TCELL36:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTAPUC405DCDXERCAENI</td><td>input</td><td>TCELL59:IMUX.IMUX11</td></tr>
<tr><td>TSTAPUC405DCDXERCAENO</td><td>output</td><td>TCELL30:OUT.HALF.BOT1.TMIN, TCELL30:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTAPUC405DCDXEROVENI</td><td>input</td><td>TCELL59:IMUX.IMUX12</td></tr>
<tr><td>TSTAPUC405DCDXEROVENO</td><td>output</td><td>TCELL30:OUT.HALF.BOT2.TMIN, TCELL30:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTAPUC405EXCEPTIONI</td><td>input</td><td>TCELL45:IMUX.IMUX4</td></tr>
<tr><td>TSTAPUC405EXCEPTIONO</td><td>output</td><td>TCELL28:OUT.SEC3.TMIN</td></tr>
<tr><td>TSTAPUC405EXEBLOCKINGMCOI</td><td>input</td><td>TCELL45:IMUX.IMUX5</td></tr>
<tr><td>TSTAPUC405EXEBLOCKINGMCOO</td><td>output</td><td>TCELL28:OUT.HALF.BOT0.TMIN, TCELL28:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTAPUC405EXEBUSYI</td><td>input</td><td>TCELL45:IMUX.IMUX7</td></tr>
<tr><td>TSTAPUC405EXEBUSYO</td><td>output</td><td>TCELL28:OUT.HALF.BOT2.TMIN, TCELL28:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTAPUC405EXECRFIELDI0</td><td>input</td><td>TCELL60:IMUX.IMUX9</td></tr>
<tr><td>TSTAPUC405EXECRFIELDI1</td><td>input</td><td>TCELL60:IMUX.IMUX10</td></tr>
<tr><td>TSTAPUC405EXECRFIELDI2</td><td>input</td><td>TCELL60:IMUX.IMUX11</td></tr>
<tr><td>TSTAPUC405EXECRFIELDO0</td><td>output</td><td>TCELL31:OUT.HALF.BOT4.TMIN, TCELL31:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTAPUC405EXECRFIELDO1</td><td>output</td><td>TCELL31:OUT.HALF.BOT5.TMIN, TCELL31:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTAPUC405EXECRFIELDO2</td><td>output</td><td>TCELL31:OUT.HALF.BOT6.TMIN, TCELL31:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTAPUC405EXECRI0</td><td>input</td><td>TCELL61:IMUX.IMUX12</td></tr>
<tr><td>TSTAPUC405EXECRI1</td><td>input</td><td>TCELL61:IMUX.IMUX13</td></tr>
<tr><td>TSTAPUC405EXECRI2</td><td>input</td><td>TCELL61:IMUX.IMUX14</td></tr>
<tr><td>TSTAPUC405EXECRI3</td><td>input</td><td>TCELL61:IMUX.IMUX15</td></tr>
<tr><td>TSTAPUC405EXECRO0</td><td>output</td><td>TCELL30:OUT.HALF.BOT4.TMIN, TCELL30:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTAPUC405EXECRO1</td><td>output</td><td>TCELL30:OUT.HALF.BOT5.TMIN, TCELL30:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTAPUC405EXECRO2</td><td>output</td><td>TCELL30:OUT.HALF.BOT6.TMIN, TCELL30:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTAPUC405EXECRO3</td><td>output</td><td>TCELL30:OUT.HALF.BOT7.TMIN, TCELL30:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTAPUC405EXELDDEPENDI</td><td>input</td><td>TCELL46:IMUX.IMUX5</td></tr>
<tr><td>TSTAPUC405EXELDDEPENDO</td><td>output</td><td>TCELL28:OUT.HALF.BOT5.TMIN, TCELL28:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTAPUC405EXENONBLOCKINGMCOI</td><td>input</td><td>TCELL45:IMUX.IMUX6</td></tr>
<tr><td>TSTAPUC405EXENONBLOCKINGMCOO</td><td>output</td><td>TCELL28:OUT.HALF.BOT1.TMIN, TCELL28:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTI0</td><td>input</td><td>TCELL61:IMUX.IMUX8</td></tr>
<tr><td>TSTAPUC405EXERESULTI1</td><td>input</td><td>TCELL61:IMUX.IMUX9</td></tr>
<tr><td>TSTAPUC405EXERESULTI10</td><td>input</td><td>TCELL59:IMUX.IMUX7</td></tr>
<tr><td>TSTAPUC405EXERESULTI11</td><td>input</td><td>TCELL59:IMUX.IMUX8</td></tr>
<tr><td>TSTAPUC405EXERESULTI12</td><td>input</td><td>TCELL58:IMUX.IMUX9</td></tr>
<tr><td>TSTAPUC405EXERESULTI13</td><td>input</td><td>TCELL58:IMUX.IMUX10</td></tr>
<tr><td>TSTAPUC405EXERESULTI14</td><td>input</td><td>TCELL58:IMUX.IMUX11</td></tr>
<tr><td>TSTAPUC405EXERESULTI15</td><td>input</td><td>TCELL58:IMUX.IMUX12</td></tr>
<tr><td>TSTAPUC405EXERESULTI16</td><td>input</td><td>TCELL57:IMUX.IMUX12</td></tr>
<tr><td>TSTAPUC405EXERESULTI17</td><td>input</td><td>TCELL57:IMUX.IMUX13</td></tr>
<tr><td>TSTAPUC405EXERESULTI18</td><td>input</td><td>TCELL57:IMUX.IMUX14</td></tr>
<tr><td>TSTAPUC405EXERESULTI19</td><td>input</td><td>TCELL57:IMUX.IMUX15</td></tr>
<tr><td>TSTAPUC405EXERESULTI2</td><td>input</td><td>TCELL61:IMUX.IMUX10</td></tr>
<tr><td>TSTAPUC405EXERESULTI20</td><td>input</td><td>TCELL56:IMUX.IMUX8</td></tr>
<tr><td>TSTAPUC405EXERESULTI21</td><td>input</td><td>TCELL56:IMUX.IMUX9</td></tr>
<tr><td>TSTAPUC405EXERESULTI22</td><td>input</td><td>TCELL56:IMUX.IMUX10</td></tr>
<tr><td>TSTAPUC405EXERESULTI23</td><td>input</td><td>TCELL56:IMUX.IMUX11</td></tr>
<tr><td>TSTAPUC405EXERESULTI24</td><td>input</td><td>TCELL56:IMUX.IMUX12</td></tr>
<tr><td>TSTAPUC405EXERESULTI25</td><td>input</td><td>TCELL56:IMUX.IMUX13</td></tr>
<tr><td>TSTAPUC405EXERESULTI26</td><td>input</td><td>TCELL56:IMUX.IMUX14</td></tr>
<tr><td>TSTAPUC405EXERESULTI27</td><td>input</td><td>TCELL56:IMUX.IMUX15</td></tr>
<tr><td>TSTAPUC405EXERESULTI28</td><td>input</td><td>TCELL55:IMUX.IMUX8</td></tr>
<tr><td>TSTAPUC405EXERESULTI29</td><td>input</td><td>TCELL55:IMUX.IMUX9</td></tr>
<tr><td>TSTAPUC405EXERESULTI3</td><td>input</td><td>TCELL61:IMUX.IMUX11</td></tr>
<tr><td>TSTAPUC405EXERESULTI30</td><td>input</td><td>TCELL55:IMUX.IMUX10</td></tr>
<tr><td>TSTAPUC405EXERESULTI31</td><td>input</td><td>TCELL55:IMUX.IMUX11</td></tr>
<tr><td>TSTAPUC405EXERESULTI4</td><td>input</td><td>TCELL60:IMUX.IMUX5</td></tr>
<tr><td>TSTAPUC405EXERESULTI5</td><td>input</td><td>TCELL60:IMUX.IMUX6</td></tr>
<tr><td>TSTAPUC405EXERESULTI6</td><td>input</td><td>TCELL60:IMUX.IMUX7</td></tr>
<tr><td>TSTAPUC405EXERESULTI7</td><td>input</td><td>TCELL60:IMUX.IMUX8</td></tr>
<tr><td>TSTAPUC405EXERESULTI8</td><td>input</td><td>TCELL59:IMUX.IMUX5</td></tr>
<tr><td>TSTAPUC405EXERESULTI9</td><td>input</td><td>TCELL59:IMUX.IMUX6</td></tr>
<tr><td>TSTAPUC405EXERESULTO0</td><td>output</td><td>TCELL35:OUT.HALF.BOT0.TMIN, TCELL35:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO1</td><td>output</td><td>TCELL35:OUT.HALF.BOT1.TMIN, TCELL35:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO10</td><td>output</td><td>TCELL34:OUT.HALF.BOT2.TMIN, TCELL34:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO11</td><td>output</td><td>TCELL34:OUT.HALF.BOT3.TMIN, TCELL34:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO12</td><td>output</td><td>TCELL34:OUT.HALF.BOT4.TMIN, TCELL34:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO13</td><td>output</td><td>TCELL34:OUT.HALF.BOT5.TMIN, TCELL34:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO14</td><td>output</td><td>TCELL34:OUT.HALF.BOT6.TMIN, TCELL34:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO15</td><td>output</td><td>TCELL34:OUT.HALF.BOT7.TMIN, TCELL34:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO16</td><td>output</td><td>TCELL33:OUT.HALF.BOT0.TMIN, TCELL33:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO17</td><td>output</td><td>TCELL33:OUT.HALF.BOT1.TMIN, TCELL33:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO18</td><td>output</td><td>TCELL33:OUT.HALF.BOT2.TMIN, TCELL33:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO19</td><td>output</td><td>TCELL33:OUT.HALF.BOT3.TMIN, TCELL33:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO2</td><td>output</td><td>TCELL35:OUT.HALF.BOT2.TMIN, TCELL35:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO20</td><td>output</td><td>TCELL33:OUT.HALF.BOT4.TMIN, TCELL33:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO21</td><td>output</td><td>TCELL33:OUT.HALF.BOT5.TMIN, TCELL33:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO22</td><td>output</td><td>TCELL33:OUT.HALF.BOT6.TMIN, TCELL33:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO23</td><td>output</td><td>TCELL33:OUT.HALF.BOT7.TMIN, TCELL33:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO24</td><td>output</td><td>TCELL32:OUT.HALF.BOT0.TMIN, TCELL32:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO25</td><td>output</td><td>TCELL32:OUT.HALF.BOT1.TMIN, TCELL32:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO26</td><td>output</td><td>TCELL32:OUT.HALF.BOT2.TMIN, TCELL32:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO27</td><td>output</td><td>TCELL32:OUT.HALF.BOT3.TMIN, TCELL32:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO28</td><td>output</td><td>TCELL32:OUT.HALF.BOT4.TMIN, TCELL32:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO29</td><td>output</td><td>TCELL32:OUT.HALF.BOT5.TMIN, TCELL32:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO3</td><td>output</td><td>TCELL35:OUT.HALF.BOT3.TMIN, TCELL35:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO30</td><td>output</td><td>TCELL32:OUT.HALF.BOT6.TMIN, TCELL32:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO31</td><td>output</td><td>TCELL32:OUT.HALF.BOT7.TMIN, TCELL32:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO4</td><td>output</td><td>TCELL35:OUT.HALF.BOT4.TMIN, TCELL35:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO5</td><td>output</td><td>TCELL35:OUT.HALF.BOT5.TMIN, TCELL35:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO6</td><td>output</td><td>TCELL35:OUT.HALF.BOT6.TMIN, TCELL35:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO7</td><td>output</td><td>TCELL35:OUT.HALF.BOT7.TMIN, TCELL35:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO8</td><td>output</td><td>TCELL34:OUT.HALF.BOT0.TMIN, TCELL34:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTAPUC405EXERESULTO9</td><td>output</td><td>TCELL34:OUT.HALF.BOT1.TMIN, TCELL34:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTAPUC405EXEXERCAI</td><td>input</td><td>TCELL44:IMUX.IMUX10</td></tr>
<tr><td>TSTAPUC405EXEXERCAO</td><td>output</td><td>TCELL28:OUT.HALF.BOT3.TMIN, TCELL28:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTAPUC405EXEXEROVI</td><td>input</td><td>TCELL44:IMUX.IMUX11</td></tr>
<tr><td>TSTAPUC405EXEXEROVO</td><td>output</td><td>TCELL28:OUT.SEC2.TMIN</td></tr>
<tr><td>TSTAPUC405FPUEXCEPTIONI</td><td>input</td><td>TCELL42:IMUX.IMUX7</td></tr>
<tr><td>TSTAPUC405FPUEXCEPTIONO</td><td>output</td><td>TCELL36:OUT.HALF.BOT0.TMIN, TCELL36:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTAPUC405LWBLDDEPENDI</td><td>input</td><td>TCELL46:IMUX.IMUX7</td></tr>
<tr><td>TSTAPUC405LWBLDDEPENDO</td><td>output</td><td>TCELL28:OUT.HALF.BOT7.TMIN, TCELL28:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTAPUC405SLEEPREQI</td><td>input</td><td>TCELL46:IMUX.IMUX4</td></tr>
<tr><td>TSTAPUC405SLEEPREQO</td><td>output</td><td>TCELL29:OUT.HALF.BOT6.TMIN, TCELL29:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTAPUC405WBLDDEPENDI</td><td>input</td><td>TCELL46:IMUX.IMUX6</td></tr>
<tr><td>TSTAPUC405WBLDDEPENDO</td><td>output</td><td>TCELL28:OUT.HALF.BOT6.TMIN, TCELL28:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUDCDFULLI</td><td>input</td><td>TCELL45:IMUX.IMUX8</td></tr>
<tr><td>TSTC405APUDCDFULLO</td><td>output</td><td>TCELL5:OUT.HALF.BOT3.TMIN, TCELL5:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUDCDHOLDI</td><td>input</td><td>TCELL45:IMUX.IMUX9</td></tr>
<tr><td>TSTC405APUDCDHOLDO</td><td>output</td><td>TCELL37:OUT.HALF.BOT6.TMIN, TCELL37:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI0</td><td>input</td><td>TCELL38:IMUX.IMUX13</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI1</td><td>input</td><td>TCELL38:IMUX.IMUX14</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI10</td><td>input</td><td>TCELL37:IMUX.IMUX14</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI11</td><td>input</td><td>TCELL37:IMUX.IMUX15</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI12</td><td>input</td><td>TCELL36:IMUX.IMUX8</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI13</td><td>input</td><td>TCELL36:IMUX.IMUX9</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI14</td><td>input</td><td>TCELL36:IMUX.IMUX10</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI15</td><td>input</td><td>TCELL36:IMUX.IMUX11</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI16</td><td>input</td><td>TCELL35:IMUX.IMUX8</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI17</td><td>input</td><td>TCELL35:IMUX.IMUX9</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI18</td><td>input</td><td>TCELL35:IMUX.IMUX10</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI19</td><td>input</td><td>TCELL35:IMUX.IMUX11</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI2</td><td>input</td><td>TCELL38:IMUX.IMUX15</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI20</td><td>input</td><td>TCELL34:IMUX.IMUX9</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI21</td><td>input</td><td>TCELL34:IMUX.IMUX10</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI22</td><td>input</td><td>TCELL34:IMUX.IMUX11</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI23</td><td>input</td><td>TCELL34:IMUX.IMUX12</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI24</td><td>input</td><td>TCELL33:IMUX.IMUX12</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI25</td><td>input</td><td>TCELL33:IMUX.IMUX13</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI26</td><td>input</td><td>TCELL33:IMUX.IMUX14</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI27</td><td>input</td><td>TCELL33:IMUX.IMUX15</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI28</td><td>input</td><td>TCELL32:IMUX.IMUX12</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI29</td><td>input</td><td>TCELL32:IMUX.IMUX13</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI3</td><td>input</td><td>TCELL38:IMUX.IMUX16</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI30</td><td>input</td><td>TCELL32:IMUX.IMUX14</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI31</td><td>input</td><td>TCELL32:IMUX.IMUX15</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI4</td><td>input</td><td>TCELL37:IMUX.IMUX8</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI5</td><td>input</td><td>TCELL37:IMUX.IMUX9</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI6</td><td>input</td><td>TCELL37:IMUX.IMUX10</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI7</td><td>input</td><td>TCELL37:IMUX.IMUX11</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI8</td><td>input</td><td>TCELL37:IMUX.IMUX12</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONI9</td><td>input</td><td>TCELL37:IMUX.IMUX13</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO0</td><td>output</td><td>TCELL61:OUT.HALF.BOT4.TMIN, TCELL61:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO1</td><td>output</td><td>TCELL61:OUT.HALF.BOT5.TMIN, TCELL61:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO10</td><td>output</td><td>TCELL59:OUT.HALF.BOT6.TMIN, TCELL59:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO11</td><td>output</td><td>TCELL59:OUT.HALF.BOT7.TMIN, TCELL59:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO12</td><td>output</td><td>TCELL58:OUT.HALF.BOT4.TMIN, TCELL58:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO13</td><td>output</td><td>TCELL58:OUT.HALF.BOT5.TMIN, TCELL58:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO14</td><td>output</td><td>TCELL58:OUT.HALF.BOT6.TMIN, TCELL58:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO15</td><td>output</td><td>TCELL58:OUT.HALF.BOT7.TMIN, TCELL58:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO16</td><td>output</td><td>TCELL57:OUT.HALF.BOT4.TMIN, TCELL57:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO17</td><td>output</td><td>TCELL57:OUT.HALF.BOT5.TMIN, TCELL57:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO18</td><td>output</td><td>TCELL57:OUT.HALF.BOT6.TMIN, TCELL57:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO19</td><td>output</td><td>TCELL57:OUT.HALF.BOT7.TMIN, TCELL57:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO2</td><td>output</td><td>TCELL61:OUT.HALF.BOT6.TMIN, TCELL61:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO20</td><td>output</td><td>TCELL56:OUT.HALF.BOT4.TMIN, TCELL56:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO21</td><td>output</td><td>TCELL56:OUT.HALF.BOT5.TMIN, TCELL56:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO22</td><td>output</td><td>TCELL56:OUT.HALF.BOT6.TMIN, TCELL56:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO23</td><td>output</td><td>TCELL56:OUT.HALF.BOT7.TMIN, TCELL56:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO24</td><td>output</td><td>TCELL55:OUT.HALF.BOT4.TMIN, TCELL55:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO25</td><td>output</td><td>TCELL55:OUT.HALF.BOT5.TMIN, TCELL55:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO26</td><td>output</td><td>TCELL55:OUT.HALF.BOT6.TMIN, TCELL55:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO27</td><td>output</td><td>TCELL55:OUT.HALF.BOT7.TMIN, TCELL55:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO28</td><td>output</td><td>TCELL38:OUT.HALF.BOT4.TMIN, TCELL38:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO29</td><td>output</td><td>TCELL38:OUT.HALF.BOT5.TMIN, TCELL38:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO3</td><td>output</td><td>TCELL61:OUT.HALF.BOT7.TMIN, TCELL61:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO30</td><td>output</td><td>TCELL38:OUT.HALF.BOT6.TMIN, TCELL38:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO31</td><td>output</td><td>TCELL38:OUT.HALF.BOT7.TMIN, TCELL38:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO4</td><td>output</td><td>TCELL60:OUT.HALF.BOT4.TMIN, TCELL60:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO5</td><td>output</td><td>TCELL60:OUT.HALF.BOT5.TMIN, TCELL60:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO6</td><td>output</td><td>TCELL60:OUT.HALF.BOT6.TMIN, TCELL60:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO7</td><td>output</td><td>TCELL60:OUT.HALF.BOT7.TMIN, TCELL60:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO8</td><td>output</td><td>TCELL59:OUT.HALF.BOT4.TMIN, TCELL59:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUDCDINSTRUCTIONO9</td><td>output</td><td>TCELL59:OUT.HALF.BOT5.TMIN, TCELL59:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUEXEFLUSHI</td><td>input</td><td>TCELL45:IMUX.IMUX10</td></tr>
<tr><td>TSTC405APUEXEFLUSHO</td><td>output</td><td>TCELL36:OUT.SEC2.TMIN</td></tr>
<tr><td>TSTC405APUEXEHOLDI</td><td>input</td><td>TCELL45:IMUX.IMUX11</td></tr>
<tr><td>TSTC405APUEXEHOLDO</td><td>output</td><td>TCELL37:OUT.HALF.BOT5.TMIN, TCELL37:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI0</td><td>input</td><td>TCELL31:IMUX.IMUX12</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI1</td><td>input</td><td>TCELL31:IMUX.IMUX13</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI10</td><td>input</td><td>TCELL29:IMUX.IMUX14</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI11</td><td>input</td><td>TCELL29:IMUX.IMUX15</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI12</td><td>input</td><td>TCELL28:IMUX.IMUX12</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI13</td><td>input</td><td>TCELL28:IMUX.IMUX13</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI14</td><td>input</td><td>TCELL28:IMUX.IMUX14</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI15</td><td>input</td><td>TCELL28:IMUX.IMUX15</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI16</td><td>input</td><td>TCELL27:IMUX.IMUX12</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI17</td><td>input</td><td>TCELL27:IMUX.IMUX13</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI18</td><td>input</td><td>TCELL27:IMUX.IMUX14</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI19</td><td>input</td><td>TCELL27:IMUX.IMUX15</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI2</td><td>input</td><td>TCELL31:IMUX.IMUX14</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI20</td><td>input</td><td>TCELL26:IMUX.IMUX8</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI21</td><td>input</td><td>TCELL26:IMUX.IMUX9</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI22</td><td>input</td><td>TCELL26:IMUX.IMUX10</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI23</td><td>input</td><td>TCELL26:IMUX.IMUX11</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI24</td><td>input</td><td>TCELL26:IMUX.IMUX12</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI25</td><td>input</td><td>TCELL26:IMUX.IMUX13</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI26</td><td>input</td><td>TCELL26:IMUX.IMUX14</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI27</td><td>input</td><td>TCELL26:IMUX.IMUX15</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI28</td><td>input</td><td>TCELL25:IMUX.IMUX16</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI29</td><td>input</td><td>TCELL25:IMUX.IMUX17</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI3</td><td>input</td><td>TCELL31:IMUX.IMUX15</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI30</td><td>input</td><td>TCELL25:IMUX.IMUX18</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI31</td><td>input</td><td>TCELL25:IMUX.IMUX19</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI4</td><td>input</td><td>TCELL30:IMUX.IMUX12</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI5</td><td>input</td><td>TCELL30:IMUX.IMUX13</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI6</td><td>input</td><td>TCELL30:IMUX.IMUX14</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI7</td><td>input</td><td>TCELL30:IMUX.IMUX15</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI8</td><td>input</td><td>TCELL29:IMUX.IMUX12</td></tr>
<tr><td>TSTC405APUEXELOADDBUSI9</td><td>input</td><td>TCELL29:IMUX.IMUX13</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO0</td><td>output</td><td>TCELL43:OUT.HALF.BOT0.TMIN, TCELL43:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO1</td><td>output</td><td>TCELL43:OUT.HALF.BOT1.TMIN, TCELL43:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO10</td><td>output</td><td>TCELL42:OUT.HALF.BOT2.TMIN, TCELL42:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO11</td><td>output</td><td>TCELL42:OUT.HALF.BOT3.TMIN, TCELL42:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO12</td><td>output</td><td>TCELL42:OUT.HALF.BOT4.TMIN, TCELL42:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO13</td><td>output</td><td>TCELL42:OUT.HALF.BOT5.TMIN, TCELL42:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO14</td><td>output</td><td>TCELL42:OUT.HALF.BOT6.TMIN, TCELL42:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO15</td><td>output</td><td>TCELL42:OUT.HALF.BOT7.TMIN, TCELL42:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO16</td><td>output</td><td>TCELL41:OUT.HALF.BOT0.TMIN, TCELL41:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO17</td><td>output</td><td>TCELL41:OUT.HALF.BOT1.TMIN, TCELL41:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO18</td><td>output</td><td>TCELL41:OUT.HALF.BOT2.TMIN, TCELL41:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO19</td><td>output</td><td>TCELL41:OUT.HALF.BOT3.TMIN, TCELL41:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO2</td><td>output</td><td>TCELL43:OUT.HALF.BOT2.TMIN, TCELL43:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO20</td><td>output</td><td>TCELL41:OUT.HALF.BOT4.TMIN, TCELL41:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO21</td><td>output</td><td>TCELL41:OUT.HALF.BOT5.TMIN, TCELL41:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO22</td><td>output</td><td>TCELL41:OUT.HALF.BOT6.TMIN, TCELL41:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO23</td><td>output</td><td>TCELL41:OUT.HALF.BOT7.TMIN, TCELL41:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO24</td><td>output</td><td>TCELL40:OUT.HALF.BOT0.TMIN, TCELL40:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO25</td><td>output</td><td>TCELL40:OUT.HALF.BOT1.TMIN, TCELL40:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO26</td><td>output</td><td>TCELL40:OUT.HALF.BOT2.TMIN, TCELL40:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO27</td><td>output</td><td>TCELL40:OUT.HALF.BOT3.TMIN, TCELL40:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO28</td><td>output</td><td>TCELL40:OUT.HALF.BOT4.TMIN, TCELL40:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO29</td><td>output</td><td>TCELL40:OUT.HALF.BOT5.TMIN, TCELL40:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO3</td><td>output</td><td>TCELL43:OUT.HALF.BOT3.TMIN, TCELL43:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO30</td><td>output</td><td>TCELL40:OUT.HALF.BOT6.TMIN, TCELL40:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO31</td><td>output</td><td>TCELL40:OUT.HALF.BOT7.TMIN, TCELL40:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO4</td><td>output</td><td>TCELL43:OUT.HALF.BOT4.TMIN, TCELL43:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO5</td><td>output</td><td>TCELL43:OUT.HALF.BOT5.TMIN, TCELL43:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO6</td><td>output</td><td>TCELL43:OUT.HALF.BOT6.TMIN, TCELL43:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO7</td><td>output</td><td>TCELL43:OUT.HALF.BOT7.TMIN, TCELL43:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO8</td><td>output</td><td>TCELL42:OUT.HALF.BOT0.TMIN, TCELL42:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDBUSO9</td><td>output</td><td>TCELL42:OUT.HALF.BOT1.TMIN, TCELL42:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUEXELOADDVALIDI</td><td>input</td><td>TCELL46:IMUX.IMUX8</td></tr>
<tr><td>TSTC405APUEXELOADDVALIDO</td><td>output</td><td>TCELL36:OUT.SEC1.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAI0</td><td>input</td><td>TCELL38:IMUX.IMUX5</td></tr>
<tr><td>TSTC405APUEXERADATAI1</td><td>input</td><td>TCELL38:IMUX.IMUX6</td></tr>
<tr><td>TSTC405APUEXERADATAI10</td><td>input</td><td>TCELL37:IMUX.IMUX18</td></tr>
<tr><td>TSTC405APUEXERADATAI11</td><td>input</td><td>TCELL37:IMUX.IMUX19</td></tr>
<tr><td>TSTC405APUEXERADATAI12</td><td>input</td><td>TCELL36:IMUX.IMUX16</td></tr>
<tr><td>TSTC405APUEXERADATAI13</td><td>input</td><td>TCELL36:IMUX.IMUX17</td></tr>
<tr><td>TSTC405APUEXERADATAI14</td><td>input</td><td>TCELL36:IMUX.IMUX18</td></tr>
<tr><td>TSTC405APUEXERADATAI15</td><td>input</td><td>TCELL36:IMUX.IMUX19</td></tr>
<tr><td>TSTC405APUEXERADATAI16</td><td>input</td><td>TCELL35:IMUX.IMUX16</td></tr>
<tr><td>TSTC405APUEXERADATAI17</td><td>input</td><td>TCELL35:IMUX.IMUX17</td></tr>
<tr><td>TSTC405APUEXERADATAI18</td><td>input</td><td>TCELL35:IMUX.IMUX18</td></tr>
<tr><td>TSTC405APUEXERADATAI19</td><td>input</td><td>TCELL35:IMUX.IMUX19</td></tr>
<tr><td>TSTC405APUEXERADATAI2</td><td>input</td><td>TCELL38:IMUX.IMUX7</td></tr>
<tr><td>TSTC405APUEXERADATAI20</td><td>input</td><td>TCELL34:IMUX.IMUX13</td></tr>
<tr><td>TSTC405APUEXERADATAI21</td><td>input</td><td>TCELL34:IMUX.IMUX14</td></tr>
<tr><td>TSTC405APUEXERADATAI22</td><td>input</td><td>TCELL34:IMUX.IMUX15</td></tr>
<tr><td>TSTC405APUEXERADATAI23</td><td>input</td><td>TCELL34:IMUX.IMUX16</td></tr>
<tr><td>TSTC405APUEXERADATAI24</td><td>input</td><td>TCELL33:IMUX.IMUX16</td></tr>
<tr><td>TSTC405APUEXERADATAI25</td><td>input</td><td>TCELL33:IMUX.IMUX17</td></tr>
<tr><td>TSTC405APUEXERADATAI26</td><td>input</td><td>TCELL33:IMUX.IMUX18</td></tr>
<tr><td>TSTC405APUEXERADATAI27</td><td>input</td><td>TCELL33:IMUX.IMUX19</td></tr>
<tr><td>TSTC405APUEXERADATAI28</td><td>input</td><td>TCELL32:IMUX.IMUX16</td></tr>
<tr><td>TSTC405APUEXERADATAI29</td><td>input</td><td>TCELL32:IMUX.IMUX17</td></tr>
<tr><td>TSTC405APUEXERADATAI3</td><td>input</td><td>TCELL38:IMUX.IMUX8</td></tr>
<tr><td>TSTC405APUEXERADATAI30</td><td>input</td><td>TCELL32:IMUX.IMUX18</td></tr>
<tr><td>TSTC405APUEXERADATAI31</td><td>input</td><td>TCELL32:IMUX.IMUX19</td></tr>
<tr><td>TSTC405APUEXERADATAI4</td><td>input</td><td>TCELL38:IMUX.IMUX9</td></tr>
<tr><td>TSTC405APUEXERADATAI5</td><td>input</td><td>TCELL38:IMUX.IMUX10</td></tr>
<tr><td>TSTC405APUEXERADATAI6</td><td>input</td><td>TCELL38:IMUX.IMUX11</td></tr>
<tr><td>TSTC405APUEXERADATAI7</td><td>input</td><td>TCELL38:IMUX.IMUX12</td></tr>
<tr><td>TSTC405APUEXERADATAI8</td><td>input</td><td>TCELL37:IMUX.IMUX16</td></tr>
<tr><td>TSTC405APUEXERADATAI9</td><td>input</td><td>TCELL37:IMUX.IMUX17</td></tr>
<tr><td>TSTC405APUEXERADATAO0</td><td>output</td><td>TCELL61:OUT.HALF.BOT0.TMIN, TCELL61:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO1</td><td>output</td><td>TCELL61:OUT.HALF.BOT1.TMIN, TCELL61:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO10</td><td>output</td><td>TCELL59:OUT.HALF.BOT2.TMIN, TCELL59:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO11</td><td>output</td><td>TCELL59:OUT.HALF.BOT3.TMIN, TCELL59:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO12</td><td>output</td><td>TCELL58:OUT.HALF.BOT0.TMIN, TCELL58:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO13</td><td>output</td><td>TCELL58:OUT.HALF.BOT1.TMIN, TCELL58:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO14</td><td>output</td><td>TCELL58:OUT.HALF.BOT2.TMIN, TCELL58:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO15</td><td>output</td><td>TCELL58:OUT.HALF.BOT3.TMIN, TCELL58:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO16</td><td>output</td><td>TCELL57:OUT.HALF.BOT0.TMIN, TCELL57:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO17</td><td>output</td><td>TCELL57:OUT.HALF.BOT1.TMIN, TCELL57:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO18</td><td>output</td><td>TCELL57:OUT.HALF.BOT2.TMIN, TCELL57:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO19</td><td>output</td><td>TCELL57:OUT.HALF.BOT3.TMIN, TCELL57:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO2</td><td>output</td><td>TCELL61:OUT.HALF.BOT2.TMIN, TCELL61:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO20</td><td>output</td><td>TCELL56:OUT.HALF.BOT0.TMIN, TCELL56:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO21</td><td>output</td><td>TCELL56:OUT.HALF.BOT1.TMIN, TCELL56:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO22</td><td>output</td><td>TCELL56:OUT.HALF.BOT2.TMIN, TCELL56:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO23</td><td>output</td><td>TCELL56:OUT.HALF.BOT3.TMIN, TCELL56:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO24</td><td>output</td><td>TCELL55:OUT.HALF.BOT0.TMIN, TCELL55:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO25</td><td>output</td><td>TCELL55:OUT.HALF.BOT1.TMIN, TCELL55:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO26</td><td>output</td><td>TCELL55:OUT.HALF.BOT2.TMIN, TCELL55:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO27</td><td>output</td><td>TCELL55:OUT.HALF.BOT3.TMIN, TCELL55:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO28</td><td>output</td><td>TCELL38:OUT.HALF.BOT0.TMIN, TCELL38:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO29</td><td>output</td><td>TCELL38:OUT.HALF.BOT1.TMIN, TCELL38:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO3</td><td>output</td><td>TCELL61:OUT.HALF.BOT3.TMIN, TCELL61:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO30</td><td>output</td><td>TCELL38:OUT.HALF.BOT2.TMIN, TCELL38:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO31</td><td>output</td><td>TCELL38:OUT.HALF.BOT3.TMIN, TCELL38:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO4</td><td>output</td><td>TCELL60:OUT.HALF.BOT0.TMIN, TCELL60:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO5</td><td>output</td><td>TCELL60:OUT.HALF.BOT1.TMIN, TCELL60:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO6</td><td>output</td><td>TCELL60:OUT.HALF.BOT2.TMIN, TCELL60:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO7</td><td>output</td><td>TCELL60:OUT.HALF.BOT3.TMIN, TCELL60:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO8</td><td>output</td><td>TCELL59:OUT.HALF.BOT0.TMIN, TCELL59:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUEXERADATAO9</td><td>output</td><td>TCELL59:OUT.HALF.BOT1.TMIN, TCELL59:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAI0</td><td>input</td><td>TCELL31:IMUX.IMUX16</td></tr>
<tr><td>TSTC405APUEXERBDATAI1</td><td>input</td><td>TCELL31:IMUX.IMUX17</td></tr>
<tr><td>TSTC405APUEXERBDATAI10</td><td>input</td><td>TCELL29:IMUX.IMUX18</td></tr>
<tr><td>TSTC405APUEXERBDATAI11</td><td>input</td><td>TCELL29:IMUX.IMUX19</td></tr>
<tr><td>TSTC405APUEXERBDATAI12</td><td>input</td><td>TCELL28:IMUX.IMUX16</td></tr>
<tr><td>TSTC405APUEXERBDATAI13</td><td>input</td><td>TCELL28:IMUX.IMUX17</td></tr>
<tr><td>TSTC405APUEXERBDATAI14</td><td>input</td><td>TCELL28:IMUX.IMUX18</td></tr>
<tr><td>TSTC405APUEXERBDATAI15</td><td>input</td><td>TCELL28:IMUX.IMUX19</td></tr>
<tr><td>TSTC405APUEXERBDATAI16</td><td>input</td><td>TCELL27:IMUX.IMUX16</td></tr>
<tr><td>TSTC405APUEXERBDATAI17</td><td>input</td><td>TCELL27:IMUX.IMUX17</td></tr>
<tr><td>TSTC405APUEXERBDATAI18</td><td>input</td><td>TCELL27:IMUX.IMUX18</td></tr>
<tr><td>TSTC405APUEXERBDATAI19</td><td>input</td><td>TCELL27:IMUX.IMUX19</td></tr>
<tr><td>TSTC405APUEXERBDATAI2</td><td>input</td><td>TCELL31:IMUX.IMUX18</td></tr>
<tr><td>TSTC405APUEXERBDATAI20</td><td>input</td><td>TCELL26:IMUX.IMUX16</td></tr>
<tr><td>TSTC405APUEXERBDATAI21</td><td>input</td><td>TCELL26:IMUX.IMUX17</td></tr>
<tr><td>TSTC405APUEXERBDATAI22</td><td>input</td><td>TCELL26:IMUX.IMUX18</td></tr>
<tr><td>TSTC405APUEXERBDATAI23</td><td>input</td><td>TCELL26:IMUX.IMUX19</td></tr>
<tr><td>TSTC405APUEXERBDATAI24</td><td>input</td><td>TCELL25:IMUX.IMUX8</td></tr>
<tr><td>TSTC405APUEXERBDATAI25</td><td>input</td><td>TCELL25:IMUX.IMUX9</td></tr>
<tr><td>TSTC405APUEXERBDATAI26</td><td>input</td><td>TCELL25:IMUX.IMUX10</td></tr>
<tr><td>TSTC405APUEXERBDATAI27</td><td>input</td><td>TCELL25:IMUX.IMUX11</td></tr>
<tr><td>TSTC405APUEXERBDATAI28</td><td>input</td><td>TCELL25:IMUX.IMUX12</td></tr>
<tr><td>TSTC405APUEXERBDATAI29</td><td>input</td><td>TCELL25:IMUX.IMUX13</td></tr>
<tr><td>TSTC405APUEXERBDATAI3</td><td>input</td><td>TCELL31:IMUX.IMUX19</td></tr>
<tr><td>TSTC405APUEXERBDATAI30</td><td>input</td><td>TCELL25:IMUX.IMUX14</td></tr>
<tr><td>TSTC405APUEXERBDATAI31</td><td>input</td><td>TCELL25:IMUX.IMUX15</td></tr>
<tr><td>TSTC405APUEXERBDATAI4</td><td>input</td><td>TCELL30:IMUX.IMUX16</td></tr>
<tr><td>TSTC405APUEXERBDATAI5</td><td>input</td><td>TCELL30:IMUX.IMUX17</td></tr>
<tr><td>TSTC405APUEXERBDATAI6</td><td>input</td><td>TCELL30:IMUX.IMUX18</td></tr>
<tr><td>TSTC405APUEXERBDATAI7</td><td>input</td><td>TCELL30:IMUX.IMUX19</td></tr>
<tr><td>TSTC405APUEXERBDATAI8</td><td>input</td><td>TCELL29:IMUX.IMUX16</td></tr>
<tr><td>TSTC405APUEXERBDATAI9</td><td>input</td><td>TCELL29:IMUX.IMUX17</td></tr>
<tr><td>TSTC405APUEXERBDATAO0</td><td>output</td><td>TCELL47:OUT.HALF.BOT0.TMIN, TCELL47:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO1</td><td>output</td><td>TCELL47:OUT.HALF.BOT1.TMIN, TCELL47:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO10</td><td>output</td><td>TCELL46:OUT.HALF.BOT2.TMIN, TCELL46:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO11</td><td>output</td><td>TCELL46:OUT.HALF.BOT3.TMIN, TCELL46:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO12</td><td>output</td><td>TCELL46:OUT.HALF.BOT4.TMIN, TCELL46:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO13</td><td>output</td><td>TCELL46:OUT.HALF.BOT5.TMIN, TCELL46:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO14</td><td>output</td><td>TCELL46:OUT.HALF.BOT6.TMIN, TCELL46:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO15</td><td>output</td><td>TCELL46:OUT.HALF.BOT7.TMIN, TCELL46:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO16</td><td>output</td><td>TCELL45:OUT.HALF.BOT0.TMIN, TCELL45:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO17</td><td>output</td><td>TCELL45:OUT.HALF.BOT1.TMIN, TCELL45:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO18</td><td>output</td><td>TCELL45:OUT.HALF.BOT2.TMIN, TCELL45:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO19</td><td>output</td><td>TCELL45:OUT.HALF.BOT3.TMIN, TCELL45:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO2</td><td>output</td><td>TCELL47:OUT.HALF.BOT2.TMIN, TCELL47:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO20</td><td>output</td><td>TCELL45:OUT.HALF.BOT4.TMIN, TCELL45:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO21</td><td>output</td><td>TCELL45:OUT.HALF.BOT5.TMIN, TCELL45:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO22</td><td>output</td><td>TCELL45:OUT.HALF.BOT6.TMIN, TCELL45:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO23</td><td>output</td><td>TCELL45:OUT.HALF.BOT7.TMIN, TCELL45:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO24</td><td>output</td><td>TCELL44:OUT.HALF.BOT0.TMIN, TCELL44:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO25</td><td>output</td><td>TCELL44:OUT.HALF.BOT1.TMIN, TCELL44:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO26</td><td>output</td><td>TCELL44:OUT.HALF.BOT2.TMIN, TCELL44:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO27</td><td>output</td><td>TCELL44:OUT.HALF.BOT3.TMIN, TCELL44:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO28</td><td>output</td><td>TCELL44:OUT.HALF.BOT4.TMIN, TCELL44:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO29</td><td>output</td><td>TCELL44:OUT.HALF.BOT5.TMIN, TCELL44:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO3</td><td>output</td><td>TCELL47:OUT.HALF.BOT3.TMIN, TCELL47:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO30</td><td>output</td><td>TCELL44:OUT.HALF.BOT6.TMIN, TCELL44:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO31</td><td>output</td><td>TCELL44:OUT.HALF.BOT7.TMIN, TCELL44:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO4</td><td>output</td><td>TCELL47:OUT.HALF.BOT4.TMIN, TCELL47:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO5</td><td>output</td><td>TCELL47:OUT.HALF.BOT5.TMIN, TCELL47:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO6</td><td>output</td><td>TCELL47:OUT.HALF.BOT6.TMIN, TCELL47:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO7</td><td>output</td><td>TCELL47:OUT.HALF.BOT7.TMIN, TCELL47:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO8</td><td>output</td><td>TCELL46:OUT.HALF.BOT0.TMIN, TCELL46:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUEXERBDATAO9</td><td>output</td><td>TCELL46:OUT.HALF.BOT1.TMIN, TCELL46:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUEXEWDCNTI0</td><td>input</td><td>TCELL47:IMUX.IMUX8</td></tr>
<tr><td>TSTC405APUEXEWDCNTI1</td><td>input</td><td>TCELL47:IMUX.IMUX9</td></tr>
<tr><td>TSTC405APUEXEWDCNTO0</td><td>output</td><td>TCELL7:OUT.HALF.BOT4.TMIN, TCELL7:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405APUEXEWDCNTO1</td><td>output</td><td>TCELL7:OUT.HALF.BOT5.TMIN, TCELL7:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405APUMSRFE0I</td><td>input</td><td>TCELL47:IMUX.IMUX10</td></tr>
<tr><td>TSTC405APUMSRFE0O</td><td>output</td><td>TCELL7:OUT.HALF.BOT6.TMIN, TCELL7:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405APUMSRFE1I</td><td>input</td><td>TCELL47:IMUX.IMUX11</td></tr>
<tr><td>TSTC405APUMSRFE1O</td><td>output</td><td>TCELL7:OUT.HALF.BOT7.TMIN, TCELL7:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405APUWBBYTEENI0</td><td>input</td><td>TCELL24:IMUX.IMUX10</td></tr>
<tr><td>TSTC405APUWBBYTEENI1</td><td>input</td><td>TCELL24:IMUX.IMUX11</td></tr>
<tr><td>TSTC405APUWBBYTEENI2</td><td>input</td><td>TCELL24:IMUX.IMUX12</td></tr>
<tr><td>TSTC405APUWBBYTEENI3</td><td>input</td><td>TCELL24:IMUX.IMUX13</td></tr>
<tr><td>TSTC405APUWBBYTEENO0</td><td>output</td><td>TCELL3:OUT.HALF.BOT0.TMIN, TCELL3:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405APUWBBYTEENO1</td><td>output</td><td>TCELL3:OUT.HALF.BOT1.TMIN, TCELL3:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUWBBYTEENO2</td><td>output</td><td>TCELL3:OUT.HALF.BOT2.TMIN, TCELL3:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUWBBYTEENO3</td><td>output</td><td>TCELL3:OUT.HALF.BOT3.TMIN, TCELL3:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405APUWBENDIANI</td><td>input</td><td>TCELL46:IMUX.IMUX9</td></tr>
<tr><td>TSTC405APUWBENDIANO</td><td>output</td><td>TCELL36:OUT.SEC0.TMIN</td></tr>
<tr><td>TSTC405APUWBFLUSHI</td><td>input</td><td>TCELL46:IMUX.IMUX10</td></tr>
<tr><td>TSTC405APUWBFLUSHO</td><td>output</td><td>TCELL5:OUT.HALF.BOT1.TMIN, TCELL5:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405APUWBHOLDI</td><td>input</td><td>TCELL46:IMUX.IMUX11</td></tr>
<tr><td>TSTC405APUWBHOLDO</td><td>output</td><td>TCELL5:OUT.HALF.BOT2.TMIN, TCELL5:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405APUXERCAI</td><td>input</td><td>TCELL44:IMUX.IMUX5</td></tr>
<tr><td>TSTC405APUXERCAO</td><td>output</td><td>TCELL37:OUT.HALF.BOT7.TMIN, TCELL37:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405DCRABUSI0</td><td>input</td><td>TCELL27:IMUX.IMUX8</td></tr>
<tr><td>TSTC405DCRABUSI1</td><td>input</td><td>TCELL27:IMUX.IMUX9</td></tr>
<tr><td>TSTC405DCRABUSI2</td><td>input</td><td>TCELL27:IMUX.IMUX10</td></tr>
<tr><td>TSTC405DCRABUSI3</td><td>input</td><td>TCELL27:IMUX.IMUX11</td></tr>
<tr><td>TSTC405DCRABUSI4</td><td>input</td><td>TCELL28:IMUX.IMUX8</td></tr>
<tr><td>TSTC405DCRABUSI5</td><td>input</td><td>TCELL28:IMUX.IMUX9</td></tr>
<tr><td>TSTC405DCRABUSI6</td><td>input</td><td>TCELL28:IMUX.IMUX10</td></tr>
<tr><td>TSTC405DCRABUSI7</td><td>input</td><td>TCELL28:IMUX.IMUX11</td></tr>
<tr><td>TSTC405DCRABUSI8</td><td>input</td><td>TCELL29:IMUX.IMUX8</td></tr>
<tr><td>TSTC405DCRABUSI9</td><td>input</td><td>TCELL29:IMUX.IMUX9</td></tr>
<tr><td>TSTC405DCRDBUSOUTI0</td><td>input</td><td>TCELL46:IMUX.IMUX12</td></tr>
<tr><td>TSTC405DCRDBUSOUTI1</td><td>input</td><td>TCELL46:IMUX.IMUX13</td></tr>
<tr><td>TSTC405DCRDBUSOUTI10</td><td>input</td><td>TCELL44:IMUX.IMUX14</td></tr>
<tr><td>TSTC405DCRDBUSOUTI11</td><td>input</td><td>TCELL44:IMUX.IMUX15</td></tr>
<tr><td>TSTC405DCRDBUSOUTI12</td><td>input</td><td>TCELL42:IMUX.IMUX12</td></tr>
<tr><td>TSTC405DCRDBUSOUTI13</td><td>input</td><td>TCELL42:IMUX.IMUX13</td></tr>
<tr><td>TSTC405DCRDBUSOUTI14</td><td>input</td><td>TCELL42:IMUX.IMUX14</td></tr>
<tr><td>TSTC405DCRDBUSOUTI15</td><td>input</td><td>TCELL42:IMUX.IMUX15</td></tr>
<tr><td>TSTC405DCRDBUSOUTI16</td><td>input</td><td>TCELL41:IMUX.IMUX12</td></tr>
<tr><td>TSTC405DCRDBUSOUTI17</td><td>input</td><td>TCELL41:IMUX.IMUX13</td></tr>
<tr><td>TSTC405DCRDBUSOUTI18</td><td>input</td><td>TCELL41:IMUX.IMUX14</td></tr>
<tr><td>TSTC405DCRDBUSOUTI19</td><td>input</td><td>TCELL41:IMUX.IMUX15</td></tr>
<tr><td>TSTC405DCRDBUSOUTI2</td><td>input</td><td>TCELL46:IMUX.IMUX14</td></tr>
<tr><td>TSTC405DCRDBUSOUTI20</td><td>input</td><td>TCELL40:IMUX.IMUX16</td></tr>
<tr><td>TSTC405DCRDBUSOUTI21</td><td>input</td><td>TCELL40:IMUX.IMUX17</td></tr>
<tr><td>TSTC405DCRDBUSOUTI22</td><td>input</td><td>TCELL40:IMUX.IMUX18</td></tr>
<tr><td>TSTC405DCRDBUSOUTI23</td><td>input</td><td>TCELL40:IMUX.IMUX19</td></tr>
<tr><td>TSTC405DCRDBUSOUTI24</td><td>input</td><td>TCELL36:IMUX.IMUX12</td></tr>
<tr><td>TSTC405DCRDBUSOUTI25</td><td>input</td><td>TCELL36:IMUX.IMUX13</td></tr>
<tr><td>TSTC405DCRDBUSOUTI26</td><td>input</td><td>TCELL36:IMUX.IMUX14</td></tr>
<tr><td>TSTC405DCRDBUSOUTI27</td><td>input</td><td>TCELL36:IMUX.IMUX15</td></tr>
<tr><td>TSTC405DCRDBUSOUTI28</td><td>input</td><td>TCELL35:IMUX.IMUX12</td></tr>
<tr><td>TSTC405DCRDBUSOUTI29</td><td>input</td><td>TCELL35:IMUX.IMUX13</td></tr>
<tr><td>TSTC405DCRDBUSOUTI3</td><td>input</td><td>TCELL46:IMUX.IMUX15</td></tr>
<tr><td>TSTC405DCRDBUSOUTI30</td><td>input</td><td>TCELL35:IMUX.IMUX14</td></tr>
<tr><td>TSTC405DCRDBUSOUTI31</td><td>input</td><td>TCELL35:IMUX.IMUX15</td></tr>
<tr><td>TSTC405DCRDBUSOUTI4</td><td>input</td><td>TCELL45:IMUX.IMUX12</td></tr>
<tr><td>TSTC405DCRDBUSOUTI5</td><td>input</td><td>TCELL45:IMUX.IMUX13</td></tr>
<tr><td>TSTC405DCRDBUSOUTI6</td><td>input</td><td>TCELL45:IMUX.IMUX14</td></tr>
<tr><td>TSTC405DCRDBUSOUTI7</td><td>input</td><td>TCELL45:IMUX.IMUX15</td></tr>
<tr><td>TSTC405DCRDBUSOUTI8</td><td>input</td><td>TCELL44:IMUX.IMUX12</td></tr>
<tr><td>TSTC405DCRDBUSOUTI9</td><td>input</td><td>TCELL44:IMUX.IMUX13</td></tr>
<tr><td>TSTC405DCRREADI</td><td>input</td><td>TCELL29:IMUX.IMUX10</td></tr>
<tr><td>TSTC405DCRWRITEI</td><td>input</td><td>TCELL29:IMUX.IMUX11</td></tr>
<tr><td>TSTC405DSOCMABORTOPI</td><td>input</td><td>TCELL39:IMUX.IMUX15</td></tr>
<tr><td>TSTC405DSOCMABORTOPO</td><td>output</td><td>TCELL6:OUT.HALF.BOT5.TMIN, TCELL6:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405DSOCMABORTREQI</td><td>input</td><td>TCELL39:IMUX.IMUX14</td></tr>
<tr><td>TSTC405DSOCMABORTREQO</td><td>output</td><td>TCELL6:OUT.HALF.BOT6.TMIN, TCELL6:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSI0</td><td>input</td><td>TCELL14:IMUX.IMUX11</td></tr>
<tr><td>TSTC405DSOCMABUSI1</td><td>input</td><td>TCELL14:IMUX.IMUX12</td></tr>
<tr><td>TSTC405DSOCMABUSI10</td><td>input</td><td>TCELL12:IMUX.IMUX10</td></tr>
<tr><td>TSTC405DSOCMABUSI11</td><td>input</td><td>TCELL12:IMUX.IMUX11</td></tr>
<tr><td>TSTC405DSOCMABUSI12</td><td>input</td><td>TCELL11:IMUX.IMUX5</td></tr>
<tr><td>TSTC405DSOCMABUSI13</td><td>input</td><td>TCELL11:IMUX.IMUX6</td></tr>
<tr><td>TSTC405DSOCMABUSI14</td><td>input</td><td>TCELL11:IMUX.IMUX7</td></tr>
<tr><td>TSTC405DSOCMABUSI15</td><td>input</td><td>TCELL11:IMUX.IMUX8</td></tr>
<tr><td>TSTC405DSOCMABUSI16</td><td>input</td><td>TCELL43:IMUX.IMUX8</td></tr>
<tr><td>TSTC405DSOCMABUSI17</td><td>input</td><td>TCELL43:IMUX.IMUX9</td></tr>
<tr><td>TSTC405DSOCMABUSI18</td><td>input</td><td>TCELL43:IMUX.IMUX10</td></tr>
<tr><td>TSTC405DSOCMABUSI19</td><td>input</td><td>TCELL43:IMUX.IMUX11</td></tr>
<tr><td>TSTC405DSOCMABUSI2</td><td>input</td><td>TCELL14:IMUX.IMUX13</td></tr>
<tr><td>TSTC405DSOCMABUSI20</td><td>input</td><td>TCELL42:IMUX.IMUX8</td></tr>
<tr><td>TSTC405DSOCMABUSI21</td><td>input</td><td>TCELL42:IMUX.IMUX9</td></tr>
<tr><td>TSTC405DSOCMABUSI22</td><td>input</td><td>TCELL42:IMUX.IMUX10</td></tr>
<tr><td>TSTC405DSOCMABUSI23</td><td>input</td><td>TCELL42:IMUX.IMUX11</td></tr>
<tr><td>TSTC405DSOCMABUSI24</td><td>input</td><td>TCELL41:IMUX.IMUX8</td></tr>
<tr><td>TSTC405DSOCMABUSI25</td><td>input</td><td>TCELL41:IMUX.IMUX9</td></tr>
<tr><td>TSTC405DSOCMABUSI26</td><td>input</td><td>TCELL41:IMUX.IMUX10</td></tr>
<tr><td>TSTC405DSOCMABUSI27</td><td>input</td><td>TCELL41:IMUX.IMUX11</td></tr>
<tr><td>TSTC405DSOCMABUSI28</td><td>input</td><td>TCELL39:IMUX.IMUX8</td></tr>
<tr><td>TSTC405DSOCMABUSI29</td><td>input</td><td>TCELL39:IMUX.IMUX9</td></tr>
<tr><td>TSTC405DSOCMABUSI3</td><td>input</td><td>TCELL14:IMUX.IMUX14</td></tr>
<tr><td>TSTC405DSOCMABUSI4</td><td>input</td><td>TCELL13:IMUX.IMUX8</td></tr>
<tr><td>TSTC405DSOCMABUSI5</td><td>input</td><td>TCELL13:IMUX.IMUX9</td></tr>
<tr><td>TSTC405DSOCMABUSI6</td><td>input</td><td>TCELL13:IMUX.IMUX10</td></tr>
<tr><td>TSTC405DSOCMABUSI7</td><td>input</td><td>TCELL13:IMUX.IMUX11</td></tr>
<tr><td>TSTC405DSOCMABUSI8</td><td>input</td><td>TCELL12:IMUX.IMUX8</td></tr>
<tr><td>TSTC405DSOCMABUSI9</td><td>input</td><td>TCELL12:IMUX.IMUX9</td></tr>
<tr><td>TSTC405DSOCMABUSO0</td><td>output</td><td>TCELL23:OUT.HALF.BOT0.TMIN, TCELL23:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO1</td><td>output</td><td>TCELL23:OUT.HALF.BOT1.TMIN, TCELL23:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO10</td><td>output</td><td>TCELL21:OUT.HALF.BOT2.TMIN, TCELL21:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO11</td><td>output</td><td>TCELL21:OUT.HALF.BOT3.TMIN, TCELL21:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO12</td><td>output</td><td>TCELL20:OUT.HALF.BOT0.TMIN, TCELL20:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO13</td><td>output</td><td>TCELL20:OUT.HALF.BOT1.TMIN, TCELL20:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO14</td><td>output</td><td>TCELL20:OUT.HALF.BOT2.TMIN, TCELL20:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO15</td><td>output</td><td>TCELL20:OUT.HALF.BOT3.TMIN, TCELL20:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO16</td><td>output</td><td>TCELL19:OUT.HALF.BOT0.TMIN, TCELL19:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO17</td><td>output</td><td>TCELL19:OUT.HALF.BOT1.TMIN, TCELL19:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO18</td><td>output</td><td>TCELL19:OUT.HALF.BOT2.TMIN, TCELL19:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO19</td><td>output</td><td>TCELL19:OUT.HALF.BOT3.TMIN, TCELL19:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO2</td><td>output</td><td>TCELL23:OUT.HALF.BOT2.TMIN, TCELL23:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO20</td><td>output</td><td>TCELL18:OUT.HALF.BOT0.TMIN, TCELL18:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO21</td><td>output</td><td>TCELL18:OUT.HALF.BOT1.TMIN, TCELL18:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO22</td><td>output</td><td>TCELL18:OUT.HALF.BOT2.TMIN, TCELL18:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO23</td><td>output</td><td>TCELL18:OUT.HALF.BOT3.TMIN, TCELL18:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO24</td><td>output</td><td>TCELL17:OUT.HALF.BOT0.TMIN, TCELL17:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO25</td><td>output</td><td>TCELL17:OUT.HALF.BOT1.TMIN, TCELL17:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO26</td><td>output</td><td>TCELL17:OUT.HALF.BOT2.TMIN, TCELL17:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO27</td><td>output</td><td>TCELL17:OUT.HALF.BOT3.TMIN, TCELL17:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO28</td><td>output</td><td>TCELL16:OUT.HALF.BOT0.TMIN, TCELL16:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO29</td><td>output</td><td>TCELL16:OUT.HALF.BOT1.TMIN, TCELL16:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO3</td><td>output</td><td>TCELL23:OUT.HALF.BOT3.TMIN, TCELL23:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO4</td><td>output</td><td>TCELL22:OUT.HALF.BOT0.TMIN, TCELL22:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO5</td><td>output</td><td>TCELL22:OUT.HALF.BOT1.TMIN, TCELL22:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO6</td><td>output</td><td>TCELL22:OUT.HALF.BOT2.TMIN, TCELL22:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO7</td><td>output</td><td>TCELL22:OUT.HALF.BOT3.TMIN, TCELL22:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO8</td><td>output</td><td>TCELL21:OUT.HALF.BOT0.TMIN, TCELL21:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405DSOCMABUSO9</td><td>output</td><td>TCELL21:OUT.HALF.BOT1.TMIN, TCELL21:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405DSOCMBYTEENI0</td><td>input</td><td>TCELL39:IMUX.IMUX10</td></tr>
<tr><td>TSTC405DSOCMBYTEENI1</td><td>input</td><td>TCELL39:IMUX.IMUX11</td></tr>
<tr><td>TSTC405DSOCMBYTEENI2</td><td>input</td><td>TCELL39:IMUX.IMUX12</td></tr>
<tr><td>TSTC405DSOCMBYTEENI3</td><td>input</td><td>TCELL39:IMUX.IMUX13</td></tr>
<tr><td>TSTC405DSOCMBYTEENO0</td><td>output</td><td>TCELL6:OUT.HALF.BOT0.TMIN, TCELL6:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405DSOCMBYTEENO1</td><td>output</td><td>TCELL6:OUT.HALF.BOT1.TMIN, TCELL6:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405DSOCMBYTEENO2</td><td>output</td><td>TCELL6:OUT.HALF.BOT2.TMIN, TCELL6:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405DSOCMBYTEENO3</td><td>output</td><td>TCELL6:OUT.HALF.BOT3.TMIN, TCELL6:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405DSOCMLOADREQI</td><td>input</td><td>TCELL43:IMUX.IMUX12</td></tr>
<tr><td>TSTC405DSOCMLOADREQO</td><td>output</td><td>TCELL6:OUT.HALF.BOT7.TMIN, TCELL6:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405DSOCMSTOREREQI</td><td>input</td><td>TCELL43:IMUX.IMUX13</td></tr>
<tr><td>TSTC405DSOCMSTOREREQO</td><td>output</td><td>TCELL16:OUT.HALF.BOT6.TMIN, TCELL16:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405DSOCMWAITI</td><td>input</td><td>TCELL43:IMUX.IMUX14</td></tr>
<tr><td>TSTC405DSOCMWAITO</td><td>output</td><td>TCELL16:OUT.HALF.BOT7.TMIN, TCELL16:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI0</td><td>input</td><td>TCELL47:IMUX.IMUX12</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI1</td><td>input</td><td>TCELL47:IMUX.IMUX13</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI10</td><td>input</td><td>TCELL45:IMUX.IMUX18</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI11</td><td>input</td><td>TCELL45:IMUX.IMUX19</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI12</td><td>input</td><td>TCELL44:IMUX.IMUX16</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI13</td><td>input</td><td>TCELL44:IMUX.IMUX17</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI14</td><td>input</td><td>TCELL44:IMUX.IMUX18</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI15</td><td>input</td><td>TCELL44:IMUX.IMUX19</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI16</td><td>input</td><td>TCELL43:IMUX.IMUX16</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI17</td><td>input</td><td>TCELL43:IMUX.IMUX17</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI18</td><td>input</td><td>TCELL43:IMUX.IMUX18</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI19</td><td>input</td><td>TCELL43:IMUX.IMUX19</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI2</td><td>input</td><td>TCELL47:IMUX.IMUX14</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI20</td><td>input</td><td>TCELL42:IMUX.IMUX16</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI21</td><td>input</td><td>TCELL42:IMUX.IMUX17</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI22</td><td>input</td><td>TCELL42:IMUX.IMUX18</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI23</td><td>input</td><td>TCELL42:IMUX.IMUX19</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI24</td><td>input</td><td>TCELL41:IMUX.IMUX16</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI25</td><td>input</td><td>TCELL41:IMUX.IMUX17</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI26</td><td>input</td><td>TCELL41:IMUX.IMUX18</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI27</td><td>input</td><td>TCELL41:IMUX.IMUX19</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI28</td><td>input</td><td>TCELL39:IMUX.IMUX16</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI29</td><td>input</td><td>TCELL39:IMUX.IMUX17</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI3</td><td>input</td><td>TCELL47:IMUX.IMUX15</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI30</td><td>input</td><td>TCELL39:IMUX.IMUX18</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI31</td><td>input</td><td>TCELL39:IMUX.IMUX19</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI4</td><td>input</td><td>TCELL46:IMUX.IMUX16</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI5</td><td>input</td><td>TCELL46:IMUX.IMUX17</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI6</td><td>input</td><td>TCELL46:IMUX.IMUX18</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI7</td><td>input</td><td>TCELL46:IMUX.IMUX19</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI8</td><td>input</td><td>TCELL45:IMUX.IMUX16</td></tr>
<tr><td>TSTC405DSOCMWRDBUSI9</td><td>input</td><td>TCELL45:IMUX.IMUX17</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO0</td><td>output</td><td>TCELL23:OUT.HALF.BOT4.TMIN, TCELL23:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO1</td><td>output</td><td>TCELL23:OUT.HALF.BOT5.TMIN, TCELL23:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO10</td><td>output</td><td>TCELL21:OUT.HALF.BOT6.TMIN, TCELL21:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO11</td><td>output</td><td>TCELL21:OUT.HALF.BOT7.TMIN, TCELL21:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO12</td><td>output</td><td>TCELL20:OUT.HALF.BOT4.TMIN, TCELL20:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO13</td><td>output</td><td>TCELL20:OUT.HALF.BOT5.TMIN, TCELL20:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO14</td><td>output</td><td>TCELL20:OUT.HALF.BOT6.TMIN, TCELL20:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO15</td><td>output</td><td>TCELL20:OUT.HALF.BOT7.TMIN, TCELL20:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO16</td><td>output</td><td>TCELL19:OUT.HALF.BOT4.TMIN, TCELL19:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO17</td><td>output</td><td>TCELL19:OUT.HALF.BOT5.TMIN, TCELL19:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO18</td><td>output</td><td>TCELL19:OUT.HALF.BOT6.TMIN, TCELL19:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO19</td><td>output</td><td>TCELL19:OUT.HALF.BOT7.TMIN, TCELL19:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO2</td><td>output</td><td>TCELL23:OUT.HALF.BOT6.TMIN, TCELL23:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO20</td><td>output</td><td>TCELL18:OUT.HALF.BOT4.TMIN, TCELL18:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO21</td><td>output</td><td>TCELL18:OUT.HALF.BOT5.TMIN, TCELL18:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO22</td><td>output</td><td>TCELL18:OUT.HALF.BOT6.TMIN, TCELL18:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO23</td><td>output</td><td>TCELL18:OUT.HALF.BOT7.TMIN, TCELL18:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO24</td><td>output</td><td>TCELL17:OUT.HALF.BOT4.TMIN, TCELL17:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO25</td><td>output</td><td>TCELL17:OUT.HALF.BOT5.TMIN, TCELL17:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO26</td><td>output</td><td>TCELL17:OUT.HALF.BOT6.TMIN, TCELL17:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO27</td><td>output</td><td>TCELL17:OUT.HALF.BOT7.TMIN, TCELL17:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO28</td><td>output</td><td>TCELL16:OUT.HALF.BOT2.TMIN, TCELL16:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO29</td><td>output</td><td>TCELL16:OUT.HALF.BOT3.TMIN, TCELL16:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO3</td><td>output</td><td>TCELL23:OUT.HALF.BOT7.TMIN, TCELL23:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO30</td><td>output</td><td>TCELL16:OUT.HALF.BOT4.TMIN, TCELL16:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO31</td><td>output</td><td>TCELL16:OUT.HALF.BOT5.TMIN, TCELL16:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO4</td><td>output</td><td>TCELL22:OUT.HALF.BOT4.TMIN, TCELL22:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO5</td><td>output</td><td>TCELL22:OUT.HALF.BOT5.TMIN, TCELL22:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO6</td><td>output</td><td>TCELL22:OUT.HALF.BOT6.TMIN, TCELL22:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO7</td><td>output</td><td>TCELL22:OUT.HALF.BOT7.TMIN, TCELL22:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO8</td><td>output</td><td>TCELL21:OUT.HALF.BOT4.TMIN, TCELL21:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405DSOCMWRDBUSO9</td><td>output</td><td>TCELL21:OUT.HALF.BOT5.TMIN, TCELL21:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405DSOCMXLTVALIDI</td><td>input</td><td>TCELL43:IMUX.IMUX15</td></tr>
<tr><td>TSTC405DSOCMXLTVALIDO</td><td>output</td><td>TCELL6:OUT.HALF.BOT4.TMIN, TCELL6:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405ISOCMABORTI</td><td>input</td><td>TCELL24:IMUX.IMUX17</td></tr>
<tr><td>TSTC405ISOCMABORTO</td><td>output</td><td>TCELL49:OUT.HALF.BOT3.TMIN, TCELL49:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSI0</td><td>input</td><td>TCELL14:IMUX.IMUX15</td></tr>
<tr><td>TSTC405ISOCMABUSI1</td><td>input</td><td>TCELL14:IMUX.IMUX16</td></tr>
<tr><td>TSTC405ISOCMABUSI10</td><td>input</td><td>TCELL12:IMUX.IMUX14</td></tr>
<tr><td>TSTC405ISOCMABUSI11</td><td>input</td><td>TCELL12:IMUX.IMUX15</td></tr>
<tr><td>TSTC405ISOCMABUSI12</td><td>input</td><td>TCELL11:IMUX.IMUX11</td></tr>
<tr><td>TSTC405ISOCMABUSI13</td><td>input</td><td>TCELL11:IMUX.IMUX12</td></tr>
<tr><td>TSTC405ISOCMABUSI14</td><td>input</td><td>TCELL11:IMUX.IMUX13</td></tr>
<tr><td>TSTC405ISOCMABUSI15</td><td>input</td><td>TCELL11:IMUX.IMUX14</td></tr>
<tr><td>TSTC405ISOCMABUSI16</td><td>input</td><td>TCELL10:IMUX.IMUX16</td></tr>
<tr><td>TSTC405ISOCMABUSI17</td><td>input</td><td>TCELL10:IMUX.IMUX17</td></tr>
<tr><td>TSTC405ISOCMABUSI18</td><td>input</td><td>TCELL10:IMUX.IMUX18</td></tr>
<tr><td>TSTC405ISOCMABUSI19</td><td>input</td><td>TCELL10:IMUX.IMUX19</td></tr>
<tr><td>TSTC405ISOCMABUSI2</td><td>input</td><td>TCELL14:IMUX.IMUX17</td></tr>
<tr><td>TSTC405ISOCMABUSI20</td><td>input</td><td>TCELL9:IMUX.IMUX15</td></tr>
<tr><td>TSTC405ISOCMABUSI21</td><td>input</td><td>TCELL9:IMUX.IMUX16</td></tr>
<tr><td>TSTC405ISOCMABUSI22</td><td>input</td><td>TCELL9:IMUX.IMUX17</td></tr>
<tr><td>TSTC405ISOCMABUSI23</td><td>input</td><td>TCELL9:IMUX.IMUX18</td></tr>
<tr><td>TSTC405ISOCMABUSI24</td><td>input</td><td>TCELL9:IMUX.IMUX19</td></tr>
<tr><td>TSTC405ISOCMABUSI25</td><td>input</td><td>TCELL8:IMUX.IMUX13</td></tr>
<tr><td>TSTC405ISOCMABUSI26</td><td>input</td><td>TCELL8:IMUX.IMUX14</td></tr>
<tr><td>TSTC405ISOCMABUSI27</td><td>input</td><td>TCELL8:IMUX.IMUX15</td></tr>
<tr><td>TSTC405ISOCMABUSI28</td><td>input</td><td>TCELL8:IMUX.IMUX16</td></tr>
<tr><td>TSTC405ISOCMABUSI29</td><td>input</td><td>TCELL8:IMUX.IMUX17</td></tr>
<tr><td>TSTC405ISOCMABUSI3</td><td>input</td><td>TCELL14:IMUX.IMUX18</td></tr>
<tr><td>TSTC405ISOCMABUSI4</td><td>input</td><td>TCELL13:IMUX.IMUX12</td></tr>
<tr><td>TSTC405ISOCMABUSI5</td><td>input</td><td>TCELL13:IMUX.IMUX13</td></tr>
<tr><td>TSTC405ISOCMABUSI6</td><td>input</td><td>TCELL13:IMUX.IMUX14</td></tr>
<tr><td>TSTC405ISOCMABUSI7</td><td>input</td><td>TCELL13:IMUX.IMUX15</td></tr>
<tr><td>TSTC405ISOCMABUSI8</td><td>input</td><td>TCELL12:IMUX.IMUX12</td></tr>
<tr><td>TSTC405ISOCMABUSI9</td><td>input</td><td>TCELL12:IMUX.IMUX13</td></tr>
<tr><td>TSTC405ISOCMABUSO0</td><td>output</td><td>TCELL53:OUT.HALF.BOT0.TMIN, TCELL53:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO1</td><td>output</td><td>TCELL53:OUT.HALF.BOT1.TMIN, TCELL53:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO10</td><td>output</td><td>TCELL52:OUT.HALF.BOT2.TMIN, TCELL52:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO11</td><td>output</td><td>TCELL52:OUT.HALF.BOT3.TMIN, TCELL52:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO12</td><td>output</td><td>TCELL52:OUT.HALF.BOT4.TMIN, TCELL52:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO13</td><td>output</td><td>TCELL52:OUT.HALF.BOT5.TMIN, TCELL52:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO14</td><td>output</td><td>TCELL52:OUT.HALF.BOT6.TMIN, TCELL52:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO15</td><td>output</td><td>TCELL52:OUT.HALF.BOT7.TMIN, TCELL52:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO16</td><td>output</td><td>TCELL51:OUT.HALF.BOT0.TMIN, TCELL51:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO17</td><td>output</td><td>TCELL51:OUT.HALF.BOT1.TMIN, TCELL51:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO18</td><td>output</td><td>TCELL51:OUT.HALF.BOT2.TMIN, TCELL51:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO19</td><td>output</td><td>TCELL51:OUT.HALF.BOT3.TMIN, TCELL51:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO2</td><td>output</td><td>TCELL53:OUT.HALF.BOT2.TMIN, TCELL53:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO20</td><td>output</td><td>TCELL51:OUT.HALF.BOT4.TMIN, TCELL51:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO21</td><td>output</td><td>TCELL51:OUT.HALF.BOT5.TMIN, TCELL51:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO22</td><td>output</td><td>TCELL51:OUT.HALF.BOT6.TMIN, TCELL51:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO23</td><td>output</td><td>TCELL51:OUT.HALF.BOT7.TMIN, TCELL51:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO24</td><td>output</td><td>TCELL50:OUT.HALF.BOT0.TMIN, TCELL50:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO25</td><td>output</td><td>TCELL50:OUT.HALF.BOT1.TMIN, TCELL50:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO26</td><td>output</td><td>TCELL50:OUT.HALF.BOT2.TMIN, TCELL50:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO27</td><td>output</td><td>TCELL50:OUT.HALF.BOT3.TMIN, TCELL50:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO28</td><td>output</td><td>TCELL50:OUT.HALF.BOT4.TMIN, TCELL50:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO29</td><td>output</td><td>TCELL50:OUT.HALF.BOT5.TMIN, TCELL50:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO3</td><td>output</td><td>TCELL53:OUT.HALF.BOT3.TMIN, TCELL53:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO4</td><td>output</td><td>TCELL53:OUT.HALF.BOT4.TMIN, TCELL53:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO5</td><td>output</td><td>TCELL53:OUT.HALF.BOT5.TMIN, TCELL53:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO6</td><td>output</td><td>TCELL53:OUT.HALF.BOT6.TMIN, TCELL53:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO7</td><td>output</td><td>TCELL53:OUT.HALF.BOT7.TMIN, TCELL53:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO8</td><td>output</td><td>TCELL52:OUT.HALF.BOT0.TMIN, TCELL52:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405ISOCMABUSO9</td><td>output</td><td>TCELL52:OUT.HALF.BOT1.TMIN, TCELL52:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405ISOCMICUREADYI</td><td>input</td><td>TCELL24:IMUX.IMUX15</td></tr>
<tr><td>TSTC405ISOCMICUREADYO</td><td>output</td><td>TCELL49:OUT.HALF.BOT1.TMIN, TCELL49:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTC405ISOCMREQPENDINGI</td><td>input</td><td>TCELL24:IMUX.IMUX14</td></tr>
<tr><td>TSTC405ISOCMREQPENDINGO</td><td>output</td><td>TCELL49:OUT.HALF.BOT0.TMIN, TCELL49:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTC405ISOCMXLTVALIDI</td><td>input</td><td>TCELL24:IMUX.IMUX16</td></tr>
<tr><td>TSTC405ISOCMXLTVALIDO</td><td>output</td><td>TCELL49:OUT.HALF.BOT2.TMIN, TCELL49:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTCLKINACTI</td><td>input</td><td>TCELL10:IMUX.IMUX12</td></tr>
<tr><td>TSTCLKINACTO</td><td>output</td><td>TCELL48:OUT.HALF.BOT1.TMIN, TCELL48:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTCPUCLKENI</td><td>input</td><td>TCELL10:IMUX.IMUX11</td></tr>
<tr><td>TSTCPUCLKENO</td><td>output</td><td>TCELL48:OUT.HALF.BOT0.TMIN, TCELL48:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTDCRC405ACKO</td><td>output</td><td>TCELL39:OUT.HALF.BOT3.TMIN, TCELL39:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO0</td><td>output</td><td>TCELL20:OUT.SEC0.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO1</td><td>output</td><td>TCELL20:OUT.SEC1.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO10</td><td>output</td><td>TCELL18:OUT.SEC2.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO11</td><td>output</td><td>TCELL18:OUT.SEC3.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO12</td><td>output</td><td>TCELL11:OUT.SEC0.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO13</td><td>output</td><td>TCELL11:OUT.SEC1.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO14</td><td>output</td><td>TCELL11:OUT.SEC2.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO15</td><td>output</td><td>TCELL11:OUT.SEC3.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO16</td><td>output</td><td>TCELL10:OUT.SEC0.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO17</td><td>output</td><td>TCELL10:OUT.SEC1.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO18</td><td>output</td><td>TCELL10:OUT.SEC2.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO19</td><td>output</td><td>TCELL10:OUT.SEC3.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO2</td><td>output</td><td>TCELL20:OUT.SEC2.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO20</td><td>output</td><td>TCELL5:OUT.SEC0.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO21</td><td>output</td><td>TCELL5:OUT.SEC1.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO22</td><td>output</td><td>TCELL5:OUT.SEC2.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO23</td><td>output</td><td>TCELL5:OUT.SEC3.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO24</td><td>output</td><td>TCELL3:OUT.SEC0.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO25</td><td>output</td><td>TCELL3:OUT.SEC1.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO26</td><td>output</td><td>TCELL3:OUT.SEC2.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO27</td><td>output</td><td>TCELL3:OUT.SEC3.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO28</td><td>output</td><td>TCELL2:OUT.SEC0.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO29</td><td>output</td><td>TCELL2:OUT.SEC1.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO3</td><td>output</td><td>TCELL20:OUT.SEC3.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO30</td><td>output</td><td>TCELL2:OUT.SEC2.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO31</td><td>output</td><td>TCELL2:OUT.SEC3.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO4</td><td>output</td><td>TCELL19:OUT.SEC0.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO5</td><td>output</td><td>TCELL19:OUT.SEC1.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO6</td><td>output</td><td>TCELL19:OUT.SEC2.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO7</td><td>output</td><td>TCELL19:OUT.SEC3.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO8</td><td>output</td><td>TCELL18:OUT.SEC0.TMIN</td></tr>
<tr><td>TSTDCRC405DBUSINO9</td><td>output</td><td>TCELL18:OUT.SEC1.TMIN</td></tr>
<tr><td>TSTDSOCMC405COMPLETEI</td><td>input</td><td>TCELL57:IMUX.IMUX10</td></tr>
<tr><td>TSTDSOCMC405COMPLETEO</td><td>output</td><td>TCELL39:OUT.HALF.BOT0.TMIN, TCELL39:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTDSOCMC405DISOPERANDFWDI</td><td>input</td><td>TCELL57:IMUX.IMUX11</td></tr>
<tr><td>TSTDSOCMC405DISOPERANDFWDO</td><td>output</td><td>TCELL39:OUT.HALF.BOT1.TMIN, TCELL39:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTDSOCMC405HOLDI</td><td>input</td><td>TCELL58:IMUX.IMUX13</td></tr>
<tr><td>TSTDSOCMC405HOLDO</td><td>output</td><td>TCELL39:OUT.HALF.BOT2.TMIN, TCELL39:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI0</td><td>input</td><td>TCELL61:IMUX.IMUX16</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI1</td><td>input</td><td>TCELL61:IMUX.IMUX17</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI10</td><td>input</td><td>TCELL59:IMUX.IMUX18</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI11</td><td>input</td><td>TCELL59:IMUX.IMUX19</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI12</td><td>input</td><td>TCELL58:IMUX.IMUX16</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI13</td><td>input</td><td>TCELL58:IMUX.IMUX17</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI14</td><td>input</td><td>TCELL58:IMUX.IMUX18</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI15</td><td>input</td><td>TCELL58:IMUX.IMUX19</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI16</td><td>input</td><td>TCELL57:IMUX.IMUX16</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI17</td><td>input</td><td>TCELL57:IMUX.IMUX17</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI18</td><td>input</td><td>TCELL57:IMUX.IMUX18</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI19</td><td>input</td><td>TCELL57:IMUX.IMUX19</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI2</td><td>input</td><td>TCELL61:IMUX.IMUX18</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI20</td><td>input</td><td>TCELL56:IMUX.IMUX16</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI21</td><td>input</td><td>TCELL56:IMUX.IMUX17</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI22</td><td>input</td><td>TCELL56:IMUX.IMUX18</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI23</td><td>input</td><td>TCELL56:IMUX.IMUX19</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI24</td><td>input</td><td>TCELL55:IMUX.IMUX16</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI25</td><td>input</td><td>TCELL55:IMUX.IMUX17</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI26</td><td>input</td><td>TCELL55:IMUX.IMUX18</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI27</td><td>input</td><td>TCELL55:IMUX.IMUX19</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI28</td><td>input</td><td>TCELL55:IMUX.IMUX12</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI29</td><td>input</td><td>TCELL55:IMUX.IMUX13</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI3</td><td>input</td><td>TCELL61:IMUX.IMUX19</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI30</td><td>input</td><td>TCELL55:IMUX.IMUX14</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI31</td><td>input</td><td>TCELL55:IMUX.IMUX15</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI4</td><td>input</td><td>TCELL60:IMUX.IMUX16</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI5</td><td>input</td><td>TCELL60:IMUX.IMUX17</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI6</td><td>input</td><td>TCELL60:IMUX.IMUX18</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI7</td><td>input</td><td>TCELL60:IMUX.IMUX19</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI8</td><td>input</td><td>TCELL59:IMUX.IMUX16</td></tr>
<tr><td>TSTDSOCMC405RDDBUSI9</td><td>input</td><td>TCELL59:IMUX.IMUX17</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO0</td><td>output</td><td>TCELL15:OUT.HALF.BOT4.TMIN, TCELL15:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO1</td><td>output</td><td>TCELL15:OUT.HALF.BOT5.TMIN, TCELL15:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO10</td><td>output</td><td>TCELL13:OUT.HALF.BOT6.TMIN, TCELL13:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO11</td><td>output</td><td>TCELL13:OUT.HALF.BOT7.TMIN, TCELL13:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO12</td><td>output</td><td>TCELL12:OUT.HALF.BOT4.TMIN, TCELL12:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO13</td><td>output</td><td>TCELL12:OUT.HALF.BOT5.TMIN, TCELL12:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO14</td><td>output</td><td>TCELL12:OUT.HALF.BOT6.TMIN, TCELL12:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO15</td><td>output</td><td>TCELL12:OUT.HALF.BOT7.TMIN, TCELL12:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO16</td><td>output</td><td>TCELL11:OUT.HALF.BOT4.TMIN, TCELL11:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO17</td><td>output</td><td>TCELL11:OUT.HALF.BOT5.TMIN, TCELL11:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO18</td><td>output</td><td>TCELL11:OUT.HALF.BOT6.TMIN, TCELL11:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO19</td><td>output</td><td>TCELL11:OUT.HALF.BOT7.TMIN, TCELL11:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO2</td><td>output</td><td>TCELL15:OUT.HALF.BOT6.TMIN, TCELL15:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO20</td><td>output</td><td>TCELL10:OUT.HALF.BOT4.TMIN, TCELL10:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO21</td><td>output</td><td>TCELL10:OUT.HALF.BOT5.TMIN, TCELL10:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO22</td><td>output</td><td>TCELL10:OUT.HALF.BOT6.TMIN, TCELL10:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO23</td><td>output</td><td>TCELL10:OUT.HALF.BOT7.TMIN, TCELL10:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO24</td><td>output</td><td>TCELL9:OUT.HALF.BOT4.TMIN, TCELL9:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO25</td><td>output</td><td>TCELL9:OUT.HALF.BOT5.TMIN, TCELL9:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO26</td><td>output</td><td>TCELL9:OUT.HALF.BOT6.TMIN, TCELL9:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO27</td><td>output</td><td>TCELL9:OUT.HALF.BOT7.TMIN, TCELL9:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO28</td><td>output</td><td>TCELL8:OUT.HALF.BOT4.TMIN, TCELL8:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO29</td><td>output</td><td>TCELL8:OUT.HALF.BOT5.TMIN, TCELL8:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO3</td><td>output</td><td>TCELL15:OUT.HALF.BOT7.TMIN, TCELL15:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO30</td><td>output</td><td>TCELL8:OUT.HALF.BOT6.TMIN, TCELL8:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO31</td><td>output</td><td>TCELL8:OUT.HALF.BOT7.TMIN, TCELL8:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO4</td><td>output</td><td>TCELL14:OUT.HALF.BOT4.TMIN, TCELL14:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO5</td><td>output</td><td>TCELL14:OUT.HALF.BOT5.TMIN, TCELL14:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO6</td><td>output</td><td>TCELL14:OUT.HALF.BOT6.TMIN, TCELL14:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO7</td><td>output</td><td>TCELL14:OUT.HALF.BOT7.TMIN, TCELL14:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO8</td><td>output</td><td>TCELL13:OUT.HALF.BOT4.TMIN, TCELL13:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTDSOCMC405RDDBUSO9</td><td>output</td><td>TCELL13:OUT.HALF.BOT5.TMIN, TCELL13:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTISOCMC405HOLDI</td><td>input</td><td>TCELL53:IMUX.IMUX14</td></tr>
<tr><td>TSTISOCMC405HOLDO</td><td>output</td><td>TCELL48:OUT.HALF.BOT6.TMIN, TCELL48:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTISOCMC405RDDVALIDI0</td><td>input</td><td>TCELL52:IMUX.IMUX16</td></tr>
<tr><td>TSTISOCMC405RDDVALIDI1</td><td>input</td><td>TCELL52:IMUX.IMUX17</td></tr>
<tr><td>TSTISOCMC405RDDVALIDO0</td><td>output</td><td>TCELL48:OUT.HALF.BOT4.TMIN, TCELL48:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTISOCMC405RDDVALIDO1</td><td>output</td><td>TCELL48:OUT.HALF.BOT5.TMIN, TCELL48:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI0</td><td>input</td><td>TCELL7:IMUX.IMUX16</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI1</td><td>input</td><td>TCELL7:IMUX.IMUX17</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI10</td><td>input</td><td>TCELL5:IMUX.IMUX18</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI11</td><td>input</td><td>TCELL5:IMUX.IMUX19</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI12</td><td>input</td><td>TCELL4:IMUX.IMUX16</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI13</td><td>input</td><td>TCELL4:IMUX.IMUX17</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI14</td><td>input</td><td>TCELL4:IMUX.IMUX18</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI15</td><td>input</td><td>TCELL4:IMUX.IMUX19</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI16</td><td>input</td><td>TCELL3:IMUX.IMUX15</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI17</td><td>input</td><td>TCELL3:IMUX.IMUX16</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI18</td><td>input</td><td>TCELL3:IMUX.IMUX17</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI19</td><td>input</td><td>TCELL3:IMUX.IMUX18</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI2</td><td>input</td><td>TCELL7:IMUX.IMUX18</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI20</td><td>input</td><td>TCELL2:IMUX.IMUX16</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI21</td><td>input</td><td>TCELL2:IMUX.IMUX17</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI22</td><td>input</td><td>TCELL2:IMUX.IMUX18</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI23</td><td>input</td><td>TCELL2:IMUX.IMUX19</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI24</td><td>input</td><td>TCELL1:IMUX.IMUX16</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI25</td><td>input</td><td>TCELL1:IMUX.IMUX17</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI26</td><td>input</td><td>TCELL1:IMUX.IMUX18</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI27</td><td>input</td><td>TCELL1:IMUX.IMUX19</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI28</td><td>input</td><td>TCELL0:IMUX.IMUX16</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI29</td><td>input</td><td>TCELL0:IMUX.IMUX17</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI3</td><td>input</td><td>TCELL7:IMUX.IMUX19</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI30</td><td>input</td><td>TCELL0:IMUX.IMUX18</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI31</td><td>input</td><td>TCELL0:IMUX.IMUX19</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI32</td><td>input</td><td>TCELL54:IMUX.IMUX16</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI33</td><td>input</td><td>TCELL54:IMUX.IMUX17</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI34</td><td>input</td><td>TCELL54:IMUX.IMUX18</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI35</td><td>input</td><td>TCELL54:IMUX.IMUX19</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI36</td><td>input</td><td>TCELL53:IMUX.IMUX15</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI37</td><td>input</td><td>TCELL53:IMUX.IMUX16</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI38</td><td>input</td><td>TCELL53:IMUX.IMUX17</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI39</td><td>input</td><td>TCELL53:IMUX.IMUX18</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI4</td><td>input</td><td>TCELL6:IMUX.IMUX16</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI40</td><td>input</td><td>TCELL52:IMUX.IMUX12</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI41</td><td>input</td><td>TCELL52:IMUX.IMUX13</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI42</td><td>input</td><td>TCELL52:IMUX.IMUX14</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI43</td><td>input</td><td>TCELL52:IMUX.IMUX15</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI44</td><td>input</td><td>TCELL51:IMUX.IMUX16</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI45</td><td>input</td><td>TCELL51:IMUX.IMUX17</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI46</td><td>input</td><td>TCELL51:IMUX.IMUX18</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI47</td><td>input</td><td>TCELL51:IMUX.IMUX19</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI48</td><td>input</td><td>TCELL50:IMUX.IMUX16</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI49</td><td>input</td><td>TCELL50:IMUX.IMUX17</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI5</td><td>input</td><td>TCELL6:IMUX.IMUX17</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI50</td><td>input</td><td>TCELL50:IMUX.IMUX18</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI51</td><td>input</td><td>TCELL50:IMUX.IMUX19</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI52</td><td>input</td><td>TCELL49:IMUX.IMUX16</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI53</td><td>input</td><td>TCELL49:IMUX.IMUX17</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI54</td><td>input</td><td>TCELL49:IMUX.IMUX18</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI55</td><td>input</td><td>TCELL49:IMUX.IMUX19</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI56</td><td>input</td><td>TCELL48:IMUX.IMUX16</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI57</td><td>input</td><td>TCELL48:IMUX.IMUX17</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI58</td><td>input</td><td>TCELL48:IMUX.IMUX18</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI59</td><td>input</td><td>TCELL48:IMUX.IMUX19</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI6</td><td>input</td><td>TCELL6:IMUX.IMUX18</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI60</td><td>input</td><td>TCELL48:IMUX.IMUX12</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI61</td><td>input</td><td>TCELL48:IMUX.IMUX13</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI62</td><td>input</td><td>TCELL48:IMUX.IMUX14</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI63</td><td>input</td><td>TCELL48:IMUX.IMUX15</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI7</td><td>input</td><td>TCELL6:IMUX.IMUX19</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI8</td><td>input</td><td>TCELL5:IMUX.IMUX16</td></tr>
<tr><td>TSTISOCMC405READDATAOUTI9</td><td>input</td><td>TCELL5:IMUX.IMUX17</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO0</td><td>output</td><td>TCELL27:OUT.HALF.BOT0.TMIN, TCELL27:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO1</td><td>output</td><td>TCELL27:OUT.HALF.BOT1.TMIN, TCELL27:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO10</td><td>output</td><td>TCELL26:OUT.HALF.BOT2.TMIN, TCELL26:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO11</td><td>output</td><td>TCELL26:OUT.HALF.BOT3.TMIN, TCELL26:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO12</td><td>output</td><td>TCELL26:OUT.HALF.BOT4.TMIN, TCELL26:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO13</td><td>output</td><td>TCELL26:OUT.HALF.BOT5.TMIN, TCELL26:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO14</td><td>output</td><td>TCELL26:OUT.HALF.BOT6.TMIN, TCELL26:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO15</td><td>output</td><td>TCELL26:OUT.HALF.BOT7.TMIN, TCELL26:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO16</td><td>output</td><td>TCELL25:OUT.HALF.BOT0.TMIN, TCELL25:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO17</td><td>output</td><td>TCELL25:OUT.HALF.BOT1.TMIN, TCELL25:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO18</td><td>output</td><td>TCELL25:OUT.HALF.BOT2.TMIN, TCELL25:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO19</td><td>output</td><td>TCELL25:OUT.HALF.BOT3.TMIN, TCELL25:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO2</td><td>output</td><td>TCELL27:OUT.HALF.BOT2.TMIN, TCELL27:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO20</td><td>output</td><td>TCELL25:OUT.HALF.BOT4.TMIN, TCELL25:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO21</td><td>output</td><td>TCELL25:OUT.HALF.BOT5.TMIN, TCELL25:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO22</td><td>output</td><td>TCELL25:OUT.HALF.BOT6.TMIN, TCELL25:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO23</td><td>output</td><td>TCELL25:OUT.HALF.BOT7.TMIN, TCELL25:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO24</td><td>output</td><td>TCELL24:OUT.HALF.BOT0.TMIN, TCELL24:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO25</td><td>output</td><td>TCELL24:OUT.HALF.BOT1.TMIN, TCELL24:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO26</td><td>output</td><td>TCELL24:OUT.HALF.BOT2.TMIN, TCELL24:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO27</td><td>output</td><td>TCELL24:OUT.HALF.BOT3.TMIN, TCELL24:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO28</td><td>output</td><td>TCELL24:OUT.HALF.BOT4.TMIN, TCELL24:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO29</td><td>output</td><td>TCELL24:OUT.HALF.BOT5.TMIN, TCELL24:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO3</td><td>output</td><td>TCELL27:OUT.HALF.BOT3.TMIN, TCELL27:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO30</td><td>output</td><td>TCELL24:OUT.HALF.BOT6.TMIN, TCELL24:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO31</td><td>output</td><td>TCELL24:OUT.HALF.BOT7.TMIN, TCELL24:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO32</td><td>output</td><td>TCELL15:OUT.HALF.BOT0.TMIN, TCELL15:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO33</td><td>output</td><td>TCELL15:OUT.HALF.BOT1.TMIN, TCELL15:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO34</td><td>output</td><td>TCELL15:OUT.HALF.BOT2.TMIN, TCELL15:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO35</td><td>output</td><td>TCELL15:OUT.HALF.BOT3.TMIN, TCELL15:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO36</td><td>output</td><td>TCELL14:OUT.HALF.BOT0.TMIN, TCELL14:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO37</td><td>output</td><td>TCELL14:OUT.HALF.BOT1.TMIN, TCELL14:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO38</td><td>output</td><td>TCELL14:OUT.HALF.BOT2.TMIN, TCELL14:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO39</td><td>output</td><td>TCELL14:OUT.HALF.BOT3.TMIN, TCELL14:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO4</td><td>output</td><td>TCELL27:OUT.HALF.BOT4.TMIN, TCELL27:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO40</td><td>output</td><td>TCELL13:OUT.HALF.BOT0.TMIN, TCELL13:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO41</td><td>output</td><td>TCELL13:OUT.HALF.BOT1.TMIN, TCELL13:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO42</td><td>output</td><td>TCELL13:OUT.HALF.BOT2.TMIN, TCELL13:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO43</td><td>output</td><td>TCELL13:OUT.HALF.BOT3.TMIN, TCELL13:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO44</td><td>output</td><td>TCELL12:OUT.HALF.BOT0.TMIN, TCELL12:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO45</td><td>output</td><td>TCELL12:OUT.HALF.BOT1.TMIN, TCELL12:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO46</td><td>output</td><td>TCELL12:OUT.HALF.BOT2.TMIN, TCELL12:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO47</td><td>output</td><td>TCELL12:OUT.HALF.BOT3.TMIN, TCELL12:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO48</td><td>output</td><td>TCELL11:OUT.HALF.BOT0.TMIN, TCELL11:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO49</td><td>output</td><td>TCELL11:OUT.HALF.BOT1.TMIN, TCELL11:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO5</td><td>output</td><td>TCELL27:OUT.HALF.BOT5.TMIN, TCELL27:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO50</td><td>output</td><td>TCELL11:OUT.HALF.BOT2.TMIN, TCELL11:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO51</td><td>output</td><td>TCELL11:OUT.HALF.BOT3.TMIN, TCELL11:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO52</td><td>output</td><td>TCELL10:OUT.HALF.BOT0.TMIN, TCELL10:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO53</td><td>output</td><td>TCELL10:OUT.HALF.BOT1.TMIN, TCELL10:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO54</td><td>output</td><td>TCELL10:OUT.HALF.BOT2.TMIN, TCELL10:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO55</td><td>output</td><td>TCELL10:OUT.HALF.BOT3.TMIN, TCELL10:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO56</td><td>output</td><td>TCELL9:OUT.HALF.BOT0.TMIN, TCELL9:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO57</td><td>output</td><td>TCELL9:OUT.HALF.BOT1.TMIN, TCELL9:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO58</td><td>output</td><td>TCELL9:OUT.HALF.BOT2.TMIN, TCELL9:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO59</td><td>output</td><td>TCELL9:OUT.HALF.BOT3.TMIN, TCELL9:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO6</td><td>output</td><td>TCELL27:OUT.HALF.BOT6.TMIN, TCELL27:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO60</td><td>output</td><td>TCELL8:OUT.HALF.BOT0.TMIN, TCELL8:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO61</td><td>output</td><td>TCELL8:OUT.HALF.BOT1.TMIN, TCELL8:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO62</td><td>output</td><td>TCELL8:OUT.HALF.BOT2.TMIN, TCELL8:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO63</td><td>output</td><td>TCELL8:OUT.HALF.BOT3.TMIN, TCELL8:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO7</td><td>output</td><td>TCELL27:OUT.HALF.BOT7.TMIN, TCELL27:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO8</td><td>output</td><td>TCELL26:OUT.HALF.BOT0.TMIN, TCELL26:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTISOCMC405READDATAOUTO9</td><td>output</td><td>TCELL26:OUT.HALF.BOT1.TMIN, TCELL26:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTJTAGENI</td><td>input</td><td>TCELL10:IMUX.IMUX14</td></tr>
<tr><td>TSTJTAGENO</td><td>output</td><td>TCELL48:OUT.HALF.BOT3.TMIN, TCELL48:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTPLBSAMPLECYCLEO</td><td>output</td><td>TCELL21:OUT.SEC4.TMIN</td></tr>
<tr><td>TSTRESETCHIPI</td><td>input</td><td>TCELL11:IMUX.IMUX9</td></tr>
<tr><td>TSTRESETCHIPO</td><td>output</td><td>TCELL39:OUT.HALF.BOT5.TMIN, TCELL39:OUT.HALT.TOP5.TMIN</td></tr>
<tr><td>TSTRESETCOREI</td><td>input</td><td>TCELL10:IMUX.IMUX15</td></tr>
<tr><td>TSTRESETCOREO</td><td>output</td><td>TCELL39:OUT.HALF.BOT4.TMIN, TCELL39:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTRESETSYSI</td><td>input</td><td>TCELL11:IMUX.IMUX10</td></tr>
<tr><td>TSTRESETSYSO</td><td>output</td><td>TCELL39:OUT.HALF.BOT6.TMIN, TCELL39:OUT.HALT.TOP6.TMIN</td></tr>
<tr><td>TSTSEPPCEMACI</td><td>input</td><td>TCELL54:IMUX.SR3</td></tr>
<tr><td>TSTSIGASKETI0</td><td>input</td><td>TCELL20:IMUX.IMUX13</td></tr>
<tr><td>TSTSIGASKETI1</td><td>input</td><td>TCELL20:IMUX.IMUX14</td></tr>
<tr><td>TSTSOGASKETO0</td><td>output</td><td>TCELL37:OUT.HALF.BOT3.TMIN, TCELL37:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTSOGASKETO1</td><td>output</td><td>TCELL37:OUT.HALF.BOT4.TMIN, TCELL37:OUT.HALT.TOP4.TMIN</td></tr>
<tr><td>TSTTIMERENI</td><td>input</td><td>TCELL10:IMUX.IMUX13</td></tr>
<tr><td>TSTTIMERENO</td><td>output</td><td>TCELL48:OUT.HALF.BOT2.TMIN, TCELL48:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTTRSTNEGI</td><td>input</td><td>TCELL22:IMUX.IMUX16</td></tr>
<tr><td>TSTTRSTNEGO</td><td>output</td><td>TCELL39:OUT.HALF.BOT7.TMIN, TCELL39:OUT.HALT.TOP7.TMIN</td></tr>
<tr><td>TSTUSECPMCLKSELI</td><td>input</td><td>TCELL7:IMUX.CE3</td></tr>
</tbody>
</table></div>
<h3 id="bel-emac"><a class="header" href="#bel-emac">Bel EMAC</a></h3>
<div class="table-wrapper"><table>
<caption>virtex4 PPC bel EMAC</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLIENTEMAC0DCMLOCKED</td><td>input</td><td>TCELL10:IMUX.IMUX4</td></tr>
<tr><td>CLIENTEMAC0PAUSEREQ</td><td>input</td><td>TCELL1:IMUX.IMUX11</td></tr>
<tr><td>CLIENTEMAC0PAUSEVAL0</td><td>input</td><td>TCELL4:IMUX.IMUX8</td></tr>
<tr><td>CLIENTEMAC0PAUSEVAL1</td><td>input</td><td>TCELL4:IMUX.IMUX9</td></tr>
<tr><td>CLIENTEMAC0PAUSEVAL10</td><td>input</td><td>TCELL8:IMUX.IMUX6</td></tr>
<tr><td>CLIENTEMAC0PAUSEVAL11</td><td>input</td><td>TCELL8:IMUX.IMUX7</td></tr>
<tr><td>CLIENTEMAC0PAUSEVAL12</td><td>input</td><td>TCELL7:IMUX.IMUX12</td></tr>
<tr><td>CLIENTEMAC0PAUSEVAL13</td><td>input</td><td>TCELL7:IMUX.IMUX13</td></tr>
<tr><td>CLIENTEMAC0PAUSEVAL14</td><td>input</td><td>TCELL7:IMUX.IMUX14</td></tr>
<tr><td>CLIENTEMAC0PAUSEVAL15</td><td>input</td><td>TCELL7:IMUX.IMUX15</td></tr>
<tr><td>CLIENTEMAC0PAUSEVAL2</td><td>input</td><td>TCELL4:IMUX.IMUX10</td></tr>
<tr><td>CLIENTEMAC0PAUSEVAL3</td><td>input</td><td>TCELL4:IMUX.IMUX11</td></tr>
<tr><td>CLIENTEMAC0PAUSEVAL4</td><td>input</td><td>TCELL5:IMUX.IMUX8</td></tr>
<tr><td>CLIENTEMAC0PAUSEVAL5</td><td>input</td><td>TCELL5:IMUX.IMUX9</td></tr>
<tr><td>CLIENTEMAC0PAUSEVAL6</td><td>input</td><td>TCELL5:IMUX.IMUX10</td></tr>
<tr><td>CLIENTEMAC0PAUSEVAL7</td><td>input</td><td>TCELL5:IMUX.IMUX11</td></tr>
<tr><td>CLIENTEMAC0PAUSEVAL8</td><td>input</td><td>TCELL8:IMUX.IMUX4</td></tr>
<tr><td>CLIENTEMAC0PAUSEVAL9</td><td>input</td><td>TCELL8:IMUX.IMUX5</td></tr>
<tr><td>CLIENTEMAC0RXCLIENTCLKIN</td><td>input</td><td>TCELL10:IMUX.CLK0</td></tr>
<tr><td>CLIENTEMAC0TXCLIENTCLKIN</td><td>input</td><td>TCELL12:IMUX.CLK0</td></tr>
<tr><td>CLIENTEMAC0TXD0</td><td>input</td><td>TCELL2:IMUX.IMUX8</td></tr>
<tr><td>CLIENTEMAC0TXD1</td><td>input</td><td>TCELL2:IMUX.IMUX9</td></tr>
<tr><td>CLIENTEMAC0TXD10</td><td>input</td><td>TCELL4:IMUX.IMUX2</td></tr>
<tr><td>CLIENTEMAC0TXD11</td><td>input</td><td>TCELL4:IMUX.IMUX3</td></tr>
<tr><td>CLIENTEMAC0TXD12</td><td>input</td><td>TCELL5:IMUX.IMUX0</td></tr>
<tr><td>CLIENTEMAC0TXD13</td><td>input</td><td>TCELL5:IMUX.IMUX1</td></tr>
<tr><td>CLIENTEMAC0TXD14</td><td>input</td><td>TCELL5:IMUX.IMUX2</td></tr>
<tr><td>CLIENTEMAC0TXD15</td><td>input</td><td>TCELL5:IMUX.IMUX3</td></tr>
<tr><td>CLIENTEMAC0TXD2</td><td>input</td><td>TCELL2:IMUX.IMUX10</td></tr>
<tr><td>CLIENTEMAC0TXD3</td><td>input</td><td>TCELL2:IMUX.IMUX11</td></tr>
<tr><td>CLIENTEMAC0TXD4</td><td>input</td><td>TCELL3:IMUX.IMUX5</td></tr>
<tr><td>CLIENTEMAC0TXD5</td><td>input</td><td>TCELL3:IMUX.IMUX6</td></tr>
<tr><td>CLIENTEMAC0TXD6</td><td>input</td><td>TCELL3:IMUX.IMUX7</td></tr>
<tr><td>CLIENTEMAC0TXD7</td><td>input</td><td>TCELL3:IMUX.IMUX8</td></tr>
<tr><td>CLIENTEMAC0TXD8</td><td>input</td><td>TCELL4:IMUX.IMUX0</td></tr>
<tr><td>CLIENTEMAC0TXD9</td><td>input</td><td>TCELL4:IMUX.IMUX1</td></tr>
<tr><td>CLIENTEMAC0TXDVLD</td><td>input</td><td>TCELL1:IMUX.IMUX12</td></tr>
<tr><td>CLIENTEMAC0TXDVLDMSW</td><td>input</td><td>TCELL1:IMUX.IMUX13</td></tr>
<tr><td>CLIENTEMAC0TXFIRSTBYTE</td><td>input</td><td>TCELL3:IMUX.IMUX0</td></tr>
<tr><td>CLIENTEMAC0TXGMIIMIICLKIN</td><td>input</td><td>TCELL11:IMUX.CLK0</td></tr>
<tr><td>CLIENTEMAC0TXIFGDELAY0</td><td>input</td><td>TCELL4:IMUX.IMUX4</td></tr>
<tr><td>CLIENTEMAC0TXIFGDELAY1</td><td>input</td><td>TCELL4:IMUX.IMUX5</td></tr>
<tr><td>CLIENTEMAC0TXIFGDELAY2</td><td>input</td><td>TCELL4:IMUX.IMUX6</td></tr>
<tr><td>CLIENTEMAC0TXIFGDELAY3</td><td>input</td><td>TCELL4:IMUX.IMUX7</td></tr>
<tr><td>CLIENTEMAC0TXIFGDELAY4</td><td>input</td><td>TCELL5:IMUX.IMUX4</td></tr>
<tr><td>CLIENTEMAC0TXIFGDELAY5</td><td>input</td><td>TCELL5:IMUX.IMUX5</td></tr>
<tr><td>CLIENTEMAC0TXIFGDELAY6</td><td>input</td><td>TCELL5:IMUX.IMUX6</td></tr>
<tr><td>CLIENTEMAC0TXIFGDELAY7</td><td>input</td><td>TCELL5:IMUX.IMUX7</td></tr>
<tr><td>CLIENTEMAC0TXUNDERRUN</td><td>input</td><td>TCELL1:IMUX.IMUX10</td></tr>
<tr><td>CLIENTEMAC1DCMLOCKED</td><td>input</td><td>TCELL18:IMUX.IMUX12</td></tr>
<tr><td>CLIENTEMAC1PAUSEREQ</td><td>input</td><td>TCELL22:IMUX.IMUX11</td></tr>
<tr><td>CLIENTEMAC1PAUSEVAL0</td><td>input</td><td>TCELL19:IMUX.IMUX8</td></tr>
<tr><td>CLIENTEMAC1PAUSEVAL1</td><td>input</td><td>TCELL19:IMUX.IMUX9</td></tr>
<tr><td>CLIENTEMAC1PAUSEVAL10</td><td>input</td><td>TCELL17:IMUX.IMUX13</td></tr>
<tr><td>CLIENTEMAC1PAUSEVAL11</td><td>input</td><td>TCELL17:IMUX.IMUX14</td></tr>
<tr><td>CLIENTEMAC1PAUSEVAL12</td><td>input</td><td>TCELL16:IMUX.IMUX12</td></tr>
<tr><td>CLIENTEMAC1PAUSEVAL13</td><td>input</td><td>TCELL16:IMUX.IMUX13</td></tr>
<tr><td>CLIENTEMAC1PAUSEVAL14</td><td>input</td><td>TCELL16:IMUX.IMUX14</td></tr>
<tr><td>CLIENTEMAC1PAUSEVAL15</td><td>input</td><td>TCELL16:IMUX.IMUX15</td></tr>
<tr><td>CLIENTEMAC1PAUSEVAL2</td><td>input</td><td>TCELL19:IMUX.IMUX10</td></tr>
<tr><td>CLIENTEMAC1PAUSEVAL3</td><td>input</td><td>TCELL19:IMUX.IMUX11</td></tr>
<tr><td>CLIENTEMAC1PAUSEVAL4</td><td>input</td><td>TCELL18:IMUX.IMUX8</td></tr>
<tr><td>CLIENTEMAC1PAUSEVAL5</td><td>input</td><td>TCELL18:IMUX.IMUX9</td></tr>
<tr><td>CLIENTEMAC1PAUSEVAL6</td><td>input</td><td>TCELL18:IMUX.IMUX10</td></tr>
<tr><td>CLIENTEMAC1PAUSEVAL7</td><td>input</td><td>TCELL18:IMUX.IMUX11</td></tr>
<tr><td>CLIENTEMAC1PAUSEVAL8</td><td>input</td><td>TCELL17:IMUX.IMUX11</td></tr>
<tr><td>CLIENTEMAC1PAUSEVAL9</td><td>input</td><td>TCELL17:IMUX.IMUX12</td></tr>
<tr><td>CLIENTEMAC1RXCLIENTCLKIN</td><td>input</td><td>TCELL20:IMUX.CLK0</td></tr>
<tr><td>CLIENTEMAC1TXCLIENTCLKIN</td><td>input</td><td>TCELL22:IMUX.CLK0</td></tr>
<tr><td>CLIENTEMAC1TXD0</td><td>input</td><td>TCELL21:IMUX.IMUX8</td></tr>
<tr><td>CLIENTEMAC1TXD1</td><td>input</td><td>TCELL21:IMUX.IMUX9</td></tr>
<tr><td>CLIENTEMAC1TXD10</td><td>input</td><td>TCELL19:IMUX.IMUX2</td></tr>
<tr><td>CLIENTEMAC1TXD11</td><td>input</td><td>TCELL19:IMUX.IMUX3</td></tr>
<tr><td>CLIENTEMAC1TXD12</td><td>input</td><td>TCELL18:IMUX.IMUX0</td></tr>
<tr><td>CLIENTEMAC1TXD13</td><td>input</td><td>TCELL18:IMUX.IMUX1</td></tr>
<tr><td>CLIENTEMAC1TXD14</td><td>input</td><td>TCELL18:IMUX.IMUX2</td></tr>
<tr><td>CLIENTEMAC1TXD15</td><td>input</td><td>TCELL18:IMUX.IMUX3</td></tr>
<tr><td>CLIENTEMAC1TXD2</td><td>input</td><td>TCELL21:IMUX.IMUX10</td></tr>
<tr><td>CLIENTEMAC1TXD3</td><td>input</td><td>TCELL21:IMUX.IMUX11</td></tr>
<tr><td>CLIENTEMAC1TXD4</td><td>input</td><td>TCELL20:IMUX.IMUX5</td></tr>
<tr><td>CLIENTEMAC1TXD5</td><td>input</td><td>TCELL20:IMUX.IMUX6</td></tr>
<tr><td>CLIENTEMAC1TXD6</td><td>input</td><td>TCELL20:IMUX.IMUX7</td></tr>
<tr><td>CLIENTEMAC1TXD7</td><td>input</td><td>TCELL20:IMUX.IMUX8</td></tr>
<tr><td>CLIENTEMAC1TXD8</td><td>input</td><td>TCELL19:IMUX.IMUX0</td></tr>
<tr><td>CLIENTEMAC1TXD9</td><td>input</td><td>TCELL19:IMUX.IMUX1</td></tr>
<tr><td>CLIENTEMAC1TXDVLD</td><td>input</td><td>TCELL22:IMUX.IMUX12</td></tr>
<tr><td>CLIENTEMAC1TXDVLDMSW</td><td>input</td><td>TCELL22:IMUX.IMUX13</td></tr>
<tr><td>CLIENTEMAC1TXFIRSTBYTE</td><td>input</td><td>TCELL20:IMUX.IMUX0</td></tr>
<tr><td>CLIENTEMAC1TXGMIIMIICLKIN</td><td>input</td><td>TCELL21:IMUX.CLK0</td></tr>
<tr><td>CLIENTEMAC1TXIFGDELAY0</td><td>input</td><td>TCELL19:IMUX.IMUX4</td></tr>
<tr><td>CLIENTEMAC1TXIFGDELAY1</td><td>input</td><td>TCELL19:IMUX.IMUX5</td></tr>
<tr><td>CLIENTEMAC1TXIFGDELAY2</td><td>input</td><td>TCELL19:IMUX.IMUX6</td></tr>
<tr><td>CLIENTEMAC1TXIFGDELAY3</td><td>input</td><td>TCELL19:IMUX.IMUX7</td></tr>
<tr><td>CLIENTEMAC1TXIFGDELAY4</td><td>input</td><td>TCELL18:IMUX.IMUX4</td></tr>
<tr><td>CLIENTEMAC1TXIFGDELAY5</td><td>input</td><td>TCELL18:IMUX.IMUX5</td></tr>
<tr><td>CLIENTEMAC1TXIFGDELAY6</td><td>input</td><td>TCELL18:IMUX.IMUX6</td></tr>
<tr><td>CLIENTEMAC1TXIFGDELAY7</td><td>input</td><td>TCELL18:IMUX.IMUX7</td></tr>
<tr><td>CLIENTEMAC1TXUNDERRUN</td><td>input</td><td>TCELL22:IMUX.IMUX10</td></tr>
<tr><td>DCREMACENABLE</td><td>input</td><td>TCELL17:IMUX.IMUX15</td></tr>
<tr><td>DCRHOSTDONEIR</td><td>output</td><td>TCELL23:OUT.BEST7.TMIN</td></tr>
<tr><td>EMAC0CLIENTANINTERRUPT</td><td>output</td><td>TCELL8:OUT.SEC4.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXBADFRAME</td><td>output</td><td>TCELL3:OUT.BEST7.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXCLIENTCLKOUT</td><td>output</td><td>TCELL3:OUT.BEST4.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXD0</td><td>output</td><td>TCELL4:OUT.BEST0.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXD1</td><td>output</td><td>TCELL4:OUT.BEST1.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXD10</td><td>output</td><td>TCELL6:OUT.BEST5.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXD11</td><td>output</td><td>TCELL6:OUT.BEST6.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXD12</td><td>output</td><td>TCELL7:OUT.BEST4.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXD13</td><td>output</td><td>TCELL7:OUT.BEST5.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXD14</td><td>output</td><td>TCELL7:OUT.BEST6.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXD15</td><td>output</td><td>TCELL7:OUT.BEST7.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXD2</td><td>output</td><td>TCELL4:OUT.BEST2.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXD3</td><td>output</td><td>TCELL4:OUT.BEST3.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXD4</td><td>output</td><td>TCELL5:OUT.BEST4.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXD5</td><td>output</td><td>TCELL5:OUT.BEST5.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXD6</td><td>output</td><td>TCELL5:OUT.BEST6.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXD7</td><td>output</td><td>TCELL5:OUT.BEST7.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXD8</td><td>output</td><td>TCELL6:OUT.BEST3.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXD9</td><td>output</td><td>TCELL6:OUT.BEST4.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXDVLD</td><td>output</td><td>TCELL1:OUT.BEST6.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXDVLDMSW</td><td>output</td><td>TCELL1:OUT.BEST5.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXDVREG6</td><td>output</td><td>TCELL5:OUT.SEC4.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXFRAMEDROP</td><td>output</td><td>TCELL3:OUT.BEST5.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXGOODFRAME</td><td>output</td><td>TCELL3:OUT.BEST6.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXSTATS0</td><td>output</td><td>TCELL1:OUT.SEC0.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXSTATS1</td><td>output</td><td>TCELL1:OUT.SEC1.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXSTATS2</td><td>output</td><td>TCELL1:OUT.SEC2.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXSTATS3</td><td>output</td><td>TCELL2:OUT.BEST1.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXSTATS4</td><td>output</td><td>TCELL4:OUT.BEST6.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXSTATS5</td><td>output</td><td>TCELL4:OUT.BEST7.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXSTATS6</td><td>output</td><td>TCELL4:OUT.BEST5.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXSTATSBYTEVLD</td><td>output</td><td>TCELL2:OUT.BEST5.TMIN</td></tr>
<tr><td>EMAC0CLIENTRXSTATSVLD</td><td>output</td><td>TCELL1:OUT.BEST7.TMIN</td></tr>
<tr><td>EMAC0CLIENTTXACK</td><td>output</td><td>TCELL2:OUT.BEST2.TMIN</td></tr>
<tr><td>EMAC0CLIENTTXCLIENTCLKOUT</td><td>output</td><td>TCELL2:OUT.BEST0.TMIN</td></tr>
<tr><td>EMAC0CLIENTTXCOLLISION</td><td>output</td><td>TCELL2:OUT.BEST3.TMIN</td></tr>
<tr><td>EMAC0CLIENTTXGMIIMIICLKOUT</td><td>output</td><td>TCELL3:OUT.BEST2.TMIN</td></tr>
<tr><td>EMAC0CLIENTTXRETRANSMIT</td><td>output</td><td>TCELL2:OUT.BEST4.TMIN</td></tr>
<tr><td>EMAC0CLIENTTXSTATS</td><td>output</td><td>TCELL4:OUT.BEST4.TMIN</td></tr>
<tr><td>EMAC0CLIENTTXSTATSBYTEVLD</td><td>output</td><td>TCELL0:OUT.SEC0.TMIN</td></tr>
<tr><td>EMAC0CLIENTTXSTATSVLD</td><td>output</td><td>TCELL0:OUT.BEST7.TMIN</td></tr>
<tr><td>EMAC0PHYENCOMMAALIGN</td><td>output</td><td>TCELL9:OUT.SEC4.TMIN</td></tr>
<tr><td>EMAC0PHYLOOPBACKMSB</td><td>output</td><td>TCELL3:OUT.BEST3.TMIN</td></tr>
<tr><td>EMAC0PHYMCLKOUT</td><td>output</td><td>TCELL5:OUT.BEST1.TMIN</td></tr>
<tr><td>EMAC0PHYMDOUT</td><td>output</td><td>TCELL5:OUT.BEST3.TMIN</td></tr>
<tr><td>EMAC0PHYMDTRI</td><td>output</td><td>TCELL5:OUT.BEST2.TMIN</td></tr>
<tr><td>EMAC0PHYMGTRXRESET</td><td>output</td><td>TCELL0:OUT.SEC4.TMIN</td></tr>
<tr><td>EMAC0PHYMGTTXRESET</td><td>output</td><td>TCELL1:OUT.SEC3.TMIN</td></tr>
<tr><td>EMAC0PHYPOWERDOWN</td><td>output</td><td>TCELL10:OUT.SEC4.TMIN</td></tr>
<tr><td>EMAC0PHYSYNCACQSTATUS</td><td>output</td><td>TCELL5:OUT.BEST0.TMIN</td></tr>
<tr><td>EMAC0PHYTXCHARDISPMODE</td><td>output</td><td>TCELL3:OUT.BEST0.TMIN</td></tr>
<tr><td>EMAC0PHYTXCHARDISPVAL</td><td>output</td><td>TCELL3:OUT.BEST1.TMIN</td></tr>
<tr><td>EMAC0PHYTXCHARISK</td><td>output</td><td>TCELL1:OUT.BEST4.TMIN</td></tr>
<tr><td>EMAC0PHYTXCLK</td><td>output</td><td>TCELL0:OUT.BEST4.TMIN</td></tr>
<tr><td>EMAC0PHYTXD0</td><td>output</td><td>TCELL0:OUT.BEST0.TMIN</td></tr>
<tr><td>EMAC0PHYTXD1</td><td>output</td><td>TCELL0:OUT.BEST1.TMIN</td></tr>
<tr><td>EMAC0PHYTXD2</td><td>output</td><td>TCELL0:OUT.BEST2.TMIN</td></tr>
<tr><td>EMAC0PHYTXD3</td><td>output</td><td>TCELL0:OUT.BEST3.TMIN</td></tr>
<tr><td>EMAC0PHYTXD4</td><td>output</td><td>TCELL1:OUT.BEST0.TMIN</td></tr>
<tr><td>EMAC0PHYTXD5</td><td>output</td><td>TCELL1:OUT.BEST1.TMIN</td></tr>
<tr><td>EMAC0PHYTXD6</td><td>output</td><td>TCELL1:OUT.BEST2.TMIN</td></tr>
<tr><td>EMAC0PHYTXD7</td><td>output</td><td>TCELL1:OUT.BEST3.TMIN</td></tr>
<tr><td>EMAC0PHYTXEN</td><td>output</td><td>TCELL0:OUT.BEST5.TMIN</td></tr>
<tr><td>EMAC0PHYTXER</td><td>output</td><td>TCELL0:OUT.BEST6.TMIN</td></tr>
<tr><td>EMAC0TIBUS0</td><td>input</td><td>TCELL6:IMUX.CLK0</td></tr>
<tr><td>EMAC0TIBUS1</td><td>input</td><td>TCELL8:IMUX.CLK0</td></tr>
<tr><td>EMAC0TIBUS2</td><td>input</td><td>TCELL1:IMUX.IMUX9</td></tr>
<tr><td>EMAC0TIBUS3</td><td>input</td><td>TCELL1:IMUX.IMUX8</td></tr>
<tr><td>EMAC0TIBUS4</td><td>input</td><td>TCELL4:IMUX.IMUX15</td></tr>
<tr><td>EMAC1CLIENTANINTERRUPT</td><td>output</td><td>TCELL14:OUT.SEC4.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXBADFRAME</td><td>output</td><td>TCELL20:OUT.BEST7.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXCLIENTCLKOUT</td><td>output</td><td>TCELL20:OUT.BEST4.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXD0</td><td>output</td><td>TCELL19:OUT.BEST0.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXD1</td><td>output</td><td>TCELL19:OUT.BEST1.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXD10</td><td>output</td><td>TCELL17:OUT.BEST6.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXD11</td><td>output</td><td>TCELL17:OUT.BEST7.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXD12</td><td>output</td><td>TCELL16:OUT.BEST4.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXD13</td><td>output</td><td>TCELL16:OUT.BEST5.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXD14</td><td>output</td><td>TCELL16:OUT.BEST6.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXD15</td><td>output</td><td>TCELL16:OUT.BEST7.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXD2</td><td>output</td><td>TCELL19:OUT.BEST2.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXD3</td><td>output</td><td>TCELL19:OUT.BEST3.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXD4</td><td>output</td><td>TCELL18:OUT.BEST4.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXD5</td><td>output</td><td>TCELL18:OUT.BEST5.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXD6</td><td>output</td><td>TCELL18:OUT.BEST6.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXD7</td><td>output</td><td>TCELL18:OUT.BEST7.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXD8</td><td>output</td><td>TCELL17:OUT.BEST4.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXD9</td><td>output</td><td>TCELL17:OUT.BEST5.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXDVLD</td><td>output</td><td>TCELL22:OUT.BEST6.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXDVLDMSW</td><td>output</td><td>TCELL22:OUT.BEST5.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXDVREG6</td><td>output</td><td>TCELL18:OUT.SEC4.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXFRAMEDROP</td><td>output</td><td>TCELL20:OUT.BEST5.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXGOODFRAME</td><td>output</td><td>TCELL20:OUT.BEST6.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXSTATS0</td><td>output</td><td>TCELL22:OUT.SEC0.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXSTATS1</td><td>output</td><td>TCELL22:OUT.SEC1.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXSTATS2</td><td>output</td><td>TCELL22:OUT.SEC2.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXSTATS3</td><td>output</td><td>TCELL22:OUT.SEC3.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXSTATS4</td><td>output</td><td>TCELL19:OUT.BEST6.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXSTATS5</td><td>output</td><td>TCELL19:OUT.BEST7.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXSTATS6</td><td>output</td><td>TCELL19:OUT.BEST5.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXSTATSBYTEVLD</td><td>output</td><td>TCELL21:OUT.BEST6.TMIN</td></tr>
<tr><td>EMAC1CLIENTRXSTATSVLD</td><td>output</td><td>TCELL22:OUT.BEST7.TMIN</td></tr>
<tr><td>EMAC1CLIENTTXACK</td><td>output</td><td>TCELL21:OUT.BEST2.TMIN</td></tr>
<tr><td>EMAC1CLIENTTXCLIENTCLKOUT</td><td>output</td><td>TCELL21:OUT.BEST1.TMIN</td></tr>
<tr><td>EMAC1CLIENTTXCOLLISION</td><td>output</td><td>TCELL21:OUT.BEST3.TMIN</td></tr>
<tr><td>EMAC1CLIENTTXGMIIMIICLKOUT</td><td>output</td><td>TCELL20:OUT.BEST2.TMIN</td></tr>
<tr><td>EMAC1CLIENTTXRETRANSMIT</td><td>output</td><td>TCELL21:OUT.BEST4.TMIN</td></tr>
<tr><td>EMAC1CLIENTTXSTATS</td><td>output</td><td>TCELL19:OUT.BEST4.TMIN</td></tr>
<tr><td>EMAC1CLIENTTXSTATSBYTEVLD</td><td>output</td><td>TCELL21:OUT.BEST5.TMIN</td></tr>
<tr><td>EMAC1CLIENTTXSTATSVLD</td><td>output</td><td>TCELL21:OUT.BEST7.TMIN</td></tr>
<tr><td>EMAC1PHYENCOMMAALIGN</td><td>output</td><td>TCELL15:OUT.SEC4.TMIN</td></tr>
<tr><td>EMAC1PHYLOOPBACKMSB</td><td>output</td><td>TCELL20:OUT.BEST3.TMIN</td></tr>
<tr><td>EMAC1PHYMCLKOUT</td><td>output</td><td>TCELL18:OUT.BEST1.TMIN</td></tr>
<tr><td>EMAC1PHYMDOUT</td><td>output</td><td>TCELL18:OUT.BEST3.TMIN</td></tr>
<tr><td>EMAC1PHYMDTRI</td><td>output</td><td>TCELL18:OUT.BEST2.TMIN</td></tr>
<tr><td>EMAC1PHYMGTRXRESET</td><td>output</td><td>TCELL21:OUT.BEST0.TMIN</td></tr>
<tr><td>EMAC1PHYMGTTXRESET</td><td>output</td><td>TCELL23:OUT.SEC4.TMIN</td></tr>
<tr><td>EMAC1PHYPOWERDOWN</td><td>output</td><td>TCELL19:OUT.SEC4.TMIN</td></tr>
<tr><td>EMAC1PHYSYNCACQSTATUS</td><td>output</td><td>TCELL18:OUT.BEST0.TMIN</td></tr>
<tr><td>EMAC1PHYTXCHARDISPMODE</td><td>output</td><td>TCELL20:OUT.BEST0.TMIN</td></tr>
<tr><td>EMAC1PHYTXCHARDISPVAL</td><td>output</td><td>TCELL20:OUT.BEST1.TMIN</td></tr>
<tr><td>EMAC1PHYTXCHARISK</td><td>output</td><td>TCELL22:OUT.BEST4.TMIN</td></tr>
<tr><td>EMAC1PHYTXCLK</td><td>output</td><td>TCELL23:OUT.BEST4.TMIN</td></tr>
<tr><td>EMAC1PHYTXD0</td><td>output</td><td>TCELL23:OUT.BEST0.TMIN</td></tr>
<tr><td>EMAC1PHYTXD1</td><td>output</td><td>TCELL23:OUT.BEST1.TMIN</td></tr>
<tr><td>EMAC1PHYTXD2</td><td>output</td><td>TCELL23:OUT.BEST2.TMIN</td></tr>
<tr><td>EMAC1PHYTXD3</td><td>output</td><td>TCELL23:OUT.BEST3.TMIN</td></tr>
<tr><td>EMAC1PHYTXD4</td><td>output</td><td>TCELL22:OUT.BEST0.TMIN</td></tr>
<tr><td>EMAC1PHYTXD5</td><td>output</td><td>TCELL22:OUT.BEST1.TMIN</td></tr>
<tr><td>EMAC1PHYTXD6</td><td>output</td><td>TCELL22:OUT.BEST2.TMIN</td></tr>
<tr><td>EMAC1PHYTXD7</td><td>output</td><td>TCELL22:OUT.BEST3.TMIN</td></tr>
<tr><td>EMAC1PHYTXEN</td><td>output</td><td>TCELL23:OUT.BEST5.TMIN</td></tr>
<tr><td>EMAC1PHYTXER</td><td>output</td><td>TCELL23:OUT.BEST6.TMIN</td></tr>
<tr><td>EMAC1TIBUS0</td><td>input</td><td>TCELL17:IMUX.CLK0</td></tr>
<tr><td>EMAC1TIBUS1</td><td>input</td><td>TCELL18:IMUX.CLK0</td></tr>
<tr><td>EMAC1TIBUS2</td><td>input</td><td>TCELL22:IMUX.IMUX9</td></tr>
<tr><td>EMAC1TIBUS3</td><td>input</td><td>TCELL22:IMUX.IMUX8</td></tr>
<tr><td>EMAC1TIBUS4</td><td>input</td><td>TCELL15:IMUX.IMUX15</td></tr>
<tr><td>HOSTADDR0</td><td>input</td><td>TCELL6:IMUX.IMUX0</td></tr>
<tr><td>HOSTADDR1</td><td>input</td><td>TCELL6:IMUX.IMUX1</td></tr>
<tr><td>HOSTADDR2</td><td>input</td><td>TCELL6:IMUX.IMUX2</td></tr>
<tr><td>HOSTADDR3</td><td>input</td><td>TCELL6:IMUX.IMUX3</td></tr>
<tr><td>HOSTADDR4</td><td>input</td><td>TCELL6:IMUX.IMUX4</td></tr>
<tr><td>HOSTADDR5</td><td>input</td><td>TCELL6:IMUX.IMUX5</td></tr>
<tr><td>HOSTADDR6</td><td>input</td><td>TCELL6:IMUX.IMUX6</td></tr>
<tr><td>HOSTADDR7</td><td>input</td><td>TCELL6:IMUX.IMUX7</td></tr>
<tr><td>HOSTADDR8</td><td>input</td><td>TCELL6:IMUX.IMUX8</td></tr>
<tr><td>HOSTADDR9</td><td>input</td><td>TCELL6:IMUX.IMUX9</td></tr>
<tr><td>HOSTCLK</td><td>input</td><td>TCELL16:IMUX.CLK0</td></tr>
<tr><td>HOSTEMAC1SEL</td><td>input</td><td>TCELL17:IMUX.IMUX10</td></tr>
<tr><td>HOSTMIIMRDY</td><td>output</td><td>TCELL2:OUT.BEST6.TMIN</td></tr>
<tr><td>HOSTMIIMSEL</td><td>input</td><td>TCELL17:IMUX.IMUX8</td></tr>
<tr><td>HOSTOPCODE0</td><td>input</td><td>TCELL17:IMUX.IMUX7</td></tr>
<tr><td>HOSTOPCODE1</td><td>input</td><td>TCELL17:IMUX.IMUX6</td></tr>
<tr><td>HOSTRDDATA0</td><td>output</td><td>TCELL6:OUT.BEST0.TMIN</td></tr>
<tr><td>HOSTRDDATA1</td><td>output</td><td>TCELL6:OUT.BEST1.TMIN</td></tr>
<tr><td>HOSTRDDATA10</td><td>output</td><td>TCELL7:OUT.BEST2.TMIN</td></tr>
<tr><td>HOSTRDDATA11</td><td>output</td><td>TCELL7:OUT.BEST3.TMIN</td></tr>
<tr><td>HOSTRDDATA12</td><td>output</td><td>TCELL7:OUT.SEC0.TMIN</td></tr>
<tr><td>HOSTRDDATA13</td><td>output</td><td>TCELL7:OUT.SEC1.TMIN</td></tr>
<tr><td>HOSTRDDATA14</td><td>output</td><td>TCELL7:OUT.SEC2.TMIN</td></tr>
<tr><td>HOSTRDDATA15</td><td>output</td><td>TCELL7:OUT.SEC3.TMIN</td></tr>
<tr><td>HOSTRDDATA16</td><td>output</td><td>TCELL16:OUT.BEST0.TMIN</td></tr>
<tr><td>HOSTRDDATA17</td><td>output</td><td>TCELL16:OUT.BEST1.TMIN</td></tr>
<tr><td>HOSTRDDATA18</td><td>output</td><td>TCELL16:OUT.BEST2.TMIN</td></tr>
<tr><td>HOSTRDDATA19</td><td>output</td><td>TCELL16:OUT.BEST3.TMIN</td></tr>
<tr><td>HOSTRDDATA2</td><td>output</td><td>TCELL6:OUT.BEST2.TMIN</td></tr>
<tr><td>HOSTRDDATA20</td><td>output</td><td>TCELL16:OUT.SEC0.TMIN</td></tr>
<tr><td>HOSTRDDATA21</td><td>output</td><td>TCELL16:OUT.SEC1.TMIN</td></tr>
<tr><td>HOSTRDDATA22</td><td>output</td><td>TCELL16:OUT.SEC2.TMIN</td></tr>
<tr><td>HOSTRDDATA23</td><td>output</td><td>TCELL16:OUT.SEC3.TMIN</td></tr>
<tr><td>HOSTRDDATA24</td><td>output</td><td>TCELL17:OUT.BEST0.TMIN</td></tr>
<tr><td>HOSTRDDATA25</td><td>output</td><td>TCELL17:OUT.BEST1.TMIN</td></tr>
<tr><td>HOSTRDDATA26</td><td>output</td><td>TCELL17:OUT.BEST2.TMIN</td></tr>
<tr><td>HOSTRDDATA27</td><td>output</td><td>TCELL17:OUT.BEST3.TMIN</td></tr>
<tr><td>HOSTRDDATA28</td><td>output</td><td>TCELL17:OUT.SEC0.TMIN</td></tr>
<tr><td>HOSTRDDATA29</td><td>output</td><td>TCELL17:OUT.SEC1.TMIN</td></tr>
<tr><td>HOSTRDDATA3</td><td>output</td><td>TCELL6:OUT.BEST7.TMIN</td></tr>
<tr><td>HOSTRDDATA30</td><td>output</td><td>TCELL17:OUT.SEC2.TMIN</td></tr>
<tr><td>HOSTRDDATA31</td><td>output</td><td>TCELL17:OUT.SEC3.TMIN</td></tr>
<tr><td>HOSTRDDATA4</td><td>output</td><td>TCELL6:OUT.SEC0.TMIN</td></tr>
<tr><td>HOSTRDDATA5</td><td>output</td><td>TCELL6:OUT.SEC1.TMIN</td></tr>
<tr><td>HOSTRDDATA6</td><td>output</td><td>TCELL6:OUT.SEC2.TMIN</td></tr>
<tr><td>HOSTRDDATA7</td><td>output</td><td>TCELL6:OUT.SEC3.TMIN</td></tr>
<tr><td>HOSTRDDATA8</td><td>output</td><td>TCELL7:OUT.BEST0.TMIN</td></tr>
<tr><td>HOSTRDDATA9</td><td>output</td><td>TCELL7:OUT.BEST1.TMIN</td></tr>
<tr><td>HOSTREQ</td><td>input</td><td>TCELL17:IMUX.IMUX9</td></tr>
<tr><td>HOSTWRDATA0</td><td>input</td><td>TCELL6:IMUX.IMUX10</td></tr>
<tr><td>HOSTWRDATA1</td><td>input</td><td>TCELL6:IMUX.IMUX11</td></tr>
<tr><td>HOSTWRDATA10</td><td>input</td><td>TCELL7:IMUX.IMUX8</td></tr>
<tr><td>HOSTWRDATA11</td><td>input</td><td>TCELL7:IMUX.IMUX9</td></tr>
<tr><td>HOSTWRDATA12</td><td>input</td><td>TCELL7:IMUX.IMUX10</td></tr>
<tr><td>HOSTWRDATA13</td><td>input</td><td>TCELL7:IMUX.IMUX11</td></tr>
<tr><td>HOSTWRDATA14</td><td>input</td><td>TCELL16:IMUX.IMUX0</td></tr>
<tr><td>HOSTWRDATA15</td><td>input</td><td>TCELL16:IMUX.IMUX1</td></tr>
<tr><td>HOSTWRDATA16</td><td>input</td><td>TCELL16:IMUX.IMUX2</td></tr>
<tr><td>HOSTWRDATA17</td><td>input</td><td>TCELL16:IMUX.IMUX3</td></tr>
<tr><td>HOSTWRDATA18</td><td>input</td><td>TCELL16:IMUX.IMUX4</td></tr>
<tr><td>HOSTWRDATA19</td><td>input</td><td>TCELL16:IMUX.IMUX5</td></tr>
<tr><td>HOSTWRDATA2</td><td>input</td><td>TCELL7:IMUX.IMUX0</td></tr>
<tr><td>HOSTWRDATA20</td><td>input</td><td>TCELL16:IMUX.IMUX6</td></tr>
<tr><td>HOSTWRDATA21</td><td>input</td><td>TCELL16:IMUX.IMUX7</td></tr>
<tr><td>HOSTWRDATA22</td><td>input</td><td>TCELL16:IMUX.IMUX8</td></tr>
<tr><td>HOSTWRDATA23</td><td>input</td><td>TCELL16:IMUX.IMUX9</td></tr>
<tr><td>HOSTWRDATA24</td><td>input</td><td>TCELL16:IMUX.IMUX10</td></tr>
<tr><td>HOSTWRDATA25</td><td>input</td><td>TCELL16:IMUX.IMUX11</td></tr>
<tr><td>HOSTWRDATA26</td><td>input</td><td>TCELL17:IMUX.IMUX0</td></tr>
<tr><td>HOSTWRDATA27</td><td>input</td><td>TCELL17:IMUX.IMUX1</td></tr>
<tr><td>HOSTWRDATA28</td><td>input</td><td>TCELL17:IMUX.IMUX2</td></tr>
<tr><td>HOSTWRDATA29</td><td>input</td><td>TCELL17:IMUX.IMUX3</td></tr>
<tr><td>HOSTWRDATA3</td><td>input</td><td>TCELL7:IMUX.IMUX1</td></tr>
<tr><td>HOSTWRDATA30</td><td>input</td><td>TCELL17:IMUX.IMUX4</td></tr>
<tr><td>HOSTWRDATA31</td><td>input</td><td>TCELL17:IMUX.IMUX5</td></tr>
<tr><td>HOSTWRDATA4</td><td>input</td><td>TCELL7:IMUX.IMUX2</td></tr>
<tr><td>HOSTWRDATA5</td><td>input</td><td>TCELL7:IMUX.IMUX3</td></tr>
<tr><td>HOSTWRDATA6</td><td>input</td><td>TCELL7:IMUX.IMUX4</td></tr>
<tr><td>HOSTWRDATA7</td><td>input</td><td>TCELL7:IMUX.IMUX5</td></tr>
<tr><td>HOSTWRDATA8</td><td>input</td><td>TCELL7:IMUX.IMUX6</td></tr>
<tr><td>HOSTWRDATA9</td><td>input</td><td>TCELL7:IMUX.IMUX7</td></tr>
<tr><td>PHYEMAC0COL</td><td>input</td><td>TCELL0:IMUX.IMUX5</td></tr>
<tr><td>PHYEMAC0CRS</td><td>input</td><td>TCELL0:IMUX.IMUX4</td></tr>
<tr><td>PHYEMAC0GTXCLK</td><td>input</td><td>TCELL15:IMUX.CLK0</td></tr>
<tr><td>PHYEMAC0MCLKIN</td><td>input</td><td>TCELL9:IMUX.CLK0</td></tr>
<tr><td>PHYEMAC0MDIN</td><td>input</td><td>TCELL3:IMUX.IMUX4</td></tr>
<tr><td>PHYEMAC0MIITXCLK</td><td>input</td><td>TCELL13:IMUX.CLK0</td></tr>
<tr><td>PHYEMAC0PHYAD0</td><td>input</td><td>TCELL1:IMUX.IMUX14</td></tr>
<tr><td>PHYEMAC0PHYAD1</td><td>input</td><td>TCELL1:IMUX.IMUX15</td></tr>
<tr><td>PHYEMAC0PHYAD2</td><td>input</td><td>TCELL0:IMUX.IMUX6</td></tr>
<tr><td>PHYEMAC0PHYAD3</td><td>input</td><td>TCELL0:IMUX.IMUX7</td></tr>
<tr><td>PHYEMAC0PHYAD4</td><td>input</td><td>TCELL0:IMUX.IMUX8</td></tr>
<tr><td>PHYEMAC0RXBUFERR</td><td>input</td><td>TCELL8:IMUX.IMUX10</td></tr>
<tr><td>PHYEMAC0RXBUFSTATUS0</td><td>input</td><td>TCELL2:IMUX.IMUX6</td></tr>
<tr><td>PHYEMAC0RXBUFSTATUS1</td><td>input</td><td>TCELL2:IMUX.IMUX7</td></tr>
<tr><td>PHYEMAC0RXCHARISCOMMA</td><td>input</td><td>TCELL2:IMUX.IMUX3</td></tr>
<tr><td>PHYEMAC0RXCHARISK</td><td>input</td><td>TCELL2:IMUX.IMUX2</td></tr>
<tr><td>PHYEMAC0RXCHECKINGCRC</td><td>input</td><td>TCELL1:IMUX.IMUX7</td></tr>
<tr><td>PHYEMAC0RXCLK</td><td>input</td><td>TCELL14:IMUX.CLK0</td></tr>
<tr><td>PHYEMAC0RXCLKCORCNT0</td><td>input</td><td>TCELL3:IMUX.IMUX1</td></tr>
<tr><td>PHYEMAC0RXCLKCORCNT1</td><td>input</td><td>TCELL8:IMUX.IMUX8</td></tr>
<tr><td>PHYEMAC0RXCLKCORCNT2</td><td>input</td><td>TCELL8:IMUX.IMUX9</td></tr>
<tr><td>PHYEMAC0RXCOMMADET</td><td>input</td><td>TCELL1:IMUX.IMUX6</td></tr>
<tr><td>PHYEMAC0RXD0</td><td>input</td><td>TCELL0:IMUX.IMUX0</td></tr>
<tr><td>PHYEMAC0RXD1</td><td>input</td><td>TCELL0:IMUX.IMUX1</td></tr>
<tr><td>PHYEMAC0RXD2</td><td>input</td><td>TCELL0:IMUX.IMUX2</td></tr>
<tr><td>PHYEMAC0RXD3</td><td>input</td><td>TCELL0:IMUX.IMUX3</td></tr>
<tr><td>PHYEMAC0RXD4</td><td>input</td><td>TCELL1:IMUX.IMUX0</td></tr>
<tr><td>PHYEMAC0RXD5</td><td>input</td><td>TCELL1:IMUX.IMUX1</td></tr>
<tr><td>PHYEMAC0RXD6</td><td>input</td><td>TCELL1:IMUX.IMUX2</td></tr>
<tr><td>PHYEMAC0RXD7</td><td>input</td><td>TCELL1:IMUX.IMUX3</td></tr>
<tr><td>PHYEMAC0RXDISPERR</td><td>input</td><td>TCELL2:IMUX.IMUX1</td></tr>
<tr><td>PHYEMAC0RXDV</td><td>input</td><td>TCELL1:IMUX.IMUX4</td></tr>
<tr><td>PHYEMAC0RXER</td><td>input</td><td>TCELL1:IMUX.IMUX5</td></tr>
<tr><td>PHYEMAC0RXLOSSOFSYNC0</td><td>input</td><td>TCELL2:IMUX.IMUX4</td></tr>
<tr><td>PHYEMAC0RXLOSSOFSYNC1</td><td>input</td><td>TCELL2:IMUX.IMUX5</td></tr>
<tr><td>PHYEMAC0RXNOTINTABLE</td><td>input</td><td>TCELL2:IMUX.IMUX0</td></tr>
<tr><td>PHYEMAC0RXRUNDISP</td><td>input</td><td>TCELL3:IMUX.IMUX2</td></tr>
<tr><td>PHYEMAC0SIGNALDET</td><td>input</td><td>TCELL2:IMUX.IMUX15</td></tr>
<tr><td>PHYEMAC0TXBUFERR</td><td>input</td><td>TCELL3:IMUX.IMUX3</td></tr>
<tr><td>PHYEMAC1COL</td><td>input</td><td>TCELL23:IMUX.IMUX5</td></tr>
<tr><td>PHYEMAC1CRS</td><td>input</td><td>TCELL23:IMUX.IMUX4</td></tr>
<tr><td>PHYEMAC1GTXCLK</td><td>input</td><td>TCELL57:IMUX.CLK0</td></tr>
<tr><td>PHYEMAC1MCLKIN</td><td>input</td><td>TCELL19:IMUX.CLK0</td></tr>
<tr><td>PHYEMAC1MDIN</td><td>input</td><td>TCELL20:IMUX.IMUX4</td></tr>
<tr><td>PHYEMAC1MIITXCLK</td><td>input</td><td>TCELL59:IMUX.CLK0</td></tr>
<tr><td>PHYEMAC1PHYAD0</td><td>input</td><td>TCELL22:IMUX.IMUX15</td></tr>
<tr><td>PHYEMAC1PHYAD1</td><td>input</td><td>TCELL22:IMUX.IMUX14</td></tr>
<tr><td>PHYEMAC1PHYAD2</td><td>input</td><td>TCELL23:IMUX.IMUX14</td></tr>
<tr><td>PHYEMAC1PHYAD3</td><td>input</td><td>TCELL23:IMUX.IMUX13</td></tr>
<tr><td>PHYEMAC1PHYAD4</td><td>input</td><td>TCELL23:IMUX.IMUX12</td></tr>
<tr><td>PHYEMAC1RXBUFERR</td><td>input</td><td>TCELL20:IMUX.IMUX12</td></tr>
<tr><td>PHYEMAC1RXBUFSTATUS0</td><td>input</td><td>TCELL21:IMUX.IMUX4</td></tr>
<tr><td>PHYEMAC1RXBUFSTATUS1</td><td>input</td><td>TCELL21:IMUX.IMUX5</td></tr>
<tr><td>PHYEMAC1RXCHARISCOMMA</td><td>input</td><td>TCELL21:IMUX.IMUX3</td></tr>
<tr><td>PHYEMAC1RXCHARISK</td><td>input</td><td>TCELL21:IMUX.IMUX2</td></tr>
<tr><td>PHYEMAC1RXCHECKINGCRC</td><td>input</td><td>TCELL22:IMUX.IMUX7</td></tr>
<tr><td>PHYEMAC1RXCLK</td><td>input</td><td>TCELL58:IMUX.CLK0</td></tr>
<tr><td>PHYEMAC1RXCLKCORCNT0</td><td>input</td><td>TCELL20:IMUX.IMUX1</td></tr>
<tr><td>PHYEMAC1RXCLKCORCNT1</td><td>input</td><td>TCELL21:IMUX.IMUX12</td></tr>
<tr><td>PHYEMAC1RXCLKCORCNT2</td><td>input</td><td>TCELL21:IMUX.IMUX13</td></tr>
<tr><td>PHYEMAC1RXCOMMADET</td><td>input</td><td>TCELL22:IMUX.IMUX6</td></tr>
<tr><td>PHYEMAC1RXD0</td><td>input</td><td>TCELL23:IMUX.IMUX0</td></tr>
<tr><td>PHYEMAC1RXD1</td><td>input</td><td>TCELL23:IMUX.IMUX1</td></tr>
<tr><td>PHYEMAC1RXD2</td><td>input</td><td>TCELL23:IMUX.IMUX2</td></tr>
<tr><td>PHYEMAC1RXD3</td><td>input</td><td>TCELL23:IMUX.IMUX3</td></tr>
<tr><td>PHYEMAC1RXD4</td><td>input</td><td>TCELL22:IMUX.IMUX0</td></tr>
<tr><td>PHYEMAC1RXD5</td><td>input</td><td>TCELL22:IMUX.IMUX1</td></tr>
<tr><td>PHYEMAC1RXD6</td><td>input</td><td>TCELL22:IMUX.IMUX2</td></tr>
<tr><td>PHYEMAC1RXD7</td><td>input</td><td>TCELL22:IMUX.IMUX3</td></tr>
<tr><td>PHYEMAC1RXDISPERR</td><td>input</td><td>TCELL21:IMUX.IMUX1</td></tr>
<tr><td>PHYEMAC1RXDV</td><td>input</td><td>TCELL22:IMUX.IMUX4</td></tr>
<tr><td>PHYEMAC1RXER</td><td>input</td><td>TCELL22:IMUX.IMUX5</td></tr>
<tr><td>PHYEMAC1RXLOSSOFSYNC0</td><td>input</td><td>TCELL21:IMUX.IMUX6</td></tr>
<tr><td>PHYEMAC1RXLOSSOFSYNC1</td><td>input</td><td>TCELL21:IMUX.IMUX7</td></tr>
<tr><td>PHYEMAC1RXNOTINTABLE</td><td>input</td><td>TCELL21:IMUX.IMUX0</td></tr>
<tr><td>PHYEMAC1RXRUNDISP</td><td>input</td><td>TCELL20:IMUX.IMUX2</td></tr>
<tr><td>PHYEMAC1SIGNALDET</td><td>input</td><td>TCELL19:IMUX.IMUX12</td></tr>
<tr><td>PHYEMAC1TXBUFERR</td><td>input</td><td>TCELL20:IMUX.IMUX3</td></tr>
<tr><td>RESET</td><td>input</td><td>TCELL2:IMUX.IMUX14</td></tr>
<tr><td>TIEEMAC0CONFIGVEC0</td><td>input</td><td>TCELL0:IMUX.IMUX12</td></tr>
<tr><td>TIEEMAC0CONFIGVEC1</td><td>input</td><td>TCELL0:IMUX.IMUX13</td></tr>
<tr><td>TIEEMAC0CONFIGVEC10</td><td>input</td><td>TCELL0:IMUX.SR2</td></tr>
<tr><td>TIEEMAC0CONFIGVEC11</td><td>input</td><td>TCELL0:IMUX.SR3</td></tr>
<tr><td>TIEEMAC0CONFIGVEC12</td><td>input</td><td>TCELL5:IMUX.IMUX12</td></tr>
<tr><td>TIEEMAC0CONFIGVEC13</td><td>input</td><td>TCELL5:IMUX.IMUX13</td></tr>
<tr><td>TIEEMAC0CONFIGVEC14</td><td>input</td><td>TCELL5:IMUX.IMUX14</td></tr>
<tr><td>TIEEMAC0CONFIGVEC15</td><td>input</td><td>TCELL5:IMUX.IMUX15</td></tr>
<tr><td>TIEEMAC0CONFIGVEC16</td><td>input</td><td>TCELL6:IMUX.IMUX12</td></tr>
<tr><td>TIEEMAC0CONFIGVEC17</td><td>input</td><td>TCELL6:IMUX.IMUX13</td></tr>
<tr><td>TIEEMAC0CONFIGVEC18</td><td>input</td><td>TCELL6:IMUX.IMUX14</td></tr>
<tr><td>TIEEMAC0CONFIGVEC19</td><td>input</td><td>TCELL6:IMUX.IMUX15</td></tr>
<tr><td>TIEEMAC0CONFIGVEC2</td><td>input</td><td>TCELL0:IMUX.IMUX14</td></tr>
<tr><td>TIEEMAC0CONFIGVEC20</td><td>input</td><td>TCELL48:IMUX.CE0</td></tr>
<tr><td>TIEEMAC0CONFIGVEC21</td><td>input</td><td>TCELL48:IMUX.CE1</td></tr>
<tr><td>TIEEMAC0CONFIGVEC22</td><td>input</td><td>TCELL48:IMUX.CE2</td></tr>
<tr><td>TIEEMAC0CONFIGVEC23</td><td>input</td><td>TCELL48:IMUX.CE3</td></tr>
<tr><td>TIEEMAC0CONFIGVEC24</td><td>input</td><td>TCELL48:IMUX.SR0</td></tr>
<tr><td>TIEEMAC0CONFIGVEC25</td><td>input</td><td>TCELL48:IMUX.SR1</td></tr>
<tr><td>TIEEMAC0CONFIGVEC26</td><td>input</td><td>TCELL48:IMUX.SR2</td></tr>
<tr><td>TIEEMAC0CONFIGVEC27</td><td>input</td><td>TCELL48:IMUX.SR3</td></tr>
<tr><td>TIEEMAC0CONFIGVEC28</td><td>input</td><td>TCELL49:IMUX.CE0</td></tr>
<tr><td>TIEEMAC0CONFIGVEC29</td><td>input</td><td>TCELL49:IMUX.CE1</td></tr>
<tr><td>TIEEMAC0CONFIGVEC3</td><td>input</td><td>TCELL0:IMUX.IMUX15</td></tr>
<tr><td>TIEEMAC0CONFIGVEC30</td><td>input</td><td>TCELL49:IMUX.CE2</td></tr>
<tr><td>TIEEMAC0CONFIGVEC31</td><td>input</td><td>TCELL49:IMUX.CE3</td></tr>
<tr><td>TIEEMAC0CONFIGVEC32</td><td>input</td><td>TCELL49:IMUX.SR0</td></tr>
<tr><td>TIEEMAC0CONFIGVEC33</td><td>input</td><td>TCELL49:IMUX.SR1</td></tr>
<tr><td>TIEEMAC0CONFIGVEC34</td><td>input</td><td>TCELL49:IMUX.SR2</td></tr>
<tr><td>TIEEMAC0CONFIGVEC35</td><td>input</td><td>TCELL49:IMUX.SR3</td></tr>
<tr><td>TIEEMAC0CONFIGVEC36</td><td>input</td><td>TCELL50:IMUX.CE3</td></tr>
<tr><td>TIEEMAC0CONFIGVEC37</td><td>input</td><td>TCELL50:IMUX.SR0</td></tr>
<tr><td>TIEEMAC0CONFIGVEC38</td><td>input</td><td>TCELL50:IMUX.SR1</td></tr>
<tr><td>TIEEMAC0CONFIGVEC39</td><td>input</td><td>TCELL50:IMUX.SR2</td></tr>
<tr><td>TIEEMAC0CONFIGVEC4</td><td>input</td><td>TCELL0:IMUX.CE0</td></tr>
<tr><td>TIEEMAC0CONFIGVEC40</td><td>input</td><td>TCELL50:IMUX.SR3</td></tr>
<tr><td>TIEEMAC0CONFIGVEC41</td><td>input</td><td>TCELL51:IMUX.CE0</td></tr>
<tr><td>TIEEMAC0CONFIGVEC42</td><td>input</td><td>TCELL51:IMUX.CE1</td></tr>
<tr><td>TIEEMAC0CONFIGVEC43</td><td>input</td><td>TCELL51:IMUX.CE2</td></tr>
<tr><td>TIEEMAC0CONFIGVEC44</td><td>input</td><td>TCELL51:IMUX.CE3</td></tr>
<tr><td>TIEEMAC0CONFIGVEC45</td><td>input</td><td>TCELL51:IMUX.SR0</td></tr>
<tr><td>TIEEMAC0CONFIGVEC46</td><td>input</td><td>TCELL51:IMUX.SR1</td></tr>
<tr><td>TIEEMAC0CONFIGVEC47</td><td>input</td><td>TCELL51:IMUX.SR2</td></tr>
<tr><td>TIEEMAC0CONFIGVEC48</td><td>input</td><td>TCELL51:IMUX.SR3</td></tr>
<tr><td>TIEEMAC0CONFIGVEC49</td><td>input</td><td>TCELL8:IMUX.SR0</td></tr>
<tr><td>TIEEMAC0CONFIGVEC5</td><td>input</td><td>TCELL0:IMUX.CE1</td></tr>
<tr><td>TIEEMAC0CONFIGVEC50</td><td>input</td><td>TCELL8:IMUX.SR1</td></tr>
<tr><td>TIEEMAC0CONFIGVEC51</td><td>input</td><td>TCELL8:IMUX.SR2</td></tr>
<tr><td>TIEEMAC0CONFIGVEC52</td><td>input</td><td>TCELL8:IMUX.SR3</td></tr>
<tr><td>TIEEMAC0CONFIGVEC53</td><td>input</td><td>TCELL9:IMUX.SR0</td></tr>
<tr><td>TIEEMAC0CONFIGVEC54</td><td>input</td><td>TCELL9:IMUX.SR1</td></tr>
<tr><td>TIEEMAC0CONFIGVEC55</td><td>input</td><td>TCELL9:IMUX.SR2</td></tr>
<tr><td>TIEEMAC0CONFIGVEC56</td><td>input</td><td>TCELL9:IMUX.SR3</td></tr>
<tr><td>TIEEMAC0CONFIGVEC57</td><td>input</td><td>TCELL10:IMUX.SR0</td></tr>
<tr><td>TIEEMAC0CONFIGVEC58</td><td>input</td><td>TCELL10:IMUX.SR1</td></tr>
<tr><td>TIEEMAC0CONFIGVEC59</td><td>input</td><td>TCELL10:IMUX.SR2</td></tr>
<tr><td>TIEEMAC0CONFIGVEC6</td><td>input</td><td>TCELL0:IMUX.CE2</td></tr>
<tr><td>TIEEMAC0CONFIGVEC60</td><td>input</td><td>TCELL10:IMUX.SR3</td></tr>
<tr><td>TIEEMAC0CONFIGVEC61</td><td>input</td><td>TCELL10:IMUX.IMUX8</td></tr>
<tr><td>TIEEMAC0CONFIGVEC62</td><td>input</td><td>TCELL10:IMUX.IMUX9</td></tr>
<tr><td>TIEEMAC0CONFIGVEC63</td><td>input</td><td>TCELL7:IMUX.CE2</td></tr>
<tr><td>TIEEMAC0CONFIGVEC64</td><td>input</td><td>TCELL3:IMUX.IMUX9</td></tr>
<tr><td>TIEEMAC0CONFIGVEC65</td><td>input</td><td>TCELL3:IMUX.IMUX10</td></tr>
<tr><td>TIEEMAC0CONFIGVEC66</td><td>input</td><td>TCELL3:IMUX.IMUX11</td></tr>
<tr><td>TIEEMAC0CONFIGVEC67</td><td>input</td><td>TCELL3:IMUX.IMUX12</td></tr>
<tr><td>TIEEMAC0CONFIGVEC68</td><td>input</td><td>TCELL3:IMUX.IMUX13</td></tr>
<tr><td>TIEEMAC0CONFIGVEC69</td><td>input</td><td>TCELL3:IMUX.IMUX14</td></tr>
<tr><td>TIEEMAC0CONFIGVEC7</td><td>input</td><td>TCELL0:IMUX.CE3</td></tr>
<tr><td>TIEEMAC0CONFIGVEC70</td><td>input</td><td>TCELL4:IMUX.IMUX12</td></tr>
<tr><td>TIEEMAC0CONFIGVEC71</td><td>input</td><td>TCELL4:IMUX.IMUX13</td></tr>
<tr><td>TIEEMAC0CONFIGVEC72</td><td>input</td><td>TCELL4:IMUX.IMUX14</td></tr>
<tr><td>TIEEMAC0CONFIGVEC73</td><td>input</td><td>TCELL9:IMUX.IMUX9</td></tr>
<tr><td>TIEEMAC0CONFIGVEC74</td><td>input</td><td>TCELL9:IMUX.IMUX10</td></tr>
<tr><td>TIEEMAC0CONFIGVEC75</td><td>input</td><td>TCELL9:IMUX.IMUX11</td></tr>
<tr><td>TIEEMAC0CONFIGVEC76</td><td>input</td><td>TCELL9:IMUX.IMUX12</td></tr>
<tr><td>TIEEMAC0CONFIGVEC77</td><td>input</td><td>TCELL10:IMUX.IMUX5</td></tr>
<tr><td>TIEEMAC0CONFIGVEC78</td><td>input</td><td>TCELL10:IMUX.IMUX6</td></tr>
<tr><td>TIEEMAC0CONFIGVEC79</td><td>input</td><td>TCELL10:IMUX.IMUX7</td></tr>
<tr><td>TIEEMAC0CONFIGVEC8</td><td>input</td><td>TCELL0:IMUX.SR0</td></tr>
<tr><td>TIEEMAC0CONFIGVEC9</td><td>input</td><td>TCELL0:IMUX.SR1</td></tr>
<tr><td>TIEEMAC0UNICASTADDR0</td><td>input</td><td>TCELL6:IMUX.SR1</td></tr>
<tr><td>TIEEMAC0UNICASTADDR1</td><td>input</td><td>TCELL6:IMUX.SR2</td></tr>
<tr><td>TIEEMAC0UNICASTADDR10</td><td>input</td><td>TCELL5:IMUX.SR3</td></tr>
<tr><td>TIEEMAC0UNICASTADDR11</td><td>input</td><td>TCELL4:IMUX.CE0</td></tr>
<tr><td>TIEEMAC0UNICASTADDR12</td><td>input</td><td>TCELL4:IMUX.CE1</td></tr>
<tr><td>TIEEMAC0UNICASTADDR13</td><td>input</td><td>TCELL4:IMUX.CE2</td></tr>
<tr><td>TIEEMAC0UNICASTADDR14</td><td>input</td><td>TCELL4:IMUX.CE3</td></tr>
<tr><td>TIEEMAC0UNICASTADDR15</td><td>input</td><td>TCELL4:IMUX.SR0</td></tr>
<tr><td>TIEEMAC0UNICASTADDR16</td><td>input</td><td>TCELL4:IMUX.SR1</td></tr>
<tr><td>TIEEMAC0UNICASTADDR17</td><td>input</td><td>TCELL4:IMUX.SR2</td></tr>
<tr><td>TIEEMAC0UNICASTADDR18</td><td>input</td><td>TCELL4:IMUX.SR3</td></tr>
<tr><td>TIEEMAC0UNICASTADDR19</td><td>input</td><td>TCELL2:IMUX.IMUX13</td></tr>
<tr><td>TIEEMAC0UNICASTADDR2</td><td>input</td><td>TCELL6:IMUX.SR3</td></tr>
<tr><td>TIEEMAC0UNICASTADDR20</td><td>input</td><td>TCELL3:IMUX.CE0</td></tr>
<tr><td>TIEEMAC0UNICASTADDR21</td><td>input</td><td>TCELL3:IMUX.CE1</td></tr>
<tr><td>TIEEMAC0UNICASTADDR22</td><td>input</td><td>TCELL3:IMUX.CE2</td></tr>
<tr><td>TIEEMAC0UNICASTADDR23</td><td>input</td><td>TCELL3:IMUX.CE3</td></tr>
<tr><td>TIEEMAC0UNICASTADDR24</td><td>input</td><td>TCELL3:IMUX.SR0</td></tr>
<tr><td>TIEEMAC0UNICASTADDR25</td><td>input</td><td>TCELL3:IMUX.SR1</td></tr>
<tr><td>TIEEMAC0UNICASTADDR26</td><td>input</td><td>TCELL3:IMUX.SR2</td></tr>
<tr><td>TIEEMAC0UNICASTADDR27</td><td>input</td><td>TCELL3:IMUX.SR3</td></tr>
<tr><td>TIEEMAC0UNICASTADDR28</td><td>input</td><td>TCELL2:IMUX.IMUX12</td></tr>
<tr><td>TIEEMAC0UNICASTADDR29</td><td>input</td><td>TCELL2:IMUX.CE0</td></tr>
<tr><td>TIEEMAC0UNICASTADDR3</td><td>input</td><td>TCELL5:IMUX.CE0</td></tr>
<tr><td>TIEEMAC0UNICASTADDR30</td><td>input</td><td>TCELL2:IMUX.CE1</td></tr>
<tr><td>TIEEMAC0UNICASTADDR31</td><td>input</td><td>TCELL2:IMUX.CE2</td></tr>
<tr><td>TIEEMAC0UNICASTADDR32</td><td>input</td><td>TCELL2:IMUX.CE3</td></tr>
<tr><td>TIEEMAC0UNICASTADDR33</td><td>input</td><td>TCELL2:IMUX.SR0</td></tr>
<tr><td>TIEEMAC0UNICASTADDR34</td><td>input</td><td>TCELL2:IMUX.SR1</td></tr>
<tr><td>TIEEMAC0UNICASTADDR35</td><td>input</td><td>TCELL2:IMUX.SR2</td></tr>
<tr><td>TIEEMAC0UNICASTADDR36</td><td>input</td><td>TCELL2:IMUX.SR3</td></tr>
<tr><td>TIEEMAC0UNICASTADDR37</td><td>input</td><td>TCELL1:IMUX.CE0</td></tr>
<tr><td>TIEEMAC0UNICASTADDR38</td><td>input</td><td>TCELL1:IMUX.CE1</td></tr>
<tr><td>TIEEMAC0UNICASTADDR39</td><td>input</td><td>TCELL1:IMUX.CE2</td></tr>
<tr><td>TIEEMAC0UNICASTADDR4</td><td>input</td><td>TCELL5:IMUX.CE1</td></tr>
<tr><td>TIEEMAC0UNICASTADDR40</td><td>input</td><td>TCELL1:IMUX.CE3</td></tr>
<tr><td>TIEEMAC0UNICASTADDR41</td><td>input</td><td>TCELL1:IMUX.SR0</td></tr>
<tr><td>TIEEMAC0UNICASTADDR42</td><td>input</td><td>TCELL1:IMUX.SR1</td></tr>
<tr><td>TIEEMAC0UNICASTADDR43</td><td>input</td><td>TCELL1:IMUX.SR2</td></tr>
<tr><td>TIEEMAC0UNICASTADDR44</td><td>input</td><td>TCELL1:IMUX.SR3</td></tr>
<tr><td>TIEEMAC0UNICASTADDR45</td><td>input</td><td>TCELL0:IMUX.IMUX9</td></tr>
<tr><td>TIEEMAC0UNICASTADDR46</td><td>input</td><td>TCELL0:IMUX.IMUX10</td></tr>
<tr><td>TIEEMAC0UNICASTADDR47</td><td>input</td><td>TCELL0:IMUX.IMUX11</td></tr>
<tr><td>TIEEMAC0UNICASTADDR5</td><td>input</td><td>TCELL5:IMUX.CE2</td></tr>
<tr><td>TIEEMAC0UNICASTADDR6</td><td>input</td><td>TCELL5:IMUX.CE3</td></tr>
<tr><td>TIEEMAC0UNICASTADDR7</td><td>input</td><td>TCELL5:IMUX.SR0</td></tr>
<tr><td>TIEEMAC0UNICASTADDR8</td><td>input</td><td>TCELL5:IMUX.SR1</td></tr>
<tr><td>TIEEMAC0UNICASTADDR9</td><td>input</td><td>TCELL5:IMUX.SR2</td></tr>
<tr><td>TIEEMAC1CONFIGVEC0</td><td>input</td><td>TCELL21:IMUX.CE3</td></tr>
<tr><td>TIEEMAC1CONFIGVEC1</td><td>input</td><td>TCELL21:IMUX.CE2</td></tr>
<tr><td>TIEEMAC1CONFIGVEC10</td><td>input</td><td>TCELL22:IMUX.CE1</td></tr>
<tr><td>TIEEMAC1CONFIGVEC11</td><td>input</td><td>TCELL22:IMUX.CE0</td></tr>
<tr><td>TIEEMAC1CONFIGVEC12</td><td>input</td><td>TCELL23:IMUX.SR3</td></tr>
<tr><td>TIEEMAC1CONFIGVEC13</td><td>input</td><td>TCELL23:IMUX.SR2</td></tr>
<tr><td>TIEEMAC1CONFIGVEC14</td><td>input</td><td>TCELL23:IMUX.SR1</td></tr>
<tr><td>TIEEMAC1CONFIGVEC15</td><td>input</td><td>TCELL23:IMUX.SR0</td></tr>
<tr><td>TIEEMAC1CONFIGVEC16</td><td>input</td><td>TCELL23:IMUX.CE3</td></tr>
<tr><td>TIEEMAC1CONFIGVEC17</td><td>input</td><td>TCELL23:IMUX.CE2</td></tr>
<tr><td>TIEEMAC1CONFIGVEC18</td><td>input</td><td>TCELL23:IMUX.CE1</td></tr>
<tr><td>TIEEMAC1CONFIGVEC19</td><td>input</td><td>TCELL23:IMUX.CE0</td></tr>
<tr><td>TIEEMAC1CONFIGVEC2</td><td>input</td><td>TCELL21:IMUX.CE1</td></tr>
<tr><td>TIEEMAC1CONFIGVEC20</td><td>input</td><td>TCELL23:IMUX.IMUX11</td></tr>
<tr><td>TIEEMAC1CONFIGVEC21</td><td>input</td><td>TCELL23:IMUX.IMUX10</td></tr>
<tr><td>TIEEMAC1CONFIGVEC22</td><td>input</td><td>TCELL23:IMUX.IMUX9</td></tr>
<tr><td>TIEEMAC1CONFIGVEC23</td><td>input</td><td>TCELL23:IMUX.IMUX8</td></tr>
<tr><td>TIEEMAC1CONFIGVEC24</td><td>input</td><td>TCELL23:IMUX.IMUX7</td></tr>
<tr><td>TIEEMAC1CONFIGVEC25</td><td>input</td><td>TCELL23:IMUX.IMUX6</td></tr>
<tr><td>TIEEMAC1CONFIGVEC26</td><td>input</td><td>TCELL59:IMUX.SR3</td></tr>
<tr><td>TIEEMAC1CONFIGVEC27</td><td>input</td><td>TCELL59:IMUX.SR2</td></tr>
<tr><td>TIEEMAC1CONFIGVEC28</td><td>input</td><td>TCELL59:IMUX.SR1</td></tr>
<tr><td>TIEEMAC1CONFIGVEC29</td><td>input</td><td>TCELL59:IMUX.SR0</td></tr>
<tr><td>TIEEMAC1CONFIGVEC3</td><td>input</td><td>TCELL21:IMUX.CE0</td></tr>
<tr><td>TIEEMAC1CONFIGVEC30</td><td>input</td><td>TCELL59:IMUX.CE3</td></tr>
<tr><td>TIEEMAC1CONFIGVEC31</td><td>input</td><td>TCELL59:IMUX.CE2</td></tr>
<tr><td>TIEEMAC1CONFIGVEC32</td><td>input</td><td>TCELL59:IMUX.CE1</td></tr>
<tr><td>TIEEMAC1CONFIGVEC33</td><td>input</td><td>TCELL59:IMUX.CE0</td></tr>
<tr><td>TIEEMAC1CONFIGVEC34</td><td>input</td><td>TCELL60:IMUX.SR3</td></tr>
<tr><td>TIEEMAC1CONFIGVEC35</td><td>input</td><td>TCELL60:IMUX.SR2</td></tr>
<tr><td>TIEEMAC1CONFIGVEC36</td><td>input</td><td>TCELL60:IMUX.SR1</td></tr>
<tr><td>TIEEMAC1CONFIGVEC37</td><td>input</td><td>TCELL60:IMUX.SR0</td></tr>
<tr><td>TIEEMAC1CONFIGVEC38</td><td>input</td><td>TCELL60:IMUX.CE3</td></tr>
<tr><td>TIEEMAC1CONFIGVEC39</td><td>input</td><td>TCELL60:IMUX.CE2</td></tr>
<tr><td>TIEEMAC1CONFIGVEC4</td><td>input</td><td>TCELL22:IMUX.SR3</td></tr>
<tr><td>TIEEMAC1CONFIGVEC40</td><td>input</td><td>TCELL60:IMUX.CE1</td></tr>
<tr><td>TIEEMAC1CONFIGVEC41</td><td>input</td><td>TCELL60:IMUX.CE0</td></tr>
<tr><td>TIEEMAC1CONFIGVEC42</td><td>input</td><td>TCELL61:IMUX.SR3</td></tr>
<tr><td>TIEEMAC1CONFIGVEC43</td><td>input</td><td>TCELL61:IMUX.SR2</td></tr>
<tr><td>TIEEMAC1CONFIGVEC44</td><td>input</td><td>TCELL61:IMUX.SR1</td></tr>
<tr><td>TIEEMAC1CONFIGVEC45</td><td>input</td><td>TCELL61:IMUX.SR0</td></tr>
<tr><td>TIEEMAC1CONFIGVEC46</td><td>input</td><td>TCELL61:IMUX.CE3</td></tr>
<tr><td>TIEEMAC1CONFIGVEC47</td><td>input</td><td>TCELL61:IMUX.CE2</td></tr>
<tr><td>TIEEMAC1CONFIGVEC48</td><td>input</td><td>TCELL61:IMUX.CE1</td></tr>
<tr><td>TIEEMAC1CONFIGVEC49</td><td>input</td><td>TCELL61:IMUX.CE0</td></tr>
<tr><td>TIEEMAC1CONFIGVEC5</td><td>input</td><td>TCELL22:IMUX.SR2</td></tr>
<tr><td>TIEEMAC1CONFIGVEC50</td><td>input</td><td>TCELL15:IMUX.SR3</td></tr>
<tr><td>TIEEMAC1CONFIGVEC51</td><td>input</td><td>TCELL15:IMUX.SR2</td></tr>
<tr><td>TIEEMAC1CONFIGVEC52</td><td>input</td><td>TCELL15:IMUX.SR1</td></tr>
<tr><td>TIEEMAC1CONFIGVEC53</td><td>input</td><td>TCELL13:IMUX.SR3</td></tr>
<tr><td>TIEEMAC1CONFIGVEC54</td><td>input</td><td>TCELL13:IMUX.SR2</td></tr>
<tr><td>TIEEMAC1CONFIGVEC55</td><td>input</td><td>TCELL13:IMUX.SR1</td></tr>
<tr><td>TIEEMAC1CONFIGVEC56</td><td>input</td><td>TCELL13:IMUX.SR0</td></tr>
<tr><td>TIEEMAC1CONFIGVEC57</td><td>input</td><td>TCELL12:IMUX.SR3</td></tr>
<tr><td>TIEEMAC1CONFIGVEC58</td><td>input</td><td>TCELL12:IMUX.SR2</td></tr>
<tr><td>TIEEMAC1CONFIGVEC59</td><td>input</td><td>TCELL12:IMUX.SR1</td></tr>
<tr><td>TIEEMAC1CONFIGVEC6</td><td>input</td><td>TCELL22:IMUX.SR1</td></tr>
<tr><td>TIEEMAC1CONFIGVEC60</td><td>input</td><td>TCELL12:IMUX.SR0</td></tr>
<tr><td>TIEEMAC1CONFIGVEC61</td><td>input</td><td>TCELL11:IMUX.SR3</td></tr>
<tr><td>TIEEMAC1CONFIGVEC62</td><td>input</td><td>TCELL12:IMUX.IMUX4</td></tr>
<tr><td>TIEEMAC1CONFIGVEC63</td><td>input</td><td>TCELL15:IMUX.SR0</td></tr>
<tr><td>TIEEMAC1CONFIGVEC64</td><td>input</td><td>TCELL15:IMUX.IMUX6</td></tr>
<tr><td>TIEEMAC1CONFIGVEC65</td><td>input</td><td>TCELL15:IMUX.IMUX7</td></tr>
<tr><td>TIEEMAC1CONFIGVEC66</td><td>input</td><td>TCELL15:IMUX.IMUX8</td></tr>
<tr><td>TIEEMAC1CONFIGVEC67</td><td>input</td><td>TCELL15:IMUX.IMUX9</td></tr>
<tr><td>TIEEMAC1CONFIGVEC68</td><td>input</td><td>TCELL15:IMUX.IMUX10</td></tr>
<tr><td>TIEEMAC1CONFIGVEC69</td><td>input</td><td>TCELL15:IMUX.IMUX11</td></tr>
<tr><td>TIEEMAC1CONFIGVEC7</td><td>input</td><td>TCELL22:IMUX.SR0</td></tr>
<tr><td>TIEEMAC1CONFIGVEC70</td><td>input</td><td>TCELL15:IMUX.IMUX12</td></tr>
<tr><td>TIEEMAC1CONFIGVEC71</td><td>input</td><td>TCELL15:IMUX.IMUX13</td></tr>
<tr><td>TIEEMAC1CONFIGVEC72</td><td>input</td><td>TCELL15:IMUX.IMUX14</td></tr>
<tr><td>TIEEMAC1CONFIGVEC73</td><td>input</td><td>TCELL13:IMUX.IMUX4</td></tr>
<tr><td>TIEEMAC1CONFIGVEC74</td><td>input</td><td>TCELL13:IMUX.IMUX5</td></tr>
<tr><td>TIEEMAC1CONFIGVEC75</td><td>input</td><td>TCELL13:IMUX.IMUX6</td></tr>
<tr><td>TIEEMAC1CONFIGVEC76</td><td>input</td><td>TCELL13:IMUX.IMUX7</td></tr>
<tr><td>TIEEMAC1CONFIGVEC77</td><td>input</td><td>TCELL20:IMUX.IMUX9</td></tr>
<tr><td>TIEEMAC1CONFIGVEC78</td><td>input</td><td>TCELL20:IMUX.IMUX10</td></tr>
<tr><td>TIEEMAC1CONFIGVEC79</td><td>input</td><td>TCELL20:IMUX.IMUX11</td></tr>
<tr><td>TIEEMAC1CONFIGVEC8</td><td>input</td><td>TCELL22:IMUX.CE3</td></tr>
<tr><td>TIEEMAC1CONFIGVEC9</td><td>input</td><td>TCELL22:IMUX.CE2</td></tr>
<tr><td>TIEEMAC1UNICASTADDR0</td><td>input</td><td>TCELL7:IMUX.SR3</td></tr>
<tr><td>TIEEMAC1UNICASTADDR1</td><td>input</td><td>TCELL7:IMUX.SR2</td></tr>
<tr><td>TIEEMAC1UNICASTADDR10</td><td>input</td><td>TCELL16:IMUX.CE1</td></tr>
<tr><td>TIEEMAC1UNICASTADDR11</td><td>input</td><td>TCELL16:IMUX.CE0</td></tr>
<tr><td>TIEEMAC1UNICASTADDR12</td><td>input</td><td>TCELL17:IMUX.SR3</td></tr>
<tr><td>TIEEMAC1UNICASTADDR13</td><td>input</td><td>TCELL17:IMUX.SR2</td></tr>
<tr><td>TIEEMAC1UNICASTADDR14</td><td>input</td><td>TCELL17:IMUX.SR1</td></tr>
<tr><td>TIEEMAC1UNICASTADDR15</td><td>input</td><td>TCELL17:IMUX.SR0</td></tr>
<tr><td>TIEEMAC1UNICASTADDR16</td><td>input</td><td>TCELL17:IMUX.CE3</td></tr>
<tr><td>TIEEMAC1UNICASTADDR17</td><td>input</td><td>TCELL17:IMUX.CE2</td></tr>
<tr><td>TIEEMAC1UNICASTADDR18</td><td>input</td><td>TCELL17:IMUX.CE1</td></tr>
<tr><td>TIEEMAC1UNICASTADDR19</td><td>input</td><td>TCELL17:IMUX.CE0</td></tr>
<tr><td>TIEEMAC1UNICASTADDR2</td><td>input</td><td>TCELL7:IMUX.SR1</td></tr>
<tr><td>TIEEMAC1UNICASTADDR20</td><td>input</td><td>TCELL18:IMUX.SR3</td></tr>
<tr><td>TIEEMAC1UNICASTADDR21</td><td>input</td><td>TCELL18:IMUX.SR2</td></tr>
<tr><td>TIEEMAC1UNICASTADDR22</td><td>input</td><td>TCELL18:IMUX.SR1</td></tr>
<tr><td>TIEEMAC1UNICASTADDR23</td><td>input</td><td>TCELL18:IMUX.SR0</td></tr>
<tr><td>TIEEMAC1UNICASTADDR24</td><td>input</td><td>TCELL18:IMUX.CE3</td></tr>
<tr><td>TIEEMAC1UNICASTADDR25</td><td>input</td><td>TCELL18:IMUX.CE2</td></tr>
<tr><td>TIEEMAC1UNICASTADDR26</td><td>input</td><td>TCELL18:IMUX.CE1</td></tr>
<tr><td>TIEEMAC1UNICASTADDR27</td><td>input</td><td>TCELL18:IMUX.CE0</td></tr>
<tr><td>TIEEMAC1UNICASTADDR28</td><td>input</td><td>TCELL19:IMUX.SR3</td></tr>
<tr><td>TIEEMAC1UNICASTADDR29</td><td>input</td><td>TCELL19:IMUX.SR2</td></tr>
<tr><td>TIEEMAC1UNICASTADDR3</td><td>input</td><td>TCELL7:IMUX.SR0</td></tr>
<tr><td>TIEEMAC1UNICASTADDR30</td><td>input</td><td>TCELL19:IMUX.SR1</td></tr>
<tr><td>TIEEMAC1UNICASTADDR31</td><td>input</td><td>TCELL19:IMUX.SR0</td></tr>
<tr><td>TIEEMAC1UNICASTADDR32</td><td>input</td><td>TCELL19:IMUX.CE3</td></tr>
<tr><td>TIEEMAC1UNICASTADDR33</td><td>input</td><td>TCELL19:IMUX.CE2</td></tr>
<tr><td>TIEEMAC1UNICASTADDR34</td><td>input</td><td>TCELL19:IMUX.CE1</td></tr>
<tr><td>TIEEMAC1UNICASTADDR35</td><td>input</td><td>TCELL19:IMUX.CE0</td></tr>
<tr><td>TIEEMAC1UNICASTADDR36</td><td>input</td><td>TCELL20:IMUX.SR3</td></tr>
<tr><td>TIEEMAC1UNICASTADDR37</td><td>input</td><td>TCELL20:IMUX.SR2</td></tr>
<tr><td>TIEEMAC1UNICASTADDR38</td><td>input</td><td>TCELL20:IMUX.SR1</td></tr>
<tr><td>TIEEMAC1UNICASTADDR39</td><td>input</td><td>TCELL20:IMUX.SR0</td></tr>
<tr><td>TIEEMAC1UNICASTADDR4</td><td>input</td><td>TCELL16:IMUX.SR3</td></tr>
<tr><td>TIEEMAC1UNICASTADDR40</td><td>input</td><td>TCELL20:IMUX.CE3</td></tr>
<tr><td>TIEEMAC1UNICASTADDR41</td><td>input</td><td>TCELL20:IMUX.CE2</td></tr>
<tr><td>TIEEMAC1UNICASTADDR42</td><td>input</td><td>TCELL20:IMUX.CE1</td></tr>
<tr><td>TIEEMAC1UNICASTADDR43</td><td>input</td><td>TCELL20:IMUX.CE0</td></tr>
<tr><td>TIEEMAC1UNICASTADDR44</td><td>input</td><td>TCELL21:IMUX.SR3</td></tr>
<tr><td>TIEEMAC1UNICASTADDR45</td><td>input</td><td>TCELL21:IMUX.SR2</td></tr>
<tr><td>TIEEMAC1UNICASTADDR46</td><td>input</td><td>TCELL21:IMUX.SR1</td></tr>
<tr><td>TIEEMAC1UNICASTADDR47</td><td>input</td><td>TCELL21:IMUX.SR0</td></tr>
<tr><td>TIEEMAC1UNICASTADDR5</td><td>input</td><td>TCELL16:IMUX.SR2</td></tr>
<tr><td>TIEEMAC1UNICASTADDR6</td><td>input</td><td>TCELL16:IMUX.SR1</td></tr>
<tr><td>TIEEMAC1UNICASTADDR7</td><td>input</td><td>TCELL16:IMUX.SR0</td></tr>
<tr><td>TIEEMAC1UNICASTADDR8</td><td>input</td><td>TCELL16:IMUX.CE3</td></tr>
<tr><td>TIEEMAC1UNICASTADDR9</td><td>input</td><td>TCELL16:IMUX.CE2</td></tr>
<tr><td>TSTSIEMACI0</td><td>input</td><td>TCELL18:IMUX.IMUX13</td></tr>
<tr><td>TSTSIEMACI1</td><td>input</td><td>TCELL18:IMUX.IMUX14</td></tr>
<tr><td>TSTSIEMACI2</td><td>input</td><td>TCELL19:IMUX.IMUX13</td></tr>
<tr><td>TSTSIEMACI3</td><td>input</td><td>TCELL19:IMUX.IMUX14</td></tr>
<tr><td>TSTSIEMACI4</td><td>input</td><td>TCELL21:IMUX.IMUX14</td></tr>
<tr><td>TSTSIEMACI5</td><td>input</td><td>TCELL23:IMUX.IMUX15</td></tr>
<tr><td>TSTSIEMACI6</td><td>input</td><td>TCELL10:IMUX.IMUX10</td></tr>
<tr><td>TSTSOEMACO0</td><td>output</td><td>TCELL4:OUT.HALF.BOT0.TMIN, TCELL4:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTSOEMACO1</td><td>output</td><td>TCELL4:OUT.HALF.BOT1.TMIN, TCELL4:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTSOEMACO2</td><td>output</td><td>TCELL4:OUT.HALF.BOT2.TMIN, TCELL4:OUT.HALT.TOP2.TMIN</td></tr>
<tr><td>TSTSOEMACO3</td><td>output</td><td>TCELL4:OUT.HALF.BOT3.TMIN, TCELL4:OUT.HALT.TOP3.TMIN</td></tr>
<tr><td>TSTSOEMACO4</td><td>output</td><td>TCELL37:OUT.HALF.BOT0.TMIN, TCELL37:OUT.HALT.TOP0.TMIN</td></tr>
<tr><td>TSTSOEMACO5</td><td>output</td><td>TCELL37:OUT.HALF.BOT1.TMIN, TCELL37:OUT.HALT.TOP1.TMIN</td></tr>
<tr><td>TSTSOEMACO6</td><td>output</td><td>TCELL37:OUT.HALF.BOT2.TMIN, TCELL37:OUT.HALT.TOP2.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex4 PPC bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX.SR0</td><td>EMAC.TIEEMAC0CONFIGVEC8</td></tr>
<tr><td>TCELL0:IMUX.SR1</td><td>EMAC.TIEEMAC0CONFIGVEC9</td></tr>
<tr><td>TCELL0:IMUX.SR2</td><td>EMAC.TIEEMAC0CONFIGVEC10</td></tr>
<tr><td>TCELL0:IMUX.SR3</td><td>EMAC.TIEEMAC0CONFIGVEC11</td></tr>
<tr><td>TCELL0:IMUX.CE0</td><td>EMAC.TIEEMAC0CONFIGVEC4</td></tr>
<tr><td>TCELL0:IMUX.CE1</td><td>EMAC.TIEEMAC0CONFIGVEC5</td></tr>
<tr><td>TCELL0:IMUX.CE2</td><td>EMAC.TIEEMAC0CONFIGVEC6</td></tr>
<tr><td>TCELL0:IMUX.CE3</td><td>EMAC.TIEEMAC0CONFIGVEC7</td></tr>
<tr><td>TCELL0:IMUX.IMUX0</td><td>EMAC.PHYEMAC0RXD0</td></tr>
<tr><td>TCELL0:IMUX.IMUX1</td><td>EMAC.PHYEMAC0RXD1</td></tr>
<tr><td>TCELL0:IMUX.IMUX2</td><td>EMAC.PHYEMAC0RXD2</td></tr>
<tr><td>TCELL0:IMUX.IMUX3</td><td>EMAC.PHYEMAC0RXD3</td></tr>
<tr><td>TCELL0:IMUX.IMUX4</td><td>EMAC.PHYEMAC0CRS</td></tr>
<tr><td>TCELL0:IMUX.IMUX5</td><td>EMAC.PHYEMAC0COL</td></tr>
<tr><td>TCELL0:IMUX.IMUX6</td><td>EMAC.PHYEMAC0PHYAD2</td></tr>
<tr><td>TCELL0:IMUX.IMUX7</td><td>EMAC.PHYEMAC0PHYAD3</td></tr>
<tr><td>TCELL0:IMUX.IMUX8</td><td>EMAC.PHYEMAC0PHYAD4</td></tr>
<tr><td>TCELL0:IMUX.IMUX9</td><td>EMAC.TIEEMAC0UNICASTADDR45</td></tr>
<tr><td>TCELL0:IMUX.IMUX10</td><td>EMAC.TIEEMAC0UNICASTADDR46</td></tr>
<tr><td>TCELL0:IMUX.IMUX11</td><td>EMAC.TIEEMAC0UNICASTADDR47</td></tr>
<tr><td>TCELL0:IMUX.IMUX12</td><td>EMAC.TIEEMAC0CONFIGVEC0</td></tr>
<tr><td>TCELL0:IMUX.IMUX13</td><td>EMAC.TIEEMAC0CONFIGVEC1</td></tr>
<tr><td>TCELL0:IMUX.IMUX14</td><td>EMAC.TIEEMAC0CONFIGVEC2</td></tr>
<tr><td>TCELL0:IMUX.IMUX15</td><td>EMAC.TIEEMAC0CONFIGVEC3</td></tr>
<tr><td>TCELL0:IMUX.IMUX16</td><td>PPC.TSTISOCMC405READDATAOUTI28</td></tr>
<tr><td>TCELL0:IMUX.IMUX17</td><td>PPC.TSTISOCMC405READDATAOUTI29</td></tr>
<tr><td>TCELL0:IMUX.IMUX18</td><td>PPC.TSTISOCMC405READDATAOUTI30</td></tr>
<tr><td>TCELL0:IMUX.IMUX19</td><td>PPC.TSTISOCMC405READDATAOUTI31</td></tr>
<tr><td>TCELL0:OUT.BEST0.TMIN</td><td>EMAC.EMAC0PHYTXD0</td></tr>
<tr><td>TCELL0:OUT.BEST1.TMIN</td><td>EMAC.EMAC0PHYTXD1</td></tr>
<tr><td>TCELL0:OUT.BEST2.TMIN</td><td>EMAC.EMAC0PHYTXD2</td></tr>
<tr><td>TCELL0:OUT.BEST3.TMIN</td><td>EMAC.EMAC0PHYTXD3</td></tr>
<tr><td>TCELL0:OUT.BEST4.TMIN</td><td>EMAC.EMAC0PHYTXCLK</td></tr>
<tr><td>TCELL0:OUT.BEST5.TMIN</td><td>EMAC.EMAC0PHYTXEN</td></tr>
<tr><td>TCELL0:OUT.BEST6.TMIN</td><td>EMAC.EMAC0PHYTXER</td></tr>
<tr><td>TCELL0:OUT.BEST7.TMIN</td><td>EMAC.EMAC0CLIENTTXSTATSVLD</td></tr>
<tr><td>TCELL0:OUT.SEC0.TMIN</td><td>EMAC.EMAC0CLIENTTXSTATSBYTEVLD</td></tr>
<tr><td>TCELL0:OUT.SEC1.TMIN</td><td>PPC.ISOCMDCRBRAMEVENEN</td></tr>
<tr><td>TCELL0:OUT.SEC2.TMIN</td><td>PPC.ISOCMDCRBRAMODDEN</td></tr>
<tr><td>TCELL0:OUT.SEC3.TMIN</td><td>PPC.ISOCMDCRBRAMRDSELECT</td></tr>
<tr><td>TCELL0:OUT.SEC4.TMIN</td><td>EMAC.EMAC0PHYMGTRXRESET</td></tr>
<tr><td>TCELL0:OUT.HALF.BOT0.TMIN</td><td>PPC.LSSDSCANOUT0</td></tr>
<tr><td>TCELL0:OUT.HALF.BOT1.TMIN</td><td>PPC.LSSDSCANOUT1</td></tr>
<tr><td>TCELL0:OUT.HALF.BOT2.TMIN</td><td>PPC.LSSDSCANOUT2</td></tr>
<tr><td>TCELL0:OUT.HALF.BOT3.TMIN</td><td>PPC.LSSDSCANOUT3</td></tr>
<tr><td>TCELL0:OUT.HALF.BOT4.TMIN</td><td>PPC.LSSDSCANOUT4</td></tr>
<tr><td>TCELL0:OUT.HALF.BOT5.TMIN</td><td>PPC.LSSDSCANOUT5</td></tr>
<tr><td>TCELL0:OUT.HALT.TOP0.TMIN</td><td>PPC.LSSDSCANOUT0</td></tr>
<tr><td>TCELL0:OUT.HALT.TOP1.TMIN</td><td>PPC.LSSDSCANOUT1</td></tr>
<tr><td>TCELL0:OUT.HALT.TOP2.TMIN</td><td>PPC.LSSDSCANOUT2</td></tr>
<tr><td>TCELL0:OUT.HALT.TOP3.TMIN</td><td>PPC.LSSDSCANOUT3</td></tr>
<tr><td>TCELL0:OUT.HALT.TOP4.TMIN</td><td>PPC.LSSDSCANOUT4</td></tr>
<tr><td>TCELL0:OUT.HALT.TOP5.TMIN</td><td>PPC.LSSDSCANOUT5</td></tr>
<tr><td>TCELL1:IMUX.SR0</td><td>EMAC.TIEEMAC0UNICASTADDR41</td></tr>
<tr><td>TCELL1:IMUX.SR1</td><td>EMAC.TIEEMAC0UNICASTADDR42</td></tr>
<tr><td>TCELL1:IMUX.SR2</td><td>EMAC.TIEEMAC0UNICASTADDR43</td></tr>
<tr><td>TCELL1:IMUX.SR3</td><td>EMAC.TIEEMAC0UNICASTADDR44</td></tr>
<tr><td>TCELL1:IMUX.CE0</td><td>EMAC.TIEEMAC0UNICASTADDR37</td></tr>
<tr><td>TCELL1:IMUX.CE1</td><td>EMAC.TIEEMAC0UNICASTADDR38</td></tr>
<tr><td>TCELL1:IMUX.CE2</td><td>EMAC.TIEEMAC0UNICASTADDR39</td></tr>
<tr><td>TCELL1:IMUX.CE3</td><td>EMAC.TIEEMAC0UNICASTADDR40</td></tr>
<tr><td>TCELL1:IMUX.IMUX0</td><td>EMAC.PHYEMAC0RXD4</td></tr>
<tr><td>TCELL1:IMUX.IMUX1</td><td>EMAC.PHYEMAC0RXD5</td></tr>
<tr><td>TCELL1:IMUX.IMUX2</td><td>EMAC.PHYEMAC0RXD6</td></tr>
<tr><td>TCELL1:IMUX.IMUX3</td><td>EMAC.PHYEMAC0RXD7</td></tr>
<tr><td>TCELL1:IMUX.IMUX4</td><td>EMAC.PHYEMAC0RXDV</td></tr>
<tr><td>TCELL1:IMUX.IMUX5</td><td>EMAC.PHYEMAC0RXER</td></tr>
<tr><td>TCELL1:IMUX.IMUX6</td><td>EMAC.PHYEMAC0RXCOMMADET</td></tr>
<tr><td>TCELL1:IMUX.IMUX7</td><td>EMAC.PHYEMAC0RXCHECKINGCRC</td></tr>
<tr><td>TCELL1:IMUX.IMUX8</td><td>EMAC.EMAC0TIBUS3</td></tr>
<tr><td>TCELL1:IMUX.IMUX9</td><td>EMAC.EMAC0TIBUS2</td></tr>
<tr><td>TCELL1:IMUX.IMUX10</td><td>EMAC.CLIENTEMAC0TXUNDERRUN</td></tr>
<tr><td>TCELL1:IMUX.IMUX11</td><td>EMAC.CLIENTEMAC0PAUSEREQ</td></tr>
<tr><td>TCELL1:IMUX.IMUX12</td><td>EMAC.CLIENTEMAC0TXDVLD</td></tr>
<tr><td>TCELL1:IMUX.IMUX13</td><td>EMAC.CLIENTEMAC0TXDVLDMSW</td></tr>
<tr><td>TCELL1:IMUX.IMUX14</td><td>EMAC.PHYEMAC0PHYAD0</td></tr>
<tr><td>TCELL1:IMUX.IMUX15</td><td>EMAC.PHYEMAC0PHYAD1</td></tr>
<tr><td>TCELL1:IMUX.IMUX16</td><td>PPC.TSTISOCMC405READDATAOUTI24</td></tr>
<tr><td>TCELL1:IMUX.IMUX17</td><td>PPC.TSTISOCMC405READDATAOUTI25</td></tr>
<tr><td>TCELL1:IMUX.IMUX18</td><td>PPC.TSTISOCMC405READDATAOUTI26</td></tr>
<tr><td>TCELL1:IMUX.IMUX19</td><td>PPC.TSTISOCMC405READDATAOUTI27</td></tr>
<tr><td>TCELL1:OUT.BEST0.TMIN</td><td>EMAC.EMAC0PHYTXD4</td></tr>
<tr><td>TCELL1:OUT.BEST1.TMIN</td><td>EMAC.EMAC0PHYTXD5</td></tr>
<tr><td>TCELL1:OUT.BEST2.TMIN</td><td>EMAC.EMAC0PHYTXD6</td></tr>
<tr><td>TCELL1:OUT.BEST3.TMIN</td><td>EMAC.EMAC0PHYTXD7</td></tr>
<tr><td>TCELL1:OUT.BEST4.TMIN</td><td>EMAC.EMAC0PHYTXCHARISK</td></tr>
<tr><td>TCELL1:OUT.BEST5.TMIN</td><td>EMAC.EMAC0CLIENTRXDVLDMSW</td></tr>
<tr><td>TCELL1:OUT.BEST6.TMIN</td><td>EMAC.EMAC0CLIENTRXDVLD</td></tr>
<tr><td>TCELL1:OUT.BEST7.TMIN</td><td>EMAC.EMAC0CLIENTRXSTATSVLD</td></tr>
<tr><td>TCELL1:OUT.SEC0.TMIN</td><td>EMAC.EMAC0CLIENTRXSTATS0</td></tr>
<tr><td>TCELL1:OUT.SEC1.TMIN</td><td>EMAC.EMAC0CLIENTRXSTATS1</td></tr>
<tr><td>TCELL1:OUT.SEC2.TMIN</td><td>EMAC.EMAC0CLIENTRXSTATS2</td></tr>
<tr><td>TCELL1:OUT.SEC3.TMIN</td><td>EMAC.EMAC0PHYMGTTXRESET</td></tr>
<tr><td>TCELL1:OUT.HALF.BOT0.TMIN</td><td>PPC.LSSDSCANOUT6</td></tr>
<tr><td>TCELL1:OUT.HALF.BOT1.TMIN</td><td>PPC.LSSDSCANOUT7</td></tr>
<tr><td>TCELL1:OUT.HALF.BOT2.TMIN</td><td>PPC.LSSDSCANOUT8</td></tr>
<tr><td>TCELL1:OUT.HALF.BOT3.TMIN</td><td>PPC.LSSDSCANOUT9</td></tr>
<tr><td>TCELL1:OUT.HALF.BOT4.TMIN</td><td>PPC.LSSDSCANOUT10</td></tr>
<tr><td>TCELL1:OUT.HALF.BOT5.TMIN</td><td>PPC.LSSDSCANOUT11</td></tr>
<tr><td>TCELL1:OUT.HALT.TOP0.TMIN</td><td>PPC.LSSDSCANOUT6</td></tr>
<tr><td>TCELL1:OUT.HALT.TOP1.TMIN</td><td>PPC.LSSDSCANOUT7</td></tr>
<tr><td>TCELL1:OUT.HALT.TOP2.TMIN</td><td>PPC.LSSDSCANOUT8</td></tr>
<tr><td>TCELL1:OUT.HALT.TOP3.TMIN</td><td>PPC.LSSDSCANOUT9</td></tr>
<tr><td>TCELL1:OUT.HALT.TOP4.TMIN</td><td>PPC.LSSDSCANOUT10</td></tr>
<tr><td>TCELL1:OUT.HALT.TOP5.TMIN</td><td>PPC.LSSDSCANOUT11</td></tr>
<tr><td>TCELL2:IMUX.SR0</td><td>EMAC.TIEEMAC0UNICASTADDR33</td></tr>
<tr><td>TCELL2:IMUX.SR1</td><td>EMAC.TIEEMAC0UNICASTADDR34</td></tr>
<tr><td>TCELL2:IMUX.SR2</td><td>EMAC.TIEEMAC0UNICASTADDR35</td></tr>
<tr><td>TCELL2:IMUX.SR3</td><td>EMAC.TIEEMAC0UNICASTADDR36</td></tr>
<tr><td>TCELL2:IMUX.CE0</td><td>EMAC.TIEEMAC0UNICASTADDR29</td></tr>
<tr><td>TCELL2:IMUX.CE1</td><td>EMAC.TIEEMAC0UNICASTADDR30</td></tr>
<tr><td>TCELL2:IMUX.CE2</td><td>EMAC.TIEEMAC0UNICASTADDR31</td></tr>
<tr><td>TCELL2:IMUX.CE3</td><td>EMAC.TIEEMAC0UNICASTADDR32</td></tr>
<tr><td>TCELL2:IMUX.IMUX0</td><td>EMAC.PHYEMAC0RXNOTINTABLE</td></tr>
<tr><td>TCELL2:IMUX.IMUX1</td><td>EMAC.PHYEMAC0RXDISPERR</td></tr>
<tr><td>TCELL2:IMUX.IMUX2</td><td>EMAC.PHYEMAC0RXCHARISK</td></tr>
<tr><td>TCELL2:IMUX.IMUX3</td><td>EMAC.PHYEMAC0RXCHARISCOMMA</td></tr>
<tr><td>TCELL2:IMUX.IMUX4</td><td>EMAC.PHYEMAC0RXLOSSOFSYNC0</td></tr>
<tr><td>TCELL2:IMUX.IMUX5</td><td>EMAC.PHYEMAC0RXLOSSOFSYNC1</td></tr>
<tr><td>TCELL2:IMUX.IMUX6</td><td>EMAC.PHYEMAC0RXBUFSTATUS0</td></tr>
<tr><td>TCELL2:IMUX.IMUX7</td><td>EMAC.PHYEMAC0RXBUFSTATUS1</td></tr>
<tr><td>TCELL2:IMUX.IMUX8</td><td>EMAC.CLIENTEMAC0TXD0</td></tr>
<tr><td>TCELL2:IMUX.IMUX9</td><td>EMAC.CLIENTEMAC0TXD1</td></tr>
<tr><td>TCELL2:IMUX.IMUX10</td><td>EMAC.CLIENTEMAC0TXD2</td></tr>
<tr><td>TCELL2:IMUX.IMUX11</td><td>EMAC.CLIENTEMAC0TXD3</td></tr>
<tr><td>TCELL2:IMUX.IMUX12</td><td>EMAC.TIEEMAC0UNICASTADDR28</td></tr>
<tr><td>TCELL2:IMUX.IMUX13</td><td>EMAC.TIEEMAC0UNICASTADDR19</td></tr>
<tr><td>TCELL2:IMUX.IMUX14</td><td>EMAC.RESET</td></tr>
<tr><td>TCELL2:IMUX.IMUX15</td><td>EMAC.PHYEMAC0SIGNALDET</td></tr>
<tr><td>TCELL2:IMUX.IMUX16</td><td>PPC.TSTISOCMC405READDATAOUTI20</td></tr>
<tr><td>TCELL2:IMUX.IMUX17</td><td>PPC.TSTISOCMC405READDATAOUTI21</td></tr>
<tr><td>TCELL2:IMUX.IMUX18</td><td>PPC.TSTISOCMC405READDATAOUTI22</td></tr>
<tr><td>TCELL2:IMUX.IMUX19</td><td>PPC.TSTISOCMC405READDATAOUTI23</td></tr>
<tr><td>TCELL2:OUT.BEST0.TMIN</td><td>EMAC.EMAC0CLIENTTXCLIENTCLKOUT</td></tr>
<tr><td>TCELL2:OUT.BEST1.TMIN</td><td>EMAC.EMAC0CLIENTRXSTATS3</td></tr>
<tr><td>TCELL2:OUT.BEST2.TMIN</td><td>EMAC.EMAC0CLIENTTXACK</td></tr>
<tr><td>TCELL2:OUT.BEST3.TMIN</td><td>EMAC.EMAC0CLIENTTXCOLLISION</td></tr>
<tr><td>TCELL2:OUT.BEST4.TMIN</td><td>EMAC.EMAC0CLIENTTXRETRANSMIT</td></tr>
<tr><td>TCELL2:OUT.BEST5.TMIN</td><td>EMAC.EMAC0CLIENTRXSTATSBYTEVLD</td></tr>
<tr><td>TCELL2:OUT.BEST6.TMIN</td><td>EMAC.HOSTMIIMRDY</td></tr>
<tr><td>TCELL2:OUT.BEST7.TMIN</td><td>PPC.DCREMACENABLER</td></tr>
<tr><td>TCELL2:OUT.SEC0.TMIN</td><td>PPC.TSTDCRC405DBUSINO28</td></tr>
<tr><td>TCELL2:OUT.SEC1.TMIN</td><td>PPC.TSTDCRC405DBUSINO29</td></tr>
<tr><td>TCELL2:OUT.SEC2.TMIN</td><td>PPC.TSTDCRC405DBUSINO30</td></tr>
<tr><td>TCELL2:OUT.SEC3.TMIN</td><td>PPC.TSTDCRC405DBUSINO31</td></tr>
<tr><td>TCELL2:OUT.HALF.BOT0.TMIN</td><td>PPC.LSSDSCANOUT12</td></tr>
<tr><td>TCELL2:OUT.HALF.BOT1.TMIN</td><td>PPC.LSSDSCANOUT13</td></tr>
<tr><td>TCELL2:OUT.HALF.BOT2.TMIN</td><td>PPC.LSSDSCANOUT14</td></tr>
<tr><td>TCELL2:OUT.HALF.BOT3.TMIN</td><td>PPC.LSSDSCANOUT15</td></tr>
<tr><td>TCELL2:OUT.HALT.TOP0.TMIN</td><td>PPC.LSSDSCANOUT12</td></tr>
<tr><td>TCELL2:OUT.HALT.TOP1.TMIN</td><td>PPC.LSSDSCANOUT13</td></tr>
<tr><td>TCELL2:OUT.HALT.TOP2.TMIN</td><td>PPC.LSSDSCANOUT14</td></tr>
<tr><td>TCELL2:OUT.HALT.TOP3.TMIN</td><td>PPC.LSSDSCANOUT15</td></tr>
<tr><td>TCELL3:IMUX.SR0</td><td>EMAC.TIEEMAC0UNICASTADDR24</td></tr>
<tr><td>TCELL3:IMUX.SR1</td><td>EMAC.TIEEMAC0UNICASTADDR25</td></tr>
<tr><td>TCELL3:IMUX.SR2</td><td>EMAC.TIEEMAC0UNICASTADDR26</td></tr>
<tr><td>TCELL3:IMUX.SR3</td><td>EMAC.TIEEMAC0UNICASTADDR27</td></tr>
<tr><td>TCELL3:IMUX.CE0</td><td>EMAC.TIEEMAC0UNICASTADDR20</td></tr>
<tr><td>TCELL3:IMUX.CE1</td><td>EMAC.TIEEMAC0UNICASTADDR21</td></tr>
<tr><td>TCELL3:IMUX.CE2</td><td>EMAC.TIEEMAC0UNICASTADDR22</td></tr>
<tr><td>TCELL3:IMUX.CE3</td><td>EMAC.TIEEMAC0UNICASTADDR23</td></tr>
<tr><td>TCELL3:IMUX.IMUX0</td><td>EMAC.CLIENTEMAC0TXFIRSTBYTE</td></tr>
<tr><td>TCELL3:IMUX.IMUX1</td><td>EMAC.PHYEMAC0RXCLKCORCNT0</td></tr>
<tr><td>TCELL3:IMUX.IMUX2</td><td>EMAC.PHYEMAC0RXRUNDISP</td></tr>
<tr><td>TCELL3:IMUX.IMUX3</td><td>EMAC.PHYEMAC0TXBUFERR</td></tr>
<tr><td>TCELL3:IMUX.IMUX4</td><td>EMAC.PHYEMAC0MDIN</td></tr>
<tr><td>TCELL3:IMUX.IMUX5</td><td>EMAC.CLIENTEMAC0TXD4</td></tr>
<tr><td>TCELL3:IMUX.IMUX6</td><td>EMAC.CLIENTEMAC0TXD5</td></tr>
<tr><td>TCELL3:IMUX.IMUX7</td><td>EMAC.CLIENTEMAC0TXD6</td></tr>
<tr><td>TCELL3:IMUX.IMUX8</td><td>EMAC.CLIENTEMAC0TXD7</td></tr>
<tr><td>TCELL3:IMUX.IMUX9</td><td>EMAC.TIEEMAC0CONFIGVEC64</td></tr>
<tr><td>TCELL3:IMUX.IMUX10</td><td>EMAC.TIEEMAC0CONFIGVEC65</td></tr>
<tr><td>TCELL3:IMUX.IMUX11</td><td>EMAC.TIEEMAC0CONFIGVEC66</td></tr>
<tr><td>TCELL3:IMUX.IMUX12</td><td>EMAC.TIEEMAC0CONFIGVEC67</td></tr>
<tr><td>TCELL3:IMUX.IMUX13</td><td>EMAC.TIEEMAC0CONFIGVEC68</td></tr>
<tr><td>TCELL3:IMUX.IMUX14</td><td>EMAC.TIEEMAC0CONFIGVEC69</td></tr>
<tr><td>TCELL3:IMUX.IMUX15</td><td>PPC.TSTISOCMC405READDATAOUTI16</td></tr>
<tr><td>TCELL3:IMUX.IMUX16</td><td>PPC.TSTISOCMC405READDATAOUTI17</td></tr>
<tr><td>TCELL3:IMUX.IMUX17</td><td>PPC.TSTISOCMC405READDATAOUTI18</td></tr>
<tr><td>TCELL3:IMUX.IMUX18</td><td>PPC.TSTISOCMC405READDATAOUTI19</td></tr>
<tr><td>TCELL3:OUT.BEST0.TMIN</td><td>EMAC.EMAC0PHYTXCHARDISPMODE</td></tr>
<tr><td>TCELL3:OUT.BEST1.TMIN</td><td>EMAC.EMAC0PHYTXCHARDISPVAL</td></tr>
<tr><td>TCELL3:OUT.BEST2.TMIN</td><td>EMAC.EMAC0CLIENTTXGMIIMIICLKOUT</td></tr>
<tr><td>TCELL3:OUT.BEST3.TMIN</td><td>EMAC.EMAC0PHYLOOPBACKMSB</td></tr>
<tr><td>TCELL3:OUT.BEST4.TMIN</td><td>EMAC.EMAC0CLIENTRXCLIENTCLKOUT</td></tr>
<tr><td>TCELL3:OUT.BEST5.TMIN</td><td>EMAC.EMAC0CLIENTRXFRAMEDROP</td></tr>
<tr><td>TCELL3:OUT.BEST6.TMIN</td><td>EMAC.EMAC0CLIENTRXGOODFRAME</td></tr>
<tr><td>TCELL3:OUT.BEST7.TMIN</td><td>EMAC.EMAC0CLIENTRXBADFRAME</td></tr>
<tr><td>TCELL3:OUT.SEC0.TMIN</td><td>PPC.TSTDCRC405DBUSINO24</td></tr>
<tr><td>TCELL3:OUT.SEC1.TMIN</td><td>PPC.TSTDCRC405DBUSINO25</td></tr>
<tr><td>TCELL3:OUT.SEC2.TMIN</td><td>PPC.TSTDCRC405DBUSINO26</td></tr>
<tr><td>TCELL3:OUT.SEC3.TMIN</td><td>PPC.TSTDCRC405DBUSINO27</td></tr>
<tr><td>TCELL3:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUWBBYTEENO0</td></tr>
<tr><td>TCELL3:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUWBBYTEENO1</td></tr>
<tr><td>TCELL3:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUWBBYTEENO2</td></tr>
<tr><td>TCELL3:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUWBBYTEENO3</td></tr>
<tr><td>TCELL3:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUWBBYTEENO0</td></tr>
<tr><td>TCELL3:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUWBBYTEENO1</td></tr>
<tr><td>TCELL3:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUWBBYTEENO2</td></tr>
<tr><td>TCELL3:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUWBBYTEENO3</td></tr>
<tr><td>TCELL4:IMUX.SR0</td><td>EMAC.TIEEMAC0UNICASTADDR15</td></tr>
<tr><td>TCELL4:IMUX.SR1</td><td>EMAC.TIEEMAC0UNICASTADDR16</td></tr>
<tr><td>TCELL4:IMUX.SR2</td><td>EMAC.TIEEMAC0UNICASTADDR17</td></tr>
<tr><td>TCELL4:IMUX.SR3</td><td>EMAC.TIEEMAC0UNICASTADDR18</td></tr>
<tr><td>TCELL4:IMUX.CE0</td><td>EMAC.TIEEMAC0UNICASTADDR11</td></tr>
<tr><td>TCELL4:IMUX.CE1</td><td>EMAC.TIEEMAC0UNICASTADDR12</td></tr>
<tr><td>TCELL4:IMUX.CE2</td><td>EMAC.TIEEMAC0UNICASTADDR13</td></tr>
<tr><td>TCELL4:IMUX.CE3</td><td>EMAC.TIEEMAC0UNICASTADDR14</td></tr>
<tr><td>TCELL4:IMUX.IMUX0</td><td>EMAC.CLIENTEMAC0TXD8</td></tr>
<tr><td>TCELL4:IMUX.IMUX1</td><td>EMAC.CLIENTEMAC0TXD9</td></tr>
<tr><td>TCELL4:IMUX.IMUX2</td><td>EMAC.CLIENTEMAC0TXD10</td></tr>
<tr><td>TCELL4:IMUX.IMUX3</td><td>EMAC.CLIENTEMAC0TXD11</td></tr>
<tr><td>TCELL4:IMUX.IMUX4</td><td>EMAC.CLIENTEMAC0TXIFGDELAY0</td></tr>
<tr><td>TCELL4:IMUX.IMUX5</td><td>EMAC.CLIENTEMAC0TXIFGDELAY1</td></tr>
<tr><td>TCELL4:IMUX.IMUX6</td><td>EMAC.CLIENTEMAC0TXIFGDELAY2</td></tr>
<tr><td>TCELL4:IMUX.IMUX7</td><td>EMAC.CLIENTEMAC0TXIFGDELAY3</td></tr>
<tr><td>TCELL4:IMUX.IMUX8</td><td>EMAC.CLIENTEMAC0PAUSEVAL0</td></tr>
<tr><td>TCELL4:IMUX.IMUX9</td><td>EMAC.CLIENTEMAC0PAUSEVAL1</td></tr>
<tr><td>TCELL4:IMUX.IMUX10</td><td>EMAC.CLIENTEMAC0PAUSEVAL2</td></tr>
<tr><td>TCELL4:IMUX.IMUX11</td><td>EMAC.CLIENTEMAC0PAUSEVAL3</td></tr>
<tr><td>TCELL4:IMUX.IMUX12</td><td>EMAC.TIEEMAC0CONFIGVEC70</td></tr>
<tr><td>TCELL4:IMUX.IMUX13</td><td>EMAC.TIEEMAC0CONFIGVEC71</td></tr>
<tr><td>TCELL4:IMUX.IMUX14</td><td>EMAC.TIEEMAC0CONFIGVEC72</td></tr>
<tr><td>TCELL4:IMUX.IMUX15</td><td>EMAC.EMAC0TIBUS4</td></tr>
<tr><td>TCELL4:IMUX.IMUX16</td><td>PPC.TSTISOCMC405READDATAOUTI12</td></tr>
<tr><td>TCELL4:IMUX.IMUX17</td><td>PPC.TSTISOCMC405READDATAOUTI13</td></tr>
<tr><td>TCELL4:IMUX.IMUX18</td><td>PPC.TSTISOCMC405READDATAOUTI14</td></tr>
<tr><td>TCELL4:IMUX.IMUX19</td><td>PPC.TSTISOCMC405READDATAOUTI15</td></tr>
<tr><td>TCELL4:OUT.BEST0.TMIN</td><td>EMAC.EMAC0CLIENTRXD0</td></tr>
<tr><td>TCELL4:OUT.BEST1.TMIN</td><td>EMAC.EMAC0CLIENTRXD1</td></tr>
<tr><td>TCELL4:OUT.BEST2.TMIN</td><td>EMAC.EMAC0CLIENTRXD2</td></tr>
<tr><td>TCELL4:OUT.BEST3.TMIN</td><td>EMAC.EMAC0CLIENTRXD3</td></tr>
<tr><td>TCELL4:OUT.BEST4.TMIN</td><td>EMAC.EMAC0CLIENTTXSTATS</td></tr>
<tr><td>TCELL4:OUT.BEST5.TMIN</td><td>EMAC.EMAC0CLIENTRXSTATS6</td></tr>
<tr><td>TCELL4:OUT.BEST6.TMIN</td><td>EMAC.EMAC0CLIENTRXSTATS4</td></tr>
<tr><td>TCELL4:OUT.BEST7.TMIN</td><td>EMAC.EMAC0CLIENTRXSTATS5</td></tr>
<tr><td>TCELL4:OUT.SEC0.TMIN</td><td>PPC.C405JTGSHIFTDR</td></tr>
<tr><td>TCELL4:OUT.SEC1.TMIN</td><td>PPC.C405JTGTDO</td></tr>
<tr><td>TCELL4:OUT.SEC2.TMIN</td><td>PPC.C405JTGTDOEN</td></tr>
<tr><td>TCELL4:OUT.SEC3.TMIN</td><td>PPC.C405JTGUPDATEDR</td></tr>
<tr><td>TCELL4:OUT.HALF.BOT0.TMIN</td><td>EMAC.TSTSOEMACO0</td></tr>
<tr><td>TCELL4:OUT.HALF.BOT1.TMIN</td><td>EMAC.TSTSOEMACO1</td></tr>
<tr><td>TCELL4:OUT.HALF.BOT2.TMIN</td><td>EMAC.TSTSOEMACO2</td></tr>
<tr><td>TCELL4:OUT.HALF.BOT3.TMIN</td><td>EMAC.TSTSOEMACO3</td></tr>
<tr><td>TCELL4:OUT.HALT.TOP0.TMIN</td><td>EMAC.TSTSOEMACO0</td></tr>
<tr><td>TCELL4:OUT.HALT.TOP1.TMIN</td><td>EMAC.TSTSOEMACO1</td></tr>
<tr><td>TCELL4:OUT.HALT.TOP2.TMIN</td><td>EMAC.TSTSOEMACO2</td></tr>
<tr><td>TCELL4:OUT.HALT.TOP3.TMIN</td><td>EMAC.TSTSOEMACO3</td></tr>
<tr><td>TCELL5:IMUX.SR0</td><td>EMAC.TIEEMAC0UNICASTADDR7</td></tr>
<tr><td>TCELL5:IMUX.SR1</td><td>EMAC.TIEEMAC0UNICASTADDR8</td></tr>
<tr><td>TCELL5:IMUX.SR2</td><td>EMAC.TIEEMAC0UNICASTADDR9</td></tr>
<tr><td>TCELL5:IMUX.SR3</td><td>EMAC.TIEEMAC0UNICASTADDR10</td></tr>
<tr><td>TCELL5:IMUX.CE0</td><td>EMAC.TIEEMAC0UNICASTADDR3</td></tr>
<tr><td>TCELL5:IMUX.CE1</td><td>EMAC.TIEEMAC0UNICASTADDR4</td></tr>
<tr><td>TCELL5:IMUX.CE2</td><td>EMAC.TIEEMAC0UNICASTADDR5</td></tr>
<tr><td>TCELL5:IMUX.CE3</td><td>EMAC.TIEEMAC0UNICASTADDR6</td></tr>
<tr><td>TCELL5:IMUX.IMUX0</td><td>EMAC.CLIENTEMAC0TXD12</td></tr>
<tr><td>TCELL5:IMUX.IMUX1</td><td>EMAC.CLIENTEMAC0TXD13</td></tr>
<tr><td>TCELL5:IMUX.IMUX2</td><td>EMAC.CLIENTEMAC0TXD14</td></tr>
<tr><td>TCELL5:IMUX.IMUX3</td><td>EMAC.CLIENTEMAC0TXD15</td></tr>
<tr><td>TCELL5:IMUX.IMUX4</td><td>EMAC.CLIENTEMAC0TXIFGDELAY4</td></tr>
<tr><td>TCELL5:IMUX.IMUX5</td><td>EMAC.CLIENTEMAC0TXIFGDELAY5</td></tr>
<tr><td>TCELL5:IMUX.IMUX6</td><td>EMAC.CLIENTEMAC0TXIFGDELAY6</td></tr>
<tr><td>TCELL5:IMUX.IMUX7</td><td>EMAC.CLIENTEMAC0TXIFGDELAY7</td></tr>
<tr><td>TCELL5:IMUX.IMUX8</td><td>EMAC.CLIENTEMAC0PAUSEVAL4</td></tr>
<tr><td>TCELL5:IMUX.IMUX9</td><td>EMAC.CLIENTEMAC0PAUSEVAL5</td></tr>
<tr><td>TCELL5:IMUX.IMUX10</td><td>EMAC.CLIENTEMAC0PAUSEVAL6</td></tr>
<tr><td>TCELL5:IMUX.IMUX11</td><td>EMAC.CLIENTEMAC0PAUSEVAL7</td></tr>
<tr><td>TCELL5:IMUX.IMUX12</td><td>EMAC.TIEEMAC0CONFIGVEC12</td></tr>
<tr><td>TCELL5:IMUX.IMUX13</td><td>EMAC.TIEEMAC0CONFIGVEC13</td></tr>
<tr><td>TCELL5:IMUX.IMUX14</td><td>EMAC.TIEEMAC0CONFIGVEC14</td></tr>
<tr><td>TCELL5:IMUX.IMUX15</td><td>EMAC.TIEEMAC0CONFIGVEC15</td></tr>
<tr><td>TCELL5:IMUX.IMUX16</td><td>PPC.TSTISOCMC405READDATAOUTI8</td></tr>
<tr><td>TCELL5:IMUX.IMUX17</td><td>PPC.TSTISOCMC405READDATAOUTI9</td></tr>
<tr><td>TCELL5:IMUX.IMUX18</td><td>PPC.TSTISOCMC405READDATAOUTI10</td></tr>
<tr><td>TCELL5:IMUX.IMUX19</td><td>PPC.TSTISOCMC405READDATAOUTI11</td></tr>
<tr><td>TCELL5:OUT.BEST0.TMIN</td><td>EMAC.EMAC0PHYSYNCACQSTATUS</td></tr>
<tr><td>TCELL5:OUT.BEST1.TMIN</td><td>EMAC.EMAC0PHYMCLKOUT</td></tr>
<tr><td>TCELL5:OUT.BEST2.TMIN</td><td>EMAC.EMAC0PHYMDTRI</td></tr>
<tr><td>TCELL5:OUT.BEST3.TMIN</td><td>EMAC.EMAC0PHYMDOUT</td></tr>
<tr><td>TCELL5:OUT.BEST4.TMIN</td><td>EMAC.EMAC0CLIENTRXD4</td></tr>
<tr><td>TCELL5:OUT.BEST5.TMIN</td><td>EMAC.EMAC0CLIENTRXD5</td></tr>
<tr><td>TCELL5:OUT.BEST6.TMIN</td><td>EMAC.EMAC0CLIENTRXD6</td></tr>
<tr><td>TCELL5:OUT.BEST7.TMIN</td><td>EMAC.EMAC0CLIENTRXD7</td></tr>
<tr><td>TCELL5:OUT.SEC0.TMIN</td><td>PPC.TSTDCRC405DBUSINO20</td></tr>
<tr><td>TCELL5:OUT.SEC1.TMIN</td><td>PPC.TSTDCRC405DBUSINO21</td></tr>
<tr><td>TCELL5:OUT.SEC2.TMIN</td><td>PPC.TSTDCRC405DBUSINO22</td></tr>
<tr><td>TCELL5:OUT.SEC3.TMIN</td><td>PPC.TSTDCRC405DBUSINO23</td></tr>
<tr><td>TCELL5:OUT.SEC4.TMIN</td><td>EMAC.EMAC0CLIENTRXDVREG6</td></tr>
<tr><td>TCELL5:OUT.HALF.BOT0.TMIN</td><td>PPC.DIAGOUT</td></tr>
<tr><td>TCELL5:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUWBFLUSHO</td></tr>
<tr><td>TCELL5:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUWBHOLDO</td></tr>
<tr><td>TCELL5:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUDCDFULLO</td></tr>
<tr><td>TCELL5:OUT.HALT.TOP0.TMIN</td><td>PPC.DIAGOUT</td></tr>
<tr><td>TCELL5:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUWBFLUSHO</td></tr>
<tr><td>TCELL5:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUWBHOLDO</td></tr>
<tr><td>TCELL5:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUDCDFULLO</td></tr>
<tr><td>TCELL6:IMUX.SR0</td><td>PPC.TIEDCRADDR4</td></tr>
<tr><td>TCELL6:IMUX.SR1</td><td>EMAC.TIEEMAC0UNICASTADDR0</td></tr>
<tr><td>TCELL6:IMUX.SR2</td><td>EMAC.TIEEMAC0UNICASTADDR1</td></tr>
<tr><td>TCELL6:IMUX.SR3</td><td>EMAC.TIEEMAC0UNICASTADDR2</td></tr>
<tr><td>TCELL6:IMUX.CLK0</td><td>EMAC.EMAC0TIBUS0</td></tr>
<tr><td>TCELL6:IMUX.CE0</td><td>PPC.TIEDCRADDR0</td></tr>
<tr><td>TCELL6:IMUX.CE1</td><td>PPC.TIEDCRADDR1</td></tr>
<tr><td>TCELL6:IMUX.CE2</td><td>PPC.TIEDCRADDR2</td></tr>
<tr><td>TCELL6:IMUX.CE3</td><td>PPC.TIEDCRADDR3</td></tr>
<tr><td>TCELL6:IMUX.IMUX0</td><td>EMAC.HOSTADDR0</td></tr>
<tr><td>TCELL6:IMUX.IMUX1</td><td>EMAC.HOSTADDR1</td></tr>
<tr><td>TCELL6:IMUX.IMUX2</td><td>EMAC.HOSTADDR2</td></tr>
<tr><td>TCELL6:IMUX.IMUX3</td><td>EMAC.HOSTADDR3</td></tr>
<tr><td>TCELL6:IMUX.IMUX4</td><td>EMAC.HOSTADDR4</td></tr>
<tr><td>TCELL6:IMUX.IMUX5</td><td>EMAC.HOSTADDR5</td></tr>
<tr><td>TCELL6:IMUX.IMUX6</td><td>EMAC.HOSTADDR6</td></tr>
<tr><td>TCELL6:IMUX.IMUX7</td><td>EMAC.HOSTADDR7</td></tr>
<tr><td>TCELL6:IMUX.IMUX8</td><td>EMAC.HOSTADDR8</td></tr>
<tr><td>TCELL6:IMUX.IMUX9</td><td>EMAC.HOSTADDR9</td></tr>
<tr><td>TCELL6:IMUX.IMUX10</td><td>EMAC.HOSTWRDATA0</td></tr>
<tr><td>TCELL6:IMUX.IMUX11</td><td>EMAC.HOSTWRDATA1</td></tr>
<tr><td>TCELL6:IMUX.IMUX12</td><td>EMAC.TIEEMAC0CONFIGVEC16</td></tr>
<tr><td>TCELL6:IMUX.IMUX13</td><td>EMAC.TIEEMAC0CONFIGVEC17</td></tr>
<tr><td>TCELL6:IMUX.IMUX14</td><td>EMAC.TIEEMAC0CONFIGVEC18</td></tr>
<tr><td>TCELL6:IMUX.IMUX15</td><td>EMAC.TIEEMAC0CONFIGVEC19</td></tr>
<tr><td>TCELL6:IMUX.IMUX16</td><td>PPC.TSTISOCMC405READDATAOUTI4</td></tr>
<tr><td>TCELL6:IMUX.IMUX17</td><td>PPC.TSTISOCMC405READDATAOUTI5</td></tr>
<tr><td>TCELL6:IMUX.IMUX18</td><td>PPC.TSTISOCMC405READDATAOUTI6</td></tr>
<tr><td>TCELL6:IMUX.IMUX19</td><td>PPC.TSTISOCMC405READDATAOUTI7</td></tr>
<tr><td>TCELL6:OUT.BEST0.TMIN</td><td>EMAC.HOSTRDDATA0</td></tr>
<tr><td>TCELL6:OUT.BEST1.TMIN</td><td>EMAC.HOSTRDDATA1</td></tr>
<tr><td>TCELL6:OUT.BEST2.TMIN</td><td>EMAC.HOSTRDDATA2</td></tr>
<tr><td>TCELL6:OUT.BEST3.TMIN</td><td>EMAC.EMAC0CLIENTRXD8</td></tr>
<tr><td>TCELL6:OUT.BEST4.TMIN</td><td>EMAC.EMAC0CLIENTRXD9</td></tr>
<tr><td>TCELL6:OUT.BEST5.TMIN</td><td>EMAC.EMAC0CLIENTRXD10</td></tr>
<tr><td>TCELL6:OUT.BEST6.TMIN</td><td>EMAC.EMAC0CLIENTRXD11</td></tr>
<tr><td>TCELL6:OUT.BEST7.TMIN</td><td>EMAC.HOSTRDDATA3</td></tr>
<tr><td>TCELL6:OUT.SEC0.TMIN</td><td>EMAC.HOSTRDDATA4</td></tr>
<tr><td>TCELL6:OUT.SEC1.TMIN</td><td>EMAC.HOSTRDDATA5</td></tr>
<tr><td>TCELL6:OUT.SEC2.TMIN</td><td>EMAC.HOSTRDDATA6</td></tr>
<tr><td>TCELL6:OUT.SEC3.TMIN</td><td>EMAC.HOSTRDDATA7</td></tr>
<tr><td>TCELL6:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405DSOCMBYTEENO0</td></tr>
<tr><td>TCELL6:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405DSOCMBYTEENO1</td></tr>
<tr><td>TCELL6:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405DSOCMBYTEENO2</td></tr>
<tr><td>TCELL6:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405DSOCMBYTEENO3</td></tr>
<tr><td>TCELL6:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405DSOCMXLTVALIDO</td></tr>
<tr><td>TCELL6:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405DSOCMABORTOPO</td></tr>
<tr><td>TCELL6:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405DSOCMABORTREQO</td></tr>
<tr><td>TCELL6:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405DSOCMLOADREQO</td></tr>
<tr><td>TCELL6:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405DSOCMBYTEENO0</td></tr>
<tr><td>TCELL6:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405DSOCMBYTEENO1</td></tr>
<tr><td>TCELL6:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405DSOCMBYTEENO2</td></tr>
<tr><td>TCELL6:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405DSOCMBYTEENO3</td></tr>
<tr><td>TCELL6:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405DSOCMXLTVALIDO</td></tr>
<tr><td>TCELL6:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405DSOCMABORTOPO</td></tr>
<tr><td>TCELL6:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405DSOCMABORTREQO</td></tr>
<tr><td>TCELL6:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405DSOCMLOADREQO</td></tr>
<tr><td>TCELL7:IMUX.SR0</td><td>EMAC.TIEEMAC1UNICASTADDR3</td></tr>
<tr><td>TCELL7:IMUX.SR1</td><td>EMAC.TIEEMAC1UNICASTADDR2</td></tr>
<tr><td>TCELL7:IMUX.SR2</td><td>EMAC.TIEEMAC1UNICASTADDR1</td></tr>
<tr><td>TCELL7:IMUX.SR3</td><td>EMAC.TIEEMAC1UNICASTADDR0</td></tr>
<tr><td>TCELL7:IMUX.CLK0</td><td>PPC.CPMDCRCLK</td></tr>
<tr><td>TCELL7:IMUX.CE0</td><td>PPC.TIEDCRADDR5</td></tr>
<tr><td>TCELL7:IMUX.CE1</td><td>PPC.TESTSELI</td></tr>
<tr><td>TCELL7:IMUX.CE2</td><td>EMAC.TIEEMAC0CONFIGVEC63</td></tr>
<tr><td>TCELL7:IMUX.CE3</td><td>PPC.TSTUSECPMCLKSELI</td></tr>
<tr><td>TCELL7:IMUX.IMUX0</td><td>EMAC.HOSTWRDATA2</td></tr>
<tr><td>TCELL7:IMUX.IMUX1</td><td>EMAC.HOSTWRDATA3</td></tr>
<tr><td>TCELL7:IMUX.IMUX2</td><td>EMAC.HOSTWRDATA4</td></tr>
<tr><td>TCELL7:IMUX.IMUX3</td><td>EMAC.HOSTWRDATA5</td></tr>
<tr><td>TCELL7:IMUX.IMUX4</td><td>EMAC.HOSTWRDATA6</td></tr>
<tr><td>TCELL7:IMUX.IMUX5</td><td>EMAC.HOSTWRDATA7</td></tr>
<tr><td>TCELL7:IMUX.IMUX6</td><td>EMAC.HOSTWRDATA8</td></tr>
<tr><td>TCELL7:IMUX.IMUX7</td><td>EMAC.HOSTWRDATA9</td></tr>
<tr><td>TCELL7:IMUX.IMUX8</td><td>EMAC.HOSTWRDATA10</td></tr>
<tr><td>TCELL7:IMUX.IMUX9</td><td>EMAC.HOSTWRDATA11</td></tr>
<tr><td>TCELL7:IMUX.IMUX10</td><td>EMAC.HOSTWRDATA12</td></tr>
<tr><td>TCELL7:IMUX.IMUX11</td><td>EMAC.HOSTWRDATA13</td></tr>
<tr><td>TCELL7:IMUX.IMUX12</td><td>EMAC.CLIENTEMAC0PAUSEVAL12</td></tr>
<tr><td>TCELL7:IMUX.IMUX13</td><td>EMAC.CLIENTEMAC0PAUSEVAL13</td></tr>
<tr><td>TCELL7:IMUX.IMUX14</td><td>EMAC.CLIENTEMAC0PAUSEVAL14</td></tr>
<tr><td>TCELL7:IMUX.IMUX15</td><td>EMAC.CLIENTEMAC0PAUSEVAL15</td></tr>
<tr><td>TCELL7:IMUX.IMUX16</td><td>PPC.TSTISOCMC405READDATAOUTI0</td></tr>
<tr><td>TCELL7:IMUX.IMUX17</td><td>PPC.TSTISOCMC405READDATAOUTI1</td></tr>
<tr><td>TCELL7:IMUX.IMUX18</td><td>PPC.TSTISOCMC405READDATAOUTI2</td></tr>
<tr><td>TCELL7:IMUX.IMUX19</td><td>PPC.TSTISOCMC405READDATAOUTI3</td></tr>
<tr><td>TCELL7:OUT.BEST0.TMIN</td><td>EMAC.HOSTRDDATA8</td></tr>
<tr><td>TCELL7:OUT.BEST1.TMIN</td><td>EMAC.HOSTRDDATA9</td></tr>
<tr><td>TCELL7:OUT.BEST2.TMIN</td><td>EMAC.HOSTRDDATA10</td></tr>
<tr><td>TCELL7:OUT.BEST3.TMIN</td><td>EMAC.HOSTRDDATA11</td></tr>
<tr><td>TCELL7:OUT.BEST4.TMIN</td><td>EMAC.EMAC0CLIENTRXD12</td></tr>
<tr><td>TCELL7:OUT.BEST5.TMIN</td><td>EMAC.EMAC0CLIENTRXD13</td></tr>
<tr><td>TCELL7:OUT.BEST6.TMIN</td><td>EMAC.EMAC0CLIENTRXD14</td></tr>
<tr><td>TCELL7:OUT.BEST7.TMIN</td><td>EMAC.EMAC0CLIENTRXD15</td></tr>
<tr><td>TCELL7:OUT.SEC0.TMIN</td><td>EMAC.HOSTRDDATA12</td></tr>
<tr><td>TCELL7:OUT.SEC1.TMIN</td><td>EMAC.HOSTRDDATA13</td></tr>
<tr><td>TCELL7:OUT.SEC2.TMIN</td><td>EMAC.HOSTRDDATA14</td></tr>
<tr><td>TCELL7:OUT.SEC3.TMIN</td><td>EMAC.HOSTRDDATA15</td></tr>
<tr><td>TCELL7:OUT.HALF.BOT0.TMIN</td><td>PPC.C405DSOCMCACHEABLE</td></tr>
<tr><td>TCELL7:OUT.HALF.BOT1.TMIN</td><td>PPC.C405DSOCMGUARDED</td></tr>
<tr><td>TCELL7:OUT.HALF.BOT2.TMIN</td><td>PPC.C405DSOCMSTRINGMULTIPLE</td></tr>
<tr><td>TCELL7:OUT.HALF.BOT3.TMIN</td><td>PPC.C405DSOCMU0ATTR</td></tr>
<tr><td>TCELL7:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUEXEWDCNTO0</td></tr>
<tr><td>TCELL7:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUEXEWDCNTO1</td></tr>
<tr><td>TCELL7:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUMSRFE0O</td></tr>
<tr><td>TCELL7:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUMSRFE1O</td></tr>
<tr><td>TCELL7:OUT.HALT.TOP0.TMIN</td><td>PPC.C405DSOCMCACHEABLE</td></tr>
<tr><td>TCELL7:OUT.HALT.TOP1.TMIN</td><td>PPC.C405DSOCMGUARDED</td></tr>
<tr><td>TCELL7:OUT.HALT.TOP2.TMIN</td><td>PPC.C405DSOCMSTRINGMULTIPLE</td></tr>
<tr><td>TCELL7:OUT.HALT.TOP3.TMIN</td><td>PPC.C405DSOCMU0ATTR</td></tr>
<tr><td>TCELL7:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUEXEWDCNTO0</td></tr>
<tr><td>TCELL7:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUEXEWDCNTO1</td></tr>
<tr><td>TCELL7:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUMSRFE0O</td></tr>
<tr><td>TCELL7:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUMSRFE1O</td></tr>
<tr><td>TCELL8:IMUX.SR0</td><td>EMAC.TIEEMAC0CONFIGVEC49</td></tr>
<tr><td>TCELL8:IMUX.SR1</td><td>EMAC.TIEEMAC0CONFIGVEC50</td></tr>
<tr><td>TCELL8:IMUX.SR2</td><td>EMAC.TIEEMAC0CONFIGVEC51</td></tr>
<tr><td>TCELL8:IMUX.SR3</td><td>EMAC.TIEEMAC0CONFIGVEC52</td></tr>
<tr><td>TCELL8:IMUX.CLK0</td><td>EMAC.EMAC0TIBUS1</td></tr>
<tr><td>TCELL8:IMUX.CE0</td><td>PPC.TIEPVRBIT28</td></tr>
<tr><td>TCELL8:IMUX.CE1</td><td>PPC.TIEPVRBIT29</td></tr>
<tr><td>TCELL8:IMUX.CE2</td><td>PPC.TIEPVRBIT30</td></tr>
<tr><td>TCELL8:IMUX.CE3</td><td>PPC.TIEPVRBIT31</td></tr>
<tr><td>TCELL8:IMUX.IMUX0</td><td>PPC.EXTDCRDBUSIN28</td></tr>
<tr><td>TCELL8:IMUX.IMUX1</td><td>PPC.EXTDCRDBUSIN29</td></tr>
<tr><td>TCELL8:IMUX.IMUX2</td><td>PPC.EXTDCRDBUSIN30</td></tr>
<tr><td>TCELL8:IMUX.IMUX3</td><td>PPC.EXTDCRDBUSIN31</td></tr>
<tr><td>TCELL8:IMUX.IMUX4</td><td>EMAC.CLIENTEMAC0PAUSEVAL8</td></tr>
<tr><td>TCELL8:IMUX.IMUX5</td><td>EMAC.CLIENTEMAC0PAUSEVAL9</td></tr>
<tr><td>TCELL8:IMUX.IMUX6</td><td>EMAC.CLIENTEMAC0PAUSEVAL10</td></tr>
<tr><td>TCELL8:IMUX.IMUX7</td><td>EMAC.CLIENTEMAC0PAUSEVAL11</td></tr>
<tr><td>TCELL8:IMUX.IMUX8</td><td>EMAC.PHYEMAC0RXCLKCORCNT1</td></tr>
<tr><td>TCELL8:IMUX.IMUX9</td><td>EMAC.PHYEMAC0RXCLKCORCNT2</td></tr>
<tr><td>TCELL8:IMUX.IMUX10</td><td>EMAC.PHYEMAC0RXBUFERR</td></tr>
<tr><td>TCELL8:IMUX.IMUX11</td><td>PPC.CPMC405PLBSAMPLECYCLEALT</td></tr>
<tr><td>TCELL8:IMUX.IMUX12</td><td>PPC.CPMC405PLBSYNCCLOCK</td></tr>
<tr><td>TCELL8:IMUX.IMUX13</td><td>PPC.TSTC405ISOCMABUSI25</td></tr>
<tr><td>TCELL8:IMUX.IMUX14</td><td>PPC.TSTC405ISOCMABUSI26</td></tr>
<tr><td>TCELL8:IMUX.IMUX15</td><td>PPC.TSTC405ISOCMABUSI27</td></tr>
<tr><td>TCELL8:IMUX.IMUX16</td><td>PPC.TSTC405ISOCMABUSI28</td></tr>
<tr><td>TCELL8:IMUX.IMUX17</td><td>PPC.TSTC405ISOCMABUSI29</td></tr>
<tr><td>TCELL8:OUT.BEST0.TMIN</td><td>PPC.EXTDCRDBUSOUT28</td></tr>
<tr><td>TCELL8:OUT.BEST1.TMIN</td><td>PPC.EXTDCRDBUSOUT29</td></tr>
<tr><td>TCELL8:OUT.BEST2.TMIN</td><td>PPC.EXTDCRDBUSOUT30</td></tr>
<tr><td>TCELL8:OUT.BEST3.TMIN</td><td>PPC.EXTDCRDBUSOUT31</td></tr>
<tr><td>TCELL8:OUT.BEST4.TMIN</td><td>PPC.C405DBGWBIAR28</td></tr>
<tr><td>TCELL8:OUT.BEST5.TMIN</td><td>PPC.C405DBGWBIAR29</td></tr>
<tr><td>TCELL8:OUT.BEST6.TMIN</td><td>PPC.C405DBGWBFULL</td></tr>
<tr><td>TCELL8:OUT.BEST7.TMIN</td><td>PPC.C405CPMCORESLEEPREQ</td></tr>
<tr><td>TCELL8:OUT.SEC0.TMIN</td><td>PPC.C405CPMMSRCE</td></tr>
<tr><td>TCELL8:OUT.SEC1.TMIN</td><td>PPC.C405CPMMSREE</td></tr>
<tr><td>TCELL8:OUT.SEC2.TMIN</td><td>PPC.C405CPMTIMERIRQ</td></tr>
<tr><td>TCELL8:OUT.SEC3.TMIN</td><td>PPC.C405CPMTIMERRESETREQ</td></tr>
<tr><td>TCELL8:OUT.SEC4.TMIN</td><td>EMAC.EMAC0CLIENTANINTERRUPT</td></tr>
<tr><td>TCELL8:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO60</td></tr>
<tr><td>TCELL8:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO61</td></tr>
<tr><td>TCELL8:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO62</td></tr>
<tr><td>TCELL8:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO63</td></tr>
<tr><td>TCELL8:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO28</td></tr>
<tr><td>TCELL8:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO29</td></tr>
<tr><td>TCELL8:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO30</td></tr>
<tr><td>TCELL8:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO31</td></tr>
<tr><td>TCELL8:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO60</td></tr>
<tr><td>TCELL8:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO61</td></tr>
<tr><td>TCELL8:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO62</td></tr>
<tr><td>TCELL8:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO63</td></tr>
<tr><td>TCELL8:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO28</td></tr>
<tr><td>TCELL8:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO29</td></tr>
<tr><td>TCELL8:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO30</td></tr>
<tr><td>TCELL8:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO31</td></tr>
<tr><td>TCELL9:IMUX.SR0</td><td>EMAC.TIEEMAC0CONFIGVEC53</td></tr>
<tr><td>TCELL9:IMUX.SR1</td><td>EMAC.TIEEMAC0CONFIGVEC54</td></tr>
<tr><td>TCELL9:IMUX.SR2</td><td>EMAC.TIEEMAC0CONFIGVEC55</td></tr>
<tr><td>TCELL9:IMUX.SR3</td><td>EMAC.TIEEMAC0CONFIGVEC56</td></tr>
<tr><td>TCELL9:IMUX.CLK0</td><td>EMAC.PHYEMAC0MCLKIN</td></tr>
<tr><td>TCELL9:IMUX.CE0</td><td>PPC.LSSDSCANIN0</td></tr>
<tr><td>TCELL9:IMUX.CE1</td><td>PPC.LSSDSCANIN1</td></tr>
<tr><td>TCELL9:IMUX.CE2</td><td>PPC.LSSDSCANIN2</td></tr>
<tr><td>TCELL9:IMUX.CE3</td><td>PPC.LSSDSCANIN3</td></tr>
<tr><td>TCELL9:IMUX.IMUX0</td><td>PPC.EXTDCRDBUSIN24</td></tr>
<tr><td>TCELL9:IMUX.IMUX1</td><td>PPC.EXTDCRDBUSIN25</td></tr>
<tr><td>TCELL9:IMUX.IMUX2</td><td>PPC.EXTDCRDBUSIN26</td></tr>
<tr><td>TCELL9:IMUX.IMUX3</td><td>PPC.EXTDCRDBUSIN27</td></tr>
<tr><td>TCELL9:IMUX.IMUX4</td><td>PPC.RSTC405RESETCORE</td></tr>
<tr><td>TCELL9:IMUX.IMUX5</td><td>PPC.RSTC405RESETCHIP</td></tr>
<tr><td>TCELL9:IMUX.IMUX6</td><td>PPC.RSTC405RESETSYS</td></tr>
<tr><td>TCELL9:IMUX.IMUX7</td><td>PPC.TIEC405CLOCKENABLE</td></tr>
<tr><td>TCELL9:IMUX.IMUX8</td><td>PPC.TIEC405DUTYENABLE</td></tr>
<tr><td>TCELL9:IMUX.IMUX9</td><td>EMAC.TIEEMAC0CONFIGVEC73</td></tr>
<tr><td>TCELL9:IMUX.IMUX10</td><td>EMAC.TIEEMAC0CONFIGVEC74</td></tr>
<tr><td>TCELL9:IMUX.IMUX11</td><td>EMAC.TIEEMAC0CONFIGVEC75</td></tr>
<tr><td>TCELL9:IMUX.IMUX12</td><td>EMAC.TIEEMAC0CONFIGVEC76</td></tr>
<tr><td>TCELL9:IMUX.IMUX13</td><td>PPC.LSSDCE1C1</td></tr>
<tr><td>TCELL9:IMUX.IMUX14</td><td>PPC.LSSDCE1CA1</td></tr>
<tr><td>TCELL9:IMUX.IMUX15</td><td>PPC.TSTC405ISOCMABUSI20</td></tr>
<tr><td>TCELL9:IMUX.IMUX16</td><td>PPC.TSTC405ISOCMABUSI21</td></tr>
<tr><td>TCELL9:IMUX.IMUX17</td><td>PPC.TSTC405ISOCMABUSI22</td></tr>
<tr><td>TCELL9:IMUX.IMUX18</td><td>PPC.TSTC405ISOCMABUSI23</td></tr>
<tr><td>TCELL9:IMUX.IMUX19</td><td>PPC.TSTC405ISOCMABUSI24</td></tr>
<tr><td>TCELL9:OUT.BEST0.TMIN</td><td>PPC.EXTDCRDBUSOUT24</td></tr>
<tr><td>TCELL9:OUT.BEST1.TMIN</td><td>PPC.EXTDCRDBUSOUT25</td></tr>
<tr><td>TCELL9:OUT.BEST2.TMIN</td><td>PPC.EXTDCRDBUSOUT26</td></tr>
<tr><td>TCELL9:OUT.BEST3.TMIN</td><td>PPC.EXTDCRDBUSOUT27</td></tr>
<tr><td>TCELL9:OUT.BEST4.TMIN</td><td>PPC.C405DBGWBIAR24</td></tr>
<tr><td>TCELL9:OUT.BEST5.TMIN</td><td>PPC.C405DBGWBIAR25</td></tr>
<tr><td>TCELL9:OUT.BEST6.TMIN</td><td>PPC.C405DBGWBIAR26</td></tr>
<tr><td>TCELL9:OUT.BEST7.TMIN</td><td>PPC.C405DBGWBIAR27</td></tr>
<tr><td>TCELL9:OUT.SEC0.TMIN</td><td>PPC.C405XXXMACHINECHECK</td></tr>
<tr><td>TCELL9:OUT.SEC1.TMIN</td><td>PPC.C405RSTCHIPRESETREQ</td></tr>
<tr><td>TCELL9:OUT.SEC2.TMIN</td><td>PPC.C405RSTCORERESETREQ</td></tr>
<tr><td>TCELL9:OUT.SEC3.TMIN</td><td>PPC.C405RSTSYSRESETREQ</td></tr>
<tr><td>TCELL9:OUT.SEC4.TMIN</td><td>EMAC.EMAC0PHYENCOMMAALIGN</td></tr>
<tr><td>TCELL9:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO56</td></tr>
<tr><td>TCELL9:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO57</td></tr>
<tr><td>TCELL9:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO58</td></tr>
<tr><td>TCELL9:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO59</td></tr>
<tr><td>TCELL9:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO24</td></tr>
<tr><td>TCELL9:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO25</td></tr>
<tr><td>TCELL9:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO26</td></tr>
<tr><td>TCELL9:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO27</td></tr>
<tr><td>TCELL9:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO56</td></tr>
<tr><td>TCELL9:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO57</td></tr>
<tr><td>TCELL9:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO58</td></tr>
<tr><td>TCELL9:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO59</td></tr>
<tr><td>TCELL9:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO24</td></tr>
<tr><td>TCELL9:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO25</td></tr>
<tr><td>TCELL9:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO26</td></tr>
<tr><td>TCELL9:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO27</td></tr>
<tr><td>TCELL10:IMUX.SR0</td><td>EMAC.TIEEMAC0CONFIGVEC57</td></tr>
<tr><td>TCELL10:IMUX.SR1</td><td>EMAC.TIEEMAC0CONFIGVEC58</td></tr>
<tr><td>TCELL10:IMUX.SR2</td><td>EMAC.TIEEMAC0CONFIGVEC59</td></tr>
<tr><td>TCELL10:IMUX.SR3</td><td>EMAC.TIEEMAC0CONFIGVEC60</td></tr>
<tr><td>TCELL10:IMUX.CLK0</td><td>EMAC.CLIENTEMAC0RXCLIENTCLKIN</td></tr>
<tr><td>TCELL10:IMUX.CE0</td><td>PPC.LSSDSCANIN4</td></tr>
<tr><td>TCELL10:IMUX.CE1</td><td>PPC.LSSDSCANIN5</td></tr>
<tr><td>TCELL10:IMUX.CE2</td><td>PPC.LSSDSCANIN6</td></tr>
<tr><td>TCELL10:IMUX.CE3</td><td>PPC.LSSDSCANIN7</td></tr>
<tr><td>TCELL10:IMUX.IMUX0</td><td>PPC.EXTDCRDBUSIN20</td></tr>
<tr><td>TCELL10:IMUX.IMUX1</td><td>PPC.EXTDCRDBUSIN21</td></tr>
<tr><td>TCELL10:IMUX.IMUX2</td><td>PPC.EXTDCRDBUSIN22</td></tr>
<tr><td>TCELL10:IMUX.IMUX3</td><td>PPC.EXTDCRDBUSIN23</td></tr>
<tr><td>TCELL10:IMUX.IMUX4</td><td>EMAC.CLIENTEMAC0DCMLOCKED</td></tr>
<tr><td>TCELL10:IMUX.IMUX5</td><td>EMAC.TIEEMAC0CONFIGVEC77</td></tr>
<tr><td>TCELL10:IMUX.IMUX6</td><td>EMAC.TIEEMAC0CONFIGVEC78</td></tr>
<tr><td>TCELL10:IMUX.IMUX7</td><td>EMAC.TIEEMAC0CONFIGVEC79</td></tr>
<tr><td>TCELL10:IMUX.IMUX8</td><td>EMAC.TIEEMAC0CONFIGVEC61</td></tr>
<tr><td>TCELL10:IMUX.IMUX9</td><td>EMAC.TIEEMAC0CONFIGVEC62</td></tr>
<tr><td>TCELL10:IMUX.IMUX10</td><td>EMAC.TSTSIEMACI6</td></tr>
<tr><td>TCELL10:IMUX.IMUX11</td><td>PPC.TSTCPUCLKENI</td></tr>
<tr><td>TCELL10:IMUX.IMUX12</td><td>PPC.TSTCLKINACTI</td></tr>
<tr><td>TCELL10:IMUX.IMUX13</td><td>PPC.TSTTIMERENI</td></tr>
<tr><td>TCELL10:IMUX.IMUX14</td><td>PPC.TSTJTAGENI</td></tr>
<tr><td>TCELL10:IMUX.IMUX15</td><td>PPC.TSTRESETCOREI</td></tr>
<tr><td>TCELL10:IMUX.IMUX16</td><td>PPC.TSTC405ISOCMABUSI16</td></tr>
<tr><td>TCELL10:IMUX.IMUX17</td><td>PPC.TSTC405ISOCMABUSI17</td></tr>
<tr><td>TCELL10:IMUX.IMUX18</td><td>PPC.TSTC405ISOCMABUSI18</td></tr>
<tr><td>TCELL10:IMUX.IMUX19</td><td>PPC.TSTC405ISOCMABUSI19</td></tr>
<tr><td>TCELL10:OUT.BEST0.TMIN</td><td>PPC.EXTDCRDBUSOUT20</td></tr>
<tr><td>TCELL10:OUT.BEST1.TMIN</td><td>PPC.EXTDCRDBUSOUT21</td></tr>
<tr><td>TCELL10:OUT.BEST2.TMIN</td><td>PPC.EXTDCRDBUSOUT22</td></tr>
<tr><td>TCELL10:OUT.BEST3.TMIN</td><td>PPC.EXTDCRDBUSOUT23</td></tr>
<tr><td>TCELL10:OUT.BEST4.TMIN</td><td>PPC.C405DBGWBIAR20</td></tr>
<tr><td>TCELL10:OUT.BEST5.TMIN</td><td>PPC.C405DBGWBIAR21</td></tr>
<tr><td>TCELL10:OUT.BEST6.TMIN</td><td>PPC.C405DBGWBIAR22</td></tr>
<tr><td>TCELL10:OUT.BEST7.TMIN</td><td>PPC.C405DBGWBIAR23</td></tr>
<tr><td>TCELL10:OUT.SEC0.TMIN</td><td>PPC.TSTDCRC405DBUSINO16</td></tr>
<tr><td>TCELL10:OUT.SEC1.TMIN</td><td>PPC.TSTDCRC405DBUSINO17</td></tr>
<tr><td>TCELL10:OUT.SEC2.TMIN</td><td>PPC.TSTDCRC405DBUSINO18</td></tr>
<tr><td>TCELL10:OUT.SEC3.TMIN</td><td>PPC.TSTDCRC405DBUSINO19</td></tr>
<tr><td>TCELL10:OUT.SEC4.TMIN</td><td>EMAC.EMAC0PHYPOWERDOWN</td></tr>
<tr><td>TCELL10:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO52</td></tr>
<tr><td>TCELL10:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO53</td></tr>
<tr><td>TCELL10:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO54</td></tr>
<tr><td>TCELL10:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO55</td></tr>
<tr><td>TCELL10:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO20</td></tr>
<tr><td>TCELL10:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO21</td></tr>
<tr><td>TCELL10:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO22</td></tr>
<tr><td>TCELL10:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO23</td></tr>
<tr><td>TCELL10:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO52</td></tr>
<tr><td>TCELL10:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO53</td></tr>
<tr><td>TCELL10:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO54</td></tr>
<tr><td>TCELL10:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO55</td></tr>
<tr><td>TCELL10:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO20</td></tr>
<tr><td>TCELL10:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO21</td></tr>
<tr><td>TCELL10:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO22</td></tr>
<tr><td>TCELL10:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO23</td></tr>
<tr><td>TCELL11:IMUX.SR0</td><td>PPC.BISTCE0LOADIN</td></tr>
<tr><td>TCELL11:IMUX.SR1</td><td>PPC.C405TESTRESERVE1</td></tr>
<tr><td>TCELL11:IMUX.SR2</td><td>PPC.C405TESTRESERVE2</td></tr>
<tr><td>TCELL11:IMUX.SR3</td><td>EMAC.TIEEMAC1CONFIGVEC61</td></tr>
<tr><td>TCELL11:IMUX.CLK0</td><td>EMAC.CLIENTEMAC0TXGMIIMIICLKIN</td></tr>
<tr><td>TCELL11:IMUX.CE0</td><td>PPC.LSSDSCANIN8</td></tr>
<tr><td>TCELL11:IMUX.CE1</td><td>PPC.LSSDSCANIN9</td></tr>
<tr><td>TCELL11:IMUX.CE2</td><td>PPC.LSSDSCANIN10</td></tr>
<tr><td>TCELL11:IMUX.CE3</td><td>PPC.LSSDSCANIN11</td></tr>
<tr><td>TCELL11:IMUX.IMUX0</td><td>PPC.EXTDCRDBUSIN16</td></tr>
<tr><td>TCELL11:IMUX.IMUX1</td><td>PPC.EXTDCRDBUSIN17</td></tr>
<tr><td>TCELL11:IMUX.IMUX2</td><td>PPC.EXTDCRDBUSIN18</td></tr>
<tr><td>TCELL11:IMUX.IMUX3</td><td>PPC.EXTDCRDBUSIN19</td></tr>
<tr><td>TCELL11:IMUX.IMUX4</td><td>PPC.CPMC405SYNCBYPASS</td></tr>
<tr><td>TCELL11:IMUX.IMUX5</td><td>PPC.TSTC405DSOCMABUSI12</td></tr>
<tr><td>TCELL11:IMUX.IMUX6</td><td>PPC.TSTC405DSOCMABUSI13</td></tr>
<tr><td>TCELL11:IMUX.IMUX7</td><td>PPC.TSTC405DSOCMABUSI14</td></tr>
<tr><td>TCELL11:IMUX.IMUX8</td><td>PPC.TSTC405DSOCMABUSI15</td></tr>
<tr><td>TCELL11:IMUX.IMUX9</td><td>PPC.TSTRESETCHIPI</td></tr>
<tr><td>TCELL11:IMUX.IMUX10</td><td>PPC.TSTRESETSYSI</td></tr>
<tr><td>TCELL11:IMUX.IMUX11</td><td>PPC.TSTC405ISOCMABUSI12</td></tr>
<tr><td>TCELL11:IMUX.IMUX12</td><td>PPC.TSTC405ISOCMABUSI13</td></tr>
<tr><td>TCELL11:IMUX.IMUX13</td><td>PPC.TSTC405ISOCMABUSI14</td></tr>
<tr><td>TCELL11:IMUX.IMUX14</td><td>PPC.TSTC405ISOCMABUSI15</td></tr>
<tr><td>TCELL11:OUT.BEST0.TMIN</td><td>PPC.EXTDCRDBUSOUT16</td></tr>
<tr><td>TCELL11:OUT.BEST1.TMIN</td><td>PPC.EXTDCRDBUSOUT17</td></tr>
<tr><td>TCELL11:OUT.BEST2.TMIN</td><td>PPC.EXTDCRDBUSOUT18</td></tr>
<tr><td>TCELL11:OUT.BEST3.TMIN</td><td>PPC.EXTDCRDBUSOUT19</td></tr>
<tr><td>TCELL11:OUT.BEST4.TMIN</td><td>PPC.C405DBGWBIAR16</td></tr>
<tr><td>TCELL11:OUT.BEST5.TMIN</td><td>PPC.C405DBGWBIAR17</td></tr>
<tr><td>TCELL11:OUT.BEST6.TMIN</td><td>PPC.C405DBGWBIAR18</td></tr>
<tr><td>TCELL11:OUT.BEST7.TMIN</td><td>PPC.C405DBGWBIAR19</td></tr>
<tr><td>TCELL11:OUT.SEC0.TMIN</td><td>PPC.TSTDCRC405DBUSINO12</td></tr>
<tr><td>TCELL11:OUT.SEC1.TMIN</td><td>PPC.TSTDCRC405DBUSINO13</td></tr>
<tr><td>TCELL11:OUT.SEC2.TMIN</td><td>PPC.TSTDCRC405DBUSINO14</td></tr>
<tr><td>TCELL11:OUT.SEC3.TMIN</td><td>PPC.TSTDCRC405DBUSINO15</td></tr>
<tr><td>TCELL11:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO48</td></tr>
<tr><td>TCELL11:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO49</td></tr>
<tr><td>TCELL11:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO50</td></tr>
<tr><td>TCELL11:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO51</td></tr>
<tr><td>TCELL11:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO16</td></tr>
<tr><td>TCELL11:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO17</td></tr>
<tr><td>TCELL11:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO18</td></tr>
<tr><td>TCELL11:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO19</td></tr>
<tr><td>TCELL11:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO48</td></tr>
<tr><td>TCELL11:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO49</td></tr>
<tr><td>TCELL11:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO50</td></tr>
<tr><td>TCELL11:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO51</td></tr>
<tr><td>TCELL11:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO16</td></tr>
<tr><td>TCELL11:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO17</td></tr>
<tr><td>TCELL11:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO18</td></tr>
<tr><td>TCELL11:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO19</td></tr>
<tr><td>TCELL12:IMUX.SR0</td><td>EMAC.TIEEMAC1CONFIGVEC60</td></tr>
<tr><td>TCELL12:IMUX.SR1</td><td>EMAC.TIEEMAC1CONFIGVEC59</td></tr>
<tr><td>TCELL12:IMUX.SR2</td><td>EMAC.TIEEMAC1CONFIGVEC58</td></tr>
<tr><td>TCELL12:IMUX.SR3</td><td>EMAC.TIEEMAC1CONFIGVEC57</td></tr>
<tr><td>TCELL12:IMUX.CLK0</td><td>EMAC.CLIENTEMAC0TXCLIENTCLKIN</td></tr>
<tr><td>TCELL12:IMUX.CE0</td><td>PPC.LSSDSCANIN12</td></tr>
<tr><td>TCELL12:IMUX.CE1</td><td>PPC.LSSDSCANIN13</td></tr>
<tr><td>TCELL12:IMUX.CE2</td><td>PPC.LSSDSCANIN14</td></tr>
<tr><td>TCELL12:IMUX.CE3</td><td>PPC.LSSDSCANIN15</td></tr>
<tr><td>TCELL12:IMUX.IMUX0</td><td>PPC.EXTDCRDBUSIN12</td></tr>
<tr><td>TCELL12:IMUX.IMUX1</td><td>PPC.EXTDCRDBUSIN13</td></tr>
<tr><td>TCELL12:IMUX.IMUX2</td><td>PPC.EXTDCRDBUSIN14</td></tr>
<tr><td>TCELL12:IMUX.IMUX3</td><td>PPC.EXTDCRDBUSIN15</td></tr>
<tr><td>TCELL12:IMUX.IMUX4</td><td>EMAC.TIEEMAC1CONFIGVEC62</td></tr>
<tr><td>TCELL12:IMUX.IMUX5</td><td>PPC.LSSDCE1CRAM</td></tr>
<tr><td>TCELL12:IMUX.IMUX6</td><td>PPC.LSSDCE1C3BIST</td></tr>
<tr><td>TCELL12:IMUX.IMUX7</td><td>PPC.CPMC405PLBSAMPLECYCLE</td></tr>
<tr><td>TCELL12:IMUX.IMUX8</td><td>PPC.TSTC405DSOCMABUSI8</td></tr>
<tr><td>TCELL12:IMUX.IMUX9</td><td>PPC.TSTC405DSOCMABUSI9</td></tr>
<tr><td>TCELL12:IMUX.IMUX10</td><td>PPC.TSTC405DSOCMABUSI10</td></tr>
<tr><td>TCELL12:IMUX.IMUX11</td><td>PPC.TSTC405DSOCMABUSI11</td></tr>
<tr><td>TCELL12:IMUX.IMUX12</td><td>PPC.TSTC405ISOCMABUSI8</td></tr>
<tr><td>TCELL12:IMUX.IMUX13</td><td>PPC.TSTC405ISOCMABUSI9</td></tr>
<tr><td>TCELL12:IMUX.IMUX14</td><td>PPC.TSTC405ISOCMABUSI10</td></tr>
<tr><td>TCELL12:IMUX.IMUX15</td><td>PPC.TSTC405ISOCMABUSI11</td></tr>
<tr><td>TCELL12:OUT.BEST0.TMIN</td><td>PPC.EXTDCRDBUSOUT12</td></tr>
<tr><td>TCELL12:OUT.BEST1.TMIN</td><td>PPC.EXTDCRDBUSOUT13</td></tr>
<tr><td>TCELL12:OUT.BEST2.TMIN</td><td>PPC.EXTDCRDBUSOUT14</td></tr>
<tr><td>TCELL12:OUT.BEST3.TMIN</td><td>PPC.EXTDCRDBUSOUT15</td></tr>
<tr><td>TCELL12:OUT.BEST4.TMIN</td><td>PPC.EXTDCRREAD</td></tr>
<tr><td>TCELL12:OUT.BEST5.TMIN</td><td>PPC.EXTDCRWRITE</td></tr>
<tr><td>TCELL12:OUT.BEST6.TMIN</td><td>PPC.C405DBGMSRWE</td></tr>
<tr><td>TCELL12:OUT.BEST7.TMIN</td><td>PPC.C405DBGWBIAR12</td></tr>
<tr><td>TCELL12:OUT.SEC0.TMIN</td><td>PPC.C405DBGWBIAR13</td></tr>
<tr><td>TCELL12:OUT.SEC1.TMIN</td><td>PPC.C405DBGWBIAR14</td></tr>
<tr><td>TCELL12:OUT.SEC2.TMIN</td><td>PPC.C405DBGWBIAR15</td></tr>
<tr><td>TCELL12:OUT.SEC3.TMIN</td><td>PPC.C405DBGLOADDATAONAPUDBUS</td></tr>
<tr><td>TCELL12:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO44</td></tr>
<tr><td>TCELL12:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO45</td></tr>
<tr><td>TCELL12:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO46</td></tr>
<tr><td>TCELL12:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO47</td></tr>
<tr><td>TCELL12:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO12</td></tr>
<tr><td>TCELL12:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO13</td></tr>
<tr><td>TCELL12:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO14</td></tr>
<tr><td>TCELL12:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO15</td></tr>
<tr><td>TCELL12:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO44</td></tr>
<tr><td>TCELL12:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO45</td></tr>
<tr><td>TCELL12:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO46</td></tr>
<tr><td>TCELL12:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO47</td></tr>
<tr><td>TCELL12:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO12</td></tr>
<tr><td>TCELL12:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO13</td></tr>
<tr><td>TCELL12:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO14</td></tr>
<tr><td>TCELL12:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO15</td></tr>
<tr><td>TCELL13:IMUX.SR0</td><td>EMAC.TIEEMAC1CONFIGVEC56</td></tr>
<tr><td>TCELL13:IMUX.SR1</td><td>EMAC.TIEEMAC1CONFIGVEC55</td></tr>
<tr><td>TCELL13:IMUX.SR2</td><td>EMAC.TIEEMAC1CONFIGVEC54</td></tr>
<tr><td>TCELL13:IMUX.SR3</td><td>EMAC.TIEEMAC1CONFIGVEC53</td></tr>
<tr><td>TCELL13:IMUX.CLK0</td><td>EMAC.PHYEMAC0MIITXCLK</td></tr>
<tr><td>TCELL13:IMUX.CE0</td><td>PPC.TIEPVRBIT8</td></tr>
<tr><td>TCELL13:IMUX.CE1</td><td>PPC.TIEPVRBIT9</td></tr>
<tr><td>TCELL13:IMUX.CE2</td><td>PPC.TIEPVRBIT10</td></tr>
<tr><td>TCELL13:IMUX.CE3</td><td>PPC.TIEPVRBIT11</td></tr>
<tr><td>TCELL13:IMUX.IMUX0</td><td>PPC.EXTDCRDBUSIN8</td></tr>
<tr><td>TCELL13:IMUX.IMUX1</td><td>PPC.EXTDCRDBUSIN9</td></tr>
<tr><td>TCELL13:IMUX.IMUX2</td><td>PPC.EXTDCRDBUSIN10</td></tr>
<tr><td>TCELL13:IMUX.IMUX3</td><td>PPC.EXTDCRDBUSIN11</td></tr>
<tr><td>TCELL13:IMUX.IMUX4</td><td>EMAC.TIEEMAC1CONFIGVEC73</td></tr>
<tr><td>TCELL13:IMUX.IMUX5</td><td>EMAC.TIEEMAC1CONFIGVEC74</td></tr>
<tr><td>TCELL13:IMUX.IMUX6</td><td>EMAC.TIEEMAC1CONFIGVEC75</td></tr>
<tr><td>TCELL13:IMUX.IMUX7</td><td>EMAC.TIEEMAC1CONFIGVEC76</td></tr>
<tr><td>TCELL13:IMUX.IMUX8</td><td>PPC.TSTC405DSOCMABUSI4</td></tr>
<tr><td>TCELL13:IMUX.IMUX9</td><td>PPC.TSTC405DSOCMABUSI5</td></tr>
<tr><td>TCELL13:IMUX.IMUX10</td><td>PPC.TSTC405DSOCMABUSI6</td></tr>
<tr><td>TCELL13:IMUX.IMUX11</td><td>PPC.TSTC405DSOCMABUSI7</td></tr>
<tr><td>TCELL13:IMUX.IMUX12</td><td>PPC.TSTC405ISOCMABUSI4</td></tr>
<tr><td>TCELL13:IMUX.IMUX13</td><td>PPC.TSTC405ISOCMABUSI5</td></tr>
<tr><td>TCELL13:IMUX.IMUX14</td><td>PPC.TSTC405ISOCMABUSI6</td></tr>
<tr><td>TCELL13:IMUX.IMUX15</td><td>PPC.TSTC405ISOCMABUSI7</td></tr>
<tr><td>TCELL13:OUT.BEST0.TMIN</td><td>PPC.EXTDCRDBUSOUT8</td></tr>
<tr><td>TCELL13:OUT.BEST1.TMIN</td><td>PPC.EXTDCRDBUSOUT9</td></tr>
<tr><td>TCELL13:OUT.BEST2.TMIN</td><td>PPC.EXTDCRDBUSOUT10</td></tr>
<tr><td>TCELL13:OUT.BEST3.TMIN</td><td>PPC.EXTDCRDBUSOUT11</td></tr>
<tr><td>TCELL13:OUT.BEST4.TMIN</td><td>PPC.EXTDCRABUS9</td></tr>
<tr><td>TCELL13:OUT.BEST5.TMIN</td><td>PPC.EXTDCRABUS8</td></tr>
<tr><td>TCELL13:OUT.BEST6.TMIN</td><td>PPC.C405DBGWBCOMPLETE</td></tr>
<tr><td>TCELL13:OUT.BEST7.TMIN</td><td>PPC.C405DBGWBIAR8</td></tr>
<tr><td>TCELL13:OUT.SEC0.TMIN</td><td>PPC.C405DBGWBIAR9</td></tr>
<tr><td>TCELL13:OUT.SEC1.TMIN</td><td>PPC.C405DBGWBIAR10</td></tr>
<tr><td>TCELL13:OUT.SEC2.TMIN</td><td>PPC.C405DBGWBIAR11</td></tr>
<tr><td>TCELL13:OUT.SEC3.TMIN</td><td>PPC.C405DBGSTOPACK</td></tr>
<tr><td>TCELL13:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO40</td></tr>
<tr><td>TCELL13:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO41</td></tr>
<tr><td>TCELL13:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO42</td></tr>
<tr><td>TCELL13:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO43</td></tr>
<tr><td>TCELL13:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO8</td></tr>
<tr><td>TCELL13:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO9</td></tr>
<tr><td>TCELL13:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO10</td></tr>
<tr><td>TCELL13:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO11</td></tr>
<tr><td>TCELL13:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO40</td></tr>
<tr><td>TCELL13:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO41</td></tr>
<tr><td>TCELL13:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO42</td></tr>
<tr><td>TCELL13:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO43</td></tr>
<tr><td>TCELL13:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO8</td></tr>
<tr><td>TCELL13:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO9</td></tr>
<tr><td>TCELL13:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO10</td></tr>
<tr><td>TCELL13:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO11</td></tr>
<tr><td>TCELL14:IMUX.SR0</td><td>PPC.MCBJTAGEN</td></tr>
<tr><td>TCELL14:IMUX.SR1</td><td>PPC.MCBCPUCLKEN</td></tr>
<tr><td>TCELL14:IMUX.SR2</td><td>PPC.MCBTIMEREN</td></tr>
<tr><td>TCELL14:IMUX.SR3</td><td>PPC.MCPPCRST</td></tr>
<tr><td>TCELL14:IMUX.CLK0</td><td>EMAC.PHYEMAC0RXCLK</td></tr>
<tr><td>TCELL14:IMUX.CE0</td><td>PPC.BISTCE0CONTINUE</td></tr>
<tr><td>TCELL14:IMUX.CE1</td><td>PPC.LSSDCE0TESTM3</td></tr>
<tr><td>TCELL14:IMUX.CE2</td><td>PPC.LSSDCE0SCAN</td></tr>
<tr><td>TCELL14:IMUX.CE3</td><td>PPC.LSSDCE0CNTLPOINT</td></tr>
<tr><td>TCELL14:IMUX.IMUX0</td><td>PPC.EXTDCRDBUSIN4</td></tr>
<tr><td>TCELL14:IMUX.IMUX1</td><td>PPC.EXTDCRDBUSIN5</td></tr>
<tr><td>TCELL14:IMUX.IMUX2</td><td>PPC.EXTDCRDBUSIN6</td></tr>
<tr><td>TCELL14:IMUX.IMUX3</td><td>PPC.EXTDCRDBUSIN7</td></tr>
<tr><td>TCELL14:IMUX.IMUX4</td><td>PPC.DBGC405DEBUGHALT</td></tr>
<tr><td>TCELL14:IMUX.IMUX5</td><td>PPC.DBGC405EXTBUSHOLDACK</td></tr>
<tr><td>TCELL14:IMUX.IMUX6</td><td>PPC.DBGC405UNCONDDEBUGEVENT</td></tr>
<tr><td>TCELL14:IMUX.IMUX7</td><td>PPC.CPMC405TIMERCLKEN</td></tr>
<tr><td>TCELL14:IMUX.IMUX8</td><td>PPC.CPMC405TIMERTICK</td></tr>
<tr><td>TCELL14:IMUX.IMUX9</td><td>PPC.CPMC405CPUCLKEN</td></tr>
<tr><td>TCELL14:IMUX.IMUX10</td><td>PPC.CPMC405JTAGCLKEN</td></tr>
<tr><td>TCELL14:IMUX.IMUX11</td><td>PPC.TSTC405DSOCMABUSI0</td></tr>
<tr><td>TCELL14:IMUX.IMUX12</td><td>PPC.TSTC405DSOCMABUSI1</td></tr>
<tr><td>TCELL14:IMUX.IMUX13</td><td>PPC.TSTC405DSOCMABUSI2</td></tr>
<tr><td>TCELL14:IMUX.IMUX14</td><td>PPC.TSTC405DSOCMABUSI3</td></tr>
<tr><td>TCELL14:IMUX.IMUX15</td><td>PPC.TSTC405ISOCMABUSI0</td></tr>
<tr><td>TCELL14:IMUX.IMUX16</td><td>PPC.TSTC405ISOCMABUSI1</td></tr>
<tr><td>TCELL14:IMUX.IMUX17</td><td>PPC.TSTC405ISOCMABUSI2</td></tr>
<tr><td>TCELL14:IMUX.IMUX18</td><td>PPC.TSTC405ISOCMABUSI3</td></tr>
<tr><td>TCELL14:OUT.BEST0.TMIN</td><td>PPC.EXTDCRDBUSOUT4</td></tr>
<tr><td>TCELL14:OUT.BEST1.TMIN</td><td>PPC.EXTDCRDBUSOUT5</td></tr>
<tr><td>TCELL14:OUT.BEST2.TMIN</td><td>PPC.EXTDCRDBUSOUT6</td></tr>
<tr><td>TCELL14:OUT.BEST3.TMIN</td><td>PPC.EXTDCRDBUSOUT7</td></tr>
<tr><td>TCELL14:OUT.BEST4.TMIN</td><td>PPC.EXTDCRABUS4</td></tr>
<tr><td>TCELL14:OUT.BEST5.TMIN</td><td>PPC.EXTDCRABUS5</td></tr>
<tr><td>TCELL14:OUT.BEST6.TMIN</td><td>PPC.EXTDCRABUS6</td></tr>
<tr><td>TCELL14:OUT.BEST7.TMIN</td><td>PPC.EXTDCRABUS7</td></tr>
<tr><td>TCELL14:OUT.SEC0.TMIN</td><td>PPC.C405DBGWBIAR4</td></tr>
<tr><td>TCELL14:OUT.SEC1.TMIN</td><td>PPC.C405DBGWBIAR5</td></tr>
<tr><td>TCELL14:OUT.SEC2.TMIN</td><td>PPC.C405DBGWBIAR6</td></tr>
<tr><td>TCELL14:OUT.SEC3.TMIN</td><td>PPC.C405DBGWBIAR7</td></tr>
<tr><td>TCELL14:OUT.SEC4.TMIN</td><td>EMAC.EMAC1CLIENTANINTERRUPT</td></tr>
<tr><td>TCELL14:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO36</td></tr>
<tr><td>TCELL14:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO37</td></tr>
<tr><td>TCELL14:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO38</td></tr>
<tr><td>TCELL14:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO39</td></tr>
<tr><td>TCELL14:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO4</td></tr>
<tr><td>TCELL14:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO5</td></tr>
<tr><td>TCELL14:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO6</td></tr>
<tr><td>TCELL14:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO7</td></tr>
<tr><td>TCELL14:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO36</td></tr>
<tr><td>TCELL14:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO37</td></tr>
<tr><td>TCELL14:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO38</td></tr>
<tr><td>TCELL14:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO39</td></tr>
<tr><td>TCELL14:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO4</td></tr>
<tr><td>TCELL14:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO5</td></tr>
<tr><td>TCELL14:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO6</td></tr>
<tr><td>TCELL14:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO7</td></tr>
<tr><td>TCELL15:IMUX.SR0</td><td>EMAC.TIEEMAC1CONFIGVEC63</td></tr>
<tr><td>TCELL15:IMUX.SR1</td><td>EMAC.TIEEMAC1CONFIGVEC52</td></tr>
<tr><td>TCELL15:IMUX.SR2</td><td>EMAC.TIEEMAC1CONFIGVEC51</td></tr>
<tr><td>TCELL15:IMUX.SR3</td><td>EMAC.TIEEMAC1CONFIGVEC50</td></tr>
<tr><td>TCELL15:IMUX.CLK0</td><td>EMAC.PHYEMAC0GTXCLK</td></tr>
<tr><td>TCELL15:IMUX.CE0</td><td>PPC.LSSDCE0A</td></tr>
<tr><td>TCELL15:IMUX.CE1</td><td>PPC.BISTCE0TESTM1</td></tr>
<tr><td>TCELL15:IMUX.CE2</td><td>PPC.BISTCE0DIAGSHIFTSEL</td></tr>
<tr><td>TCELL15:IMUX.CE3</td><td>PPC.BISTCE0LOADOPCODE</td></tr>
<tr><td>TCELL15:IMUX.IMUX0</td><td>PPC.EXTDCRDBUSIN0</td></tr>
<tr><td>TCELL15:IMUX.IMUX1</td><td>PPC.EXTDCRDBUSIN1</td></tr>
<tr><td>TCELL15:IMUX.IMUX2</td><td>PPC.EXTDCRDBUSIN2</td></tr>
<tr><td>TCELL15:IMUX.IMUX3</td><td>PPC.EXTDCRDBUSIN3</td></tr>
<tr><td>TCELL15:IMUX.IMUX4</td><td>PPC.EXTDCRACK</td></tr>
<tr><td>TCELL15:IMUX.IMUX5</td><td>PPC.CPMC405CORECLKINACTIVE</td></tr>
<tr><td>TCELL15:IMUX.IMUX6</td><td>EMAC.TIEEMAC1CONFIGVEC64</td></tr>
<tr><td>TCELL15:IMUX.IMUX7</td><td>EMAC.TIEEMAC1CONFIGVEC65</td></tr>
<tr><td>TCELL15:IMUX.IMUX8</td><td>EMAC.TIEEMAC1CONFIGVEC66</td></tr>
<tr><td>TCELL15:IMUX.IMUX9</td><td>EMAC.TIEEMAC1CONFIGVEC67</td></tr>
<tr><td>TCELL15:IMUX.IMUX10</td><td>EMAC.TIEEMAC1CONFIGVEC68</td></tr>
<tr><td>TCELL15:IMUX.IMUX11</td><td>EMAC.TIEEMAC1CONFIGVEC69</td></tr>
<tr><td>TCELL15:IMUX.IMUX12</td><td>EMAC.TIEEMAC1CONFIGVEC70</td></tr>
<tr><td>TCELL15:IMUX.IMUX13</td><td>EMAC.TIEEMAC1CONFIGVEC71</td></tr>
<tr><td>TCELL15:IMUX.IMUX14</td><td>EMAC.TIEEMAC1CONFIGVEC72</td></tr>
<tr><td>TCELL15:IMUX.IMUX15</td><td>EMAC.EMAC1TIBUS4</td></tr>
<tr><td>TCELL15:IMUX.IMUX16</td><td>PPC.LSSDCE1B</td></tr>
<tr><td>TCELL15:OUT.BEST0.TMIN</td><td>PPC.EXTDCRDBUSOUT0</td></tr>
<tr><td>TCELL15:OUT.BEST1.TMIN</td><td>PPC.EXTDCRDBUSOUT1</td></tr>
<tr><td>TCELL15:OUT.BEST2.TMIN</td><td>PPC.EXTDCRDBUSOUT2</td></tr>
<tr><td>TCELL15:OUT.BEST3.TMIN</td><td>PPC.EXTDCRDBUSOUT3</td></tr>
<tr><td>TCELL15:OUT.BEST4.TMIN</td><td>PPC.EXTDCRABUS0</td></tr>
<tr><td>TCELL15:OUT.BEST5.TMIN</td><td>PPC.EXTDCRABUS1</td></tr>
<tr><td>TCELL15:OUT.BEST6.TMIN</td><td>PPC.EXTDCRABUS2</td></tr>
<tr><td>TCELL15:OUT.BEST7.TMIN</td><td>PPC.EXTDCRABUS3</td></tr>
<tr><td>TCELL15:OUT.SEC0.TMIN</td><td>PPC.C405DBGWBIAR0</td></tr>
<tr><td>TCELL15:OUT.SEC1.TMIN</td><td>PPC.C405DBGWBIAR1</td></tr>
<tr><td>TCELL15:OUT.SEC2.TMIN</td><td>PPC.C405DBGWBIAR2</td></tr>
<tr><td>TCELL15:OUT.SEC3.TMIN</td><td>PPC.C405DBGWBIAR3</td></tr>
<tr><td>TCELL15:OUT.SEC4.TMIN</td><td>EMAC.EMAC1PHYENCOMMAALIGN</td></tr>
<tr><td>TCELL15:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO32</td></tr>
<tr><td>TCELL15:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO33</td></tr>
<tr><td>TCELL15:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO34</td></tr>
<tr><td>TCELL15:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO35</td></tr>
<tr><td>TCELL15:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO0</td></tr>
<tr><td>TCELL15:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO1</td></tr>
<tr><td>TCELL15:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO2</td></tr>
<tr><td>TCELL15:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO3</td></tr>
<tr><td>TCELL15:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO32</td></tr>
<tr><td>TCELL15:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO33</td></tr>
<tr><td>TCELL15:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO34</td></tr>
<tr><td>TCELL15:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO35</td></tr>
<tr><td>TCELL15:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO0</td></tr>
<tr><td>TCELL15:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO1</td></tr>
<tr><td>TCELL15:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO2</td></tr>
<tr><td>TCELL15:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTDSOCMC405RDDBUSO3</td></tr>
<tr><td>TCELL16:IMUX.SR0</td><td>EMAC.TIEEMAC1UNICASTADDR7</td></tr>
<tr><td>TCELL16:IMUX.SR1</td><td>EMAC.TIEEMAC1UNICASTADDR6</td></tr>
<tr><td>TCELL16:IMUX.SR2</td><td>EMAC.TIEEMAC1UNICASTADDR5</td></tr>
<tr><td>TCELL16:IMUX.SR3</td><td>EMAC.TIEEMAC1UNICASTADDR4</td></tr>
<tr><td>TCELL16:IMUX.CLK0</td><td>EMAC.HOSTCLK</td></tr>
<tr><td>TCELL16:IMUX.CE0</td><td>EMAC.TIEEMAC1UNICASTADDR11</td></tr>
<tr><td>TCELL16:IMUX.CE1</td><td>EMAC.TIEEMAC1UNICASTADDR10</td></tr>
<tr><td>TCELL16:IMUX.CE2</td><td>EMAC.TIEEMAC1UNICASTADDR9</td></tr>
<tr><td>TCELL16:IMUX.CE3</td><td>EMAC.TIEEMAC1UNICASTADDR8</td></tr>
<tr><td>TCELL16:IMUX.IMUX0</td><td>EMAC.HOSTWRDATA14</td></tr>
<tr><td>TCELL16:IMUX.IMUX1</td><td>EMAC.HOSTWRDATA15</td></tr>
<tr><td>TCELL16:IMUX.IMUX2</td><td>EMAC.HOSTWRDATA16</td></tr>
<tr><td>TCELL16:IMUX.IMUX3</td><td>EMAC.HOSTWRDATA17</td></tr>
<tr><td>TCELL16:IMUX.IMUX4</td><td>EMAC.HOSTWRDATA18</td></tr>
<tr><td>TCELL16:IMUX.IMUX5</td><td>EMAC.HOSTWRDATA19</td></tr>
<tr><td>TCELL16:IMUX.IMUX6</td><td>EMAC.HOSTWRDATA20</td></tr>
<tr><td>TCELL16:IMUX.IMUX7</td><td>EMAC.HOSTWRDATA21</td></tr>
<tr><td>TCELL16:IMUX.IMUX8</td><td>EMAC.HOSTWRDATA22</td></tr>
<tr><td>TCELL16:IMUX.IMUX9</td><td>EMAC.HOSTWRDATA23</td></tr>
<tr><td>TCELL16:IMUX.IMUX10</td><td>EMAC.HOSTWRDATA24</td></tr>
<tr><td>TCELL16:IMUX.IMUX11</td><td>EMAC.HOSTWRDATA25</td></tr>
<tr><td>TCELL16:IMUX.IMUX12</td><td>EMAC.CLIENTEMAC1PAUSEVAL12</td></tr>
<tr><td>TCELL16:IMUX.IMUX13</td><td>EMAC.CLIENTEMAC1PAUSEVAL13</td></tr>
<tr><td>TCELL16:IMUX.IMUX14</td><td>EMAC.CLIENTEMAC1PAUSEVAL14</td></tr>
<tr><td>TCELL16:IMUX.IMUX15</td><td>EMAC.CLIENTEMAC1PAUSEVAL15</td></tr>
<tr><td>TCELL16:IMUX.IMUX16</td><td>PPC.TIEPVRBIT12</td></tr>
<tr><td>TCELL16:IMUX.IMUX17</td><td>PPC.TIEPVRBIT13</td></tr>
<tr><td>TCELL16:IMUX.IMUX18</td><td>PPC.TIEPVRBIT14</td></tr>
<tr><td>TCELL16:IMUX.IMUX19</td><td>PPC.TIEPVRBIT15</td></tr>
<tr><td>TCELL16:OUT.BEST0.TMIN</td><td>EMAC.HOSTRDDATA16</td></tr>
<tr><td>TCELL16:OUT.BEST1.TMIN</td><td>EMAC.HOSTRDDATA17</td></tr>
<tr><td>TCELL16:OUT.BEST2.TMIN</td><td>EMAC.HOSTRDDATA18</td></tr>
<tr><td>TCELL16:OUT.BEST3.TMIN</td><td>EMAC.HOSTRDDATA19</td></tr>
<tr><td>TCELL16:OUT.BEST4.TMIN</td><td>EMAC.EMAC1CLIENTRXD12</td></tr>
<tr><td>TCELL16:OUT.BEST5.TMIN</td><td>EMAC.EMAC1CLIENTRXD13</td></tr>
<tr><td>TCELL16:OUT.BEST6.TMIN</td><td>EMAC.EMAC1CLIENTRXD14</td></tr>
<tr><td>TCELL16:OUT.BEST7.TMIN</td><td>EMAC.EMAC1CLIENTRXD15</td></tr>
<tr><td>TCELL16:OUT.SEC0.TMIN</td><td>EMAC.HOSTRDDATA20</td></tr>
<tr><td>TCELL16:OUT.SEC1.TMIN</td><td>EMAC.HOSTRDDATA21</td></tr>
<tr><td>TCELL16:OUT.SEC2.TMIN</td><td>EMAC.HOSTRDDATA22</td></tr>
<tr><td>TCELL16:OUT.SEC3.TMIN</td><td>EMAC.HOSTRDDATA23</td></tr>
<tr><td>TCELL16:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405DSOCMABUSO28</td></tr>
<tr><td>TCELL16:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405DSOCMABUSO29</td></tr>
<tr><td>TCELL16:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO28</td></tr>
<tr><td>TCELL16:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO29</td></tr>
<tr><td>TCELL16:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO30</td></tr>
<tr><td>TCELL16:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO31</td></tr>
<tr><td>TCELL16:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405DSOCMSTOREREQO</td></tr>
<tr><td>TCELL16:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405DSOCMWAITO</td></tr>
<tr><td>TCELL16:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405DSOCMABUSO28</td></tr>
<tr><td>TCELL16:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405DSOCMABUSO29</td></tr>
<tr><td>TCELL16:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO28</td></tr>
<tr><td>TCELL16:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO29</td></tr>
<tr><td>TCELL16:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO30</td></tr>
<tr><td>TCELL16:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO31</td></tr>
<tr><td>TCELL16:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405DSOCMSTOREREQO</td></tr>
<tr><td>TCELL16:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405DSOCMWAITO</td></tr>
<tr><td>TCELL17:IMUX.SR0</td><td>EMAC.TIEEMAC1UNICASTADDR15</td></tr>
<tr><td>TCELL17:IMUX.SR1</td><td>EMAC.TIEEMAC1UNICASTADDR14</td></tr>
<tr><td>TCELL17:IMUX.SR2</td><td>EMAC.TIEEMAC1UNICASTADDR13</td></tr>
<tr><td>TCELL17:IMUX.SR3</td><td>EMAC.TIEEMAC1UNICASTADDR12</td></tr>
<tr><td>TCELL17:IMUX.CLK0</td><td>EMAC.EMAC1TIBUS0</td></tr>
<tr><td>TCELL17:IMUX.CE0</td><td>EMAC.TIEEMAC1UNICASTADDR19</td></tr>
<tr><td>TCELL17:IMUX.CE1</td><td>EMAC.TIEEMAC1UNICASTADDR18</td></tr>
<tr><td>TCELL17:IMUX.CE2</td><td>EMAC.TIEEMAC1UNICASTADDR17</td></tr>
<tr><td>TCELL17:IMUX.CE3</td><td>EMAC.TIEEMAC1UNICASTADDR16</td></tr>
<tr><td>TCELL17:IMUX.IMUX0</td><td>EMAC.HOSTWRDATA26</td></tr>
<tr><td>TCELL17:IMUX.IMUX1</td><td>EMAC.HOSTWRDATA27</td></tr>
<tr><td>TCELL17:IMUX.IMUX2</td><td>EMAC.HOSTWRDATA28</td></tr>
<tr><td>TCELL17:IMUX.IMUX3</td><td>EMAC.HOSTWRDATA29</td></tr>
<tr><td>TCELL17:IMUX.IMUX4</td><td>EMAC.HOSTWRDATA30</td></tr>
<tr><td>TCELL17:IMUX.IMUX5</td><td>EMAC.HOSTWRDATA31</td></tr>
<tr><td>TCELL17:IMUX.IMUX6</td><td>EMAC.HOSTOPCODE1</td></tr>
<tr><td>TCELL17:IMUX.IMUX7</td><td>EMAC.HOSTOPCODE0</td></tr>
<tr><td>TCELL17:IMUX.IMUX8</td><td>EMAC.HOSTMIIMSEL</td></tr>
<tr><td>TCELL17:IMUX.IMUX9</td><td>EMAC.HOSTREQ</td></tr>
<tr><td>TCELL17:IMUX.IMUX10</td><td>EMAC.HOSTEMAC1SEL</td></tr>
<tr><td>TCELL17:IMUX.IMUX11</td><td>EMAC.CLIENTEMAC1PAUSEVAL8</td></tr>
<tr><td>TCELL17:IMUX.IMUX12</td><td>EMAC.CLIENTEMAC1PAUSEVAL9</td></tr>
<tr><td>TCELL17:IMUX.IMUX13</td><td>EMAC.CLIENTEMAC1PAUSEVAL10</td></tr>
<tr><td>TCELL17:IMUX.IMUX14</td><td>EMAC.CLIENTEMAC1PAUSEVAL11</td></tr>
<tr><td>TCELL17:IMUX.IMUX15</td><td>EMAC.DCREMACENABLE</td></tr>
<tr><td>TCELL17:IMUX.IMUX16</td><td>PPC.TIEPVRBIT16</td></tr>
<tr><td>TCELL17:IMUX.IMUX17</td><td>PPC.TIEPVRBIT17</td></tr>
<tr><td>TCELL17:IMUX.IMUX18</td><td>PPC.TIEPVRBIT18</td></tr>
<tr><td>TCELL17:IMUX.IMUX19</td><td>PPC.TIEPVRBIT19</td></tr>
<tr><td>TCELL17:OUT.BEST0.TMIN</td><td>EMAC.HOSTRDDATA24</td></tr>
<tr><td>TCELL17:OUT.BEST1.TMIN</td><td>EMAC.HOSTRDDATA25</td></tr>
<tr><td>TCELL17:OUT.BEST2.TMIN</td><td>EMAC.HOSTRDDATA26</td></tr>
<tr><td>TCELL17:OUT.BEST3.TMIN</td><td>EMAC.HOSTRDDATA27</td></tr>
<tr><td>TCELL17:OUT.BEST4.TMIN</td><td>EMAC.EMAC1CLIENTRXD8</td></tr>
<tr><td>TCELL17:OUT.BEST5.TMIN</td><td>EMAC.EMAC1CLIENTRXD9</td></tr>
<tr><td>TCELL17:OUT.BEST6.TMIN</td><td>EMAC.EMAC1CLIENTRXD10</td></tr>
<tr><td>TCELL17:OUT.BEST7.TMIN</td><td>EMAC.EMAC1CLIENTRXD11</td></tr>
<tr><td>TCELL17:OUT.SEC0.TMIN</td><td>EMAC.HOSTRDDATA28</td></tr>
<tr><td>TCELL17:OUT.SEC1.TMIN</td><td>EMAC.HOSTRDDATA29</td></tr>
<tr><td>TCELL17:OUT.SEC2.TMIN</td><td>EMAC.HOSTRDDATA30</td></tr>
<tr><td>TCELL17:OUT.SEC3.TMIN</td><td>EMAC.HOSTRDDATA31</td></tr>
<tr><td>TCELL17:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405DSOCMABUSO24</td></tr>
<tr><td>TCELL17:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405DSOCMABUSO25</td></tr>
<tr><td>TCELL17:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405DSOCMABUSO26</td></tr>
<tr><td>TCELL17:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405DSOCMABUSO27</td></tr>
<tr><td>TCELL17:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO24</td></tr>
<tr><td>TCELL17:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO25</td></tr>
<tr><td>TCELL17:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO26</td></tr>
<tr><td>TCELL17:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO27</td></tr>
<tr><td>TCELL17:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405DSOCMABUSO24</td></tr>
<tr><td>TCELL17:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405DSOCMABUSO25</td></tr>
<tr><td>TCELL17:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405DSOCMABUSO26</td></tr>
<tr><td>TCELL17:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405DSOCMABUSO27</td></tr>
<tr><td>TCELL17:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO24</td></tr>
<tr><td>TCELL17:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO25</td></tr>
<tr><td>TCELL17:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO26</td></tr>
<tr><td>TCELL17:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO27</td></tr>
<tr><td>TCELL18:IMUX.SR0</td><td>EMAC.TIEEMAC1UNICASTADDR23</td></tr>
<tr><td>TCELL18:IMUX.SR1</td><td>EMAC.TIEEMAC1UNICASTADDR22</td></tr>
<tr><td>TCELL18:IMUX.SR2</td><td>EMAC.TIEEMAC1UNICASTADDR21</td></tr>
<tr><td>TCELL18:IMUX.SR3</td><td>EMAC.TIEEMAC1UNICASTADDR20</td></tr>
<tr><td>TCELL18:IMUX.CLK0</td><td>EMAC.EMAC1TIBUS1</td></tr>
<tr><td>TCELL18:IMUX.CE0</td><td>EMAC.TIEEMAC1UNICASTADDR27</td></tr>
<tr><td>TCELL18:IMUX.CE1</td><td>EMAC.TIEEMAC1UNICASTADDR26</td></tr>
<tr><td>TCELL18:IMUX.CE2</td><td>EMAC.TIEEMAC1UNICASTADDR25</td></tr>
<tr><td>TCELL18:IMUX.CE3</td><td>EMAC.TIEEMAC1UNICASTADDR24</td></tr>
<tr><td>TCELL18:IMUX.IMUX0</td><td>EMAC.CLIENTEMAC1TXD12</td></tr>
<tr><td>TCELL18:IMUX.IMUX1</td><td>EMAC.CLIENTEMAC1TXD13</td></tr>
<tr><td>TCELL18:IMUX.IMUX2</td><td>EMAC.CLIENTEMAC1TXD14</td></tr>
<tr><td>TCELL18:IMUX.IMUX3</td><td>EMAC.CLIENTEMAC1TXD15</td></tr>
<tr><td>TCELL18:IMUX.IMUX4</td><td>EMAC.CLIENTEMAC1TXIFGDELAY4</td></tr>
<tr><td>TCELL18:IMUX.IMUX5</td><td>EMAC.CLIENTEMAC1TXIFGDELAY5</td></tr>
<tr><td>TCELL18:IMUX.IMUX6</td><td>EMAC.CLIENTEMAC1TXIFGDELAY6</td></tr>
<tr><td>TCELL18:IMUX.IMUX7</td><td>EMAC.CLIENTEMAC1TXIFGDELAY7</td></tr>
<tr><td>TCELL18:IMUX.IMUX8</td><td>EMAC.CLIENTEMAC1PAUSEVAL4</td></tr>
<tr><td>TCELL18:IMUX.IMUX9</td><td>EMAC.CLIENTEMAC1PAUSEVAL5</td></tr>
<tr><td>TCELL18:IMUX.IMUX10</td><td>EMAC.CLIENTEMAC1PAUSEVAL6</td></tr>
<tr><td>TCELL18:IMUX.IMUX11</td><td>EMAC.CLIENTEMAC1PAUSEVAL7</td></tr>
<tr><td>TCELL18:IMUX.IMUX12</td><td>EMAC.CLIENTEMAC1DCMLOCKED</td></tr>
<tr><td>TCELL18:IMUX.IMUX13</td><td>EMAC.TSTSIEMACI0</td></tr>
<tr><td>TCELL18:IMUX.IMUX14</td><td>EMAC.TSTSIEMACI1</td></tr>
<tr><td>TCELL18:IMUX.IMUX15</td><td>PPC.TIEPVRBIT20</td></tr>
<tr><td>TCELL18:IMUX.IMUX16</td><td>PPC.TIEPVRBIT21</td></tr>
<tr><td>TCELL18:IMUX.IMUX17</td><td>PPC.TIEPVRBIT22</td></tr>
<tr><td>TCELL18:IMUX.IMUX18</td><td>PPC.TIEPVRBIT23</td></tr>
<tr><td>TCELL18:OUT.BEST0.TMIN</td><td>EMAC.EMAC1PHYSYNCACQSTATUS</td></tr>
<tr><td>TCELL18:OUT.BEST1.TMIN</td><td>EMAC.EMAC1PHYMCLKOUT</td></tr>
<tr><td>TCELL18:OUT.BEST2.TMIN</td><td>EMAC.EMAC1PHYMDTRI</td></tr>
<tr><td>TCELL18:OUT.BEST3.TMIN</td><td>EMAC.EMAC1PHYMDOUT</td></tr>
<tr><td>TCELL18:OUT.BEST4.TMIN</td><td>EMAC.EMAC1CLIENTRXD4</td></tr>
<tr><td>TCELL18:OUT.BEST5.TMIN</td><td>EMAC.EMAC1CLIENTRXD5</td></tr>
<tr><td>TCELL18:OUT.BEST6.TMIN</td><td>EMAC.EMAC1CLIENTRXD6</td></tr>
<tr><td>TCELL18:OUT.BEST7.TMIN</td><td>EMAC.EMAC1CLIENTRXD7</td></tr>
<tr><td>TCELL18:OUT.SEC0.TMIN</td><td>PPC.TSTDCRC405DBUSINO8</td></tr>
<tr><td>TCELL18:OUT.SEC1.TMIN</td><td>PPC.TSTDCRC405DBUSINO9</td></tr>
<tr><td>TCELL18:OUT.SEC2.TMIN</td><td>PPC.TSTDCRC405DBUSINO10</td></tr>
<tr><td>TCELL18:OUT.SEC3.TMIN</td><td>PPC.TSTDCRC405DBUSINO11</td></tr>
<tr><td>TCELL18:OUT.SEC4.TMIN</td><td>EMAC.EMAC1CLIENTRXDVREG6</td></tr>
<tr><td>TCELL18:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405DSOCMABUSO20</td></tr>
<tr><td>TCELL18:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405DSOCMABUSO21</td></tr>
<tr><td>TCELL18:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405DSOCMABUSO22</td></tr>
<tr><td>TCELL18:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405DSOCMABUSO23</td></tr>
<tr><td>TCELL18:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO20</td></tr>
<tr><td>TCELL18:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO21</td></tr>
<tr><td>TCELL18:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO22</td></tr>
<tr><td>TCELL18:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO23</td></tr>
<tr><td>TCELL18:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405DSOCMABUSO20</td></tr>
<tr><td>TCELL18:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405DSOCMABUSO21</td></tr>
<tr><td>TCELL18:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405DSOCMABUSO22</td></tr>
<tr><td>TCELL18:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405DSOCMABUSO23</td></tr>
<tr><td>TCELL18:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO20</td></tr>
<tr><td>TCELL18:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO21</td></tr>
<tr><td>TCELL18:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO22</td></tr>
<tr><td>TCELL18:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO23</td></tr>
<tr><td>TCELL19:IMUX.SR0</td><td>EMAC.TIEEMAC1UNICASTADDR31</td></tr>
<tr><td>TCELL19:IMUX.SR1</td><td>EMAC.TIEEMAC1UNICASTADDR30</td></tr>
<tr><td>TCELL19:IMUX.SR2</td><td>EMAC.TIEEMAC1UNICASTADDR29</td></tr>
<tr><td>TCELL19:IMUX.SR3</td><td>EMAC.TIEEMAC1UNICASTADDR28</td></tr>
<tr><td>TCELL19:IMUX.CLK0</td><td>EMAC.PHYEMAC1MCLKIN</td></tr>
<tr><td>TCELL19:IMUX.CE0</td><td>EMAC.TIEEMAC1UNICASTADDR35</td></tr>
<tr><td>TCELL19:IMUX.CE1</td><td>EMAC.TIEEMAC1UNICASTADDR34</td></tr>
<tr><td>TCELL19:IMUX.CE2</td><td>EMAC.TIEEMAC1UNICASTADDR33</td></tr>
<tr><td>TCELL19:IMUX.CE3</td><td>EMAC.TIEEMAC1UNICASTADDR32</td></tr>
<tr><td>TCELL19:IMUX.IMUX0</td><td>EMAC.CLIENTEMAC1TXD8</td></tr>
<tr><td>TCELL19:IMUX.IMUX1</td><td>EMAC.CLIENTEMAC1TXD9</td></tr>
<tr><td>TCELL19:IMUX.IMUX2</td><td>EMAC.CLIENTEMAC1TXD10</td></tr>
<tr><td>TCELL19:IMUX.IMUX3</td><td>EMAC.CLIENTEMAC1TXD11</td></tr>
<tr><td>TCELL19:IMUX.IMUX4</td><td>EMAC.CLIENTEMAC1TXIFGDELAY0</td></tr>
<tr><td>TCELL19:IMUX.IMUX5</td><td>EMAC.CLIENTEMAC1TXIFGDELAY1</td></tr>
<tr><td>TCELL19:IMUX.IMUX6</td><td>EMAC.CLIENTEMAC1TXIFGDELAY2</td></tr>
<tr><td>TCELL19:IMUX.IMUX7</td><td>EMAC.CLIENTEMAC1TXIFGDELAY3</td></tr>
<tr><td>TCELL19:IMUX.IMUX8</td><td>EMAC.CLIENTEMAC1PAUSEVAL0</td></tr>
<tr><td>TCELL19:IMUX.IMUX9</td><td>EMAC.CLIENTEMAC1PAUSEVAL1</td></tr>
<tr><td>TCELL19:IMUX.IMUX10</td><td>EMAC.CLIENTEMAC1PAUSEVAL2</td></tr>
<tr><td>TCELL19:IMUX.IMUX11</td><td>EMAC.CLIENTEMAC1PAUSEVAL3</td></tr>
<tr><td>TCELL19:IMUX.IMUX12</td><td>EMAC.PHYEMAC1SIGNALDET</td></tr>
<tr><td>TCELL19:IMUX.IMUX13</td><td>EMAC.TSTSIEMACI2</td></tr>
<tr><td>TCELL19:IMUX.IMUX14</td><td>EMAC.TSTSIEMACI3</td></tr>
<tr><td>TCELL19:IMUX.IMUX15</td><td>PPC.TIEPVRBIT24</td></tr>
<tr><td>TCELL19:IMUX.IMUX16</td><td>PPC.TIEPVRBIT25</td></tr>
<tr><td>TCELL19:IMUX.IMUX17</td><td>PPC.TIEPVRBIT26</td></tr>
<tr><td>TCELL19:IMUX.IMUX18</td><td>PPC.TIEPVRBIT27</td></tr>
<tr><td>TCELL19:OUT.BEST0.TMIN</td><td>EMAC.EMAC1CLIENTRXD0</td></tr>
<tr><td>TCELL19:OUT.BEST1.TMIN</td><td>EMAC.EMAC1CLIENTRXD1</td></tr>
<tr><td>TCELL19:OUT.BEST2.TMIN</td><td>EMAC.EMAC1CLIENTRXD2</td></tr>
<tr><td>TCELL19:OUT.BEST3.TMIN</td><td>EMAC.EMAC1CLIENTRXD3</td></tr>
<tr><td>TCELL19:OUT.BEST4.TMIN</td><td>EMAC.EMAC1CLIENTTXSTATS</td></tr>
<tr><td>TCELL19:OUT.BEST5.TMIN</td><td>EMAC.EMAC1CLIENTRXSTATS6</td></tr>
<tr><td>TCELL19:OUT.BEST6.TMIN</td><td>EMAC.EMAC1CLIENTRXSTATS4</td></tr>
<tr><td>TCELL19:OUT.BEST7.TMIN</td><td>EMAC.EMAC1CLIENTRXSTATS5</td></tr>
<tr><td>TCELL19:OUT.SEC0.TMIN</td><td>PPC.TSTDCRC405DBUSINO4</td></tr>
<tr><td>TCELL19:OUT.SEC1.TMIN</td><td>PPC.TSTDCRC405DBUSINO5</td></tr>
<tr><td>TCELL19:OUT.SEC2.TMIN</td><td>PPC.TSTDCRC405DBUSINO6</td></tr>
<tr><td>TCELL19:OUT.SEC3.TMIN</td><td>PPC.TSTDCRC405DBUSINO7</td></tr>
<tr><td>TCELL19:OUT.SEC4.TMIN</td><td>EMAC.EMAC1PHYPOWERDOWN</td></tr>
<tr><td>TCELL19:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405DSOCMABUSO16</td></tr>
<tr><td>TCELL19:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405DSOCMABUSO17</td></tr>
<tr><td>TCELL19:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405DSOCMABUSO18</td></tr>
<tr><td>TCELL19:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405DSOCMABUSO19</td></tr>
<tr><td>TCELL19:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO16</td></tr>
<tr><td>TCELL19:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO17</td></tr>
<tr><td>TCELL19:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO18</td></tr>
<tr><td>TCELL19:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO19</td></tr>
<tr><td>TCELL19:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405DSOCMABUSO16</td></tr>
<tr><td>TCELL19:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405DSOCMABUSO17</td></tr>
<tr><td>TCELL19:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405DSOCMABUSO18</td></tr>
<tr><td>TCELL19:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405DSOCMABUSO19</td></tr>
<tr><td>TCELL19:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO16</td></tr>
<tr><td>TCELL19:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO17</td></tr>
<tr><td>TCELL19:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO18</td></tr>
<tr><td>TCELL19:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO19</td></tr>
<tr><td>TCELL20:IMUX.SR0</td><td>EMAC.TIEEMAC1UNICASTADDR39</td></tr>
<tr><td>TCELL20:IMUX.SR1</td><td>EMAC.TIEEMAC1UNICASTADDR38</td></tr>
<tr><td>TCELL20:IMUX.SR2</td><td>EMAC.TIEEMAC1UNICASTADDR37</td></tr>
<tr><td>TCELL20:IMUX.SR3</td><td>EMAC.TIEEMAC1UNICASTADDR36</td></tr>
<tr><td>TCELL20:IMUX.CLK0</td><td>EMAC.CLIENTEMAC1RXCLIENTCLKIN</td></tr>
<tr><td>TCELL20:IMUX.CE0</td><td>EMAC.TIEEMAC1UNICASTADDR43</td></tr>
<tr><td>TCELL20:IMUX.CE1</td><td>EMAC.TIEEMAC1UNICASTADDR42</td></tr>
<tr><td>TCELL20:IMUX.CE2</td><td>EMAC.TIEEMAC1UNICASTADDR41</td></tr>
<tr><td>TCELL20:IMUX.CE3</td><td>EMAC.TIEEMAC1UNICASTADDR40</td></tr>
<tr><td>TCELL20:IMUX.IMUX0</td><td>EMAC.CLIENTEMAC1TXFIRSTBYTE</td></tr>
<tr><td>TCELL20:IMUX.IMUX1</td><td>EMAC.PHYEMAC1RXCLKCORCNT0</td></tr>
<tr><td>TCELL20:IMUX.IMUX2</td><td>EMAC.PHYEMAC1RXRUNDISP</td></tr>
<tr><td>TCELL20:IMUX.IMUX3</td><td>EMAC.PHYEMAC1TXBUFERR</td></tr>
<tr><td>TCELL20:IMUX.IMUX4</td><td>EMAC.PHYEMAC1MDIN</td></tr>
<tr><td>TCELL20:IMUX.IMUX5</td><td>EMAC.CLIENTEMAC1TXD4</td></tr>
<tr><td>TCELL20:IMUX.IMUX6</td><td>EMAC.CLIENTEMAC1TXD5</td></tr>
<tr><td>TCELL20:IMUX.IMUX7</td><td>EMAC.CLIENTEMAC1TXD6</td></tr>
<tr><td>TCELL20:IMUX.IMUX8</td><td>EMAC.CLIENTEMAC1TXD7</td></tr>
<tr><td>TCELL20:IMUX.IMUX9</td><td>EMAC.TIEEMAC1CONFIGVEC77</td></tr>
<tr><td>TCELL20:IMUX.IMUX10</td><td>EMAC.TIEEMAC1CONFIGVEC78</td></tr>
<tr><td>TCELL20:IMUX.IMUX11</td><td>EMAC.TIEEMAC1CONFIGVEC79</td></tr>
<tr><td>TCELL20:IMUX.IMUX12</td><td>EMAC.PHYEMAC1RXBUFERR</td></tr>
<tr><td>TCELL20:IMUX.IMUX13</td><td>PPC.TSTSIGASKETI0</td></tr>
<tr><td>TCELL20:IMUX.IMUX14</td><td>PPC.TSTSIGASKETI1</td></tr>
<tr><td>TCELL20:IMUX.IMUX15</td><td>PPC.TIEPVRBIT0</td></tr>
<tr><td>TCELL20:IMUX.IMUX16</td><td>PPC.TIEPVRBIT1</td></tr>
<tr><td>TCELL20:IMUX.IMUX17</td><td>PPC.TIEPVRBIT2</td></tr>
<tr><td>TCELL20:IMUX.IMUX18</td><td>PPC.TIEPVRBIT3</td></tr>
<tr><td>TCELL20:OUT.BEST0.TMIN</td><td>EMAC.EMAC1PHYTXCHARDISPMODE</td></tr>
<tr><td>TCELL20:OUT.BEST1.TMIN</td><td>EMAC.EMAC1PHYTXCHARDISPVAL</td></tr>
<tr><td>TCELL20:OUT.BEST2.TMIN</td><td>EMAC.EMAC1CLIENTTXGMIIMIICLKOUT</td></tr>
<tr><td>TCELL20:OUT.BEST3.TMIN</td><td>EMAC.EMAC1PHYLOOPBACKMSB</td></tr>
<tr><td>TCELL20:OUT.BEST4.TMIN</td><td>EMAC.EMAC1CLIENTRXCLIENTCLKOUT</td></tr>
<tr><td>TCELL20:OUT.BEST5.TMIN</td><td>EMAC.EMAC1CLIENTRXFRAMEDROP</td></tr>
<tr><td>TCELL20:OUT.BEST6.TMIN</td><td>EMAC.EMAC1CLIENTRXGOODFRAME</td></tr>
<tr><td>TCELL20:OUT.BEST7.TMIN</td><td>EMAC.EMAC1CLIENTRXBADFRAME</td></tr>
<tr><td>TCELL20:OUT.SEC0.TMIN</td><td>PPC.TSTDCRC405DBUSINO0</td></tr>
<tr><td>TCELL20:OUT.SEC1.TMIN</td><td>PPC.TSTDCRC405DBUSINO1</td></tr>
<tr><td>TCELL20:OUT.SEC2.TMIN</td><td>PPC.TSTDCRC405DBUSINO2</td></tr>
<tr><td>TCELL20:OUT.SEC3.TMIN</td><td>PPC.TSTDCRC405DBUSINO3</td></tr>
<tr><td>TCELL20:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405DSOCMABUSO12</td></tr>
<tr><td>TCELL20:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405DSOCMABUSO13</td></tr>
<tr><td>TCELL20:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405DSOCMABUSO14</td></tr>
<tr><td>TCELL20:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405DSOCMABUSO15</td></tr>
<tr><td>TCELL20:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO12</td></tr>
<tr><td>TCELL20:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO13</td></tr>
<tr><td>TCELL20:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO14</td></tr>
<tr><td>TCELL20:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO15</td></tr>
<tr><td>TCELL20:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405DSOCMABUSO12</td></tr>
<tr><td>TCELL20:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405DSOCMABUSO13</td></tr>
<tr><td>TCELL20:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405DSOCMABUSO14</td></tr>
<tr><td>TCELL20:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405DSOCMABUSO15</td></tr>
<tr><td>TCELL20:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO12</td></tr>
<tr><td>TCELL20:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO13</td></tr>
<tr><td>TCELL20:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO14</td></tr>
<tr><td>TCELL20:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO15</td></tr>
<tr><td>TCELL21:IMUX.SR0</td><td>EMAC.TIEEMAC1UNICASTADDR47</td></tr>
<tr><td>TCELL21:IMUX.SR1</td><td>EMAC.TIEEMAC1UNICASTADDR46</td></tr>
<tr><td>TCELL21:IMUX.SR2</td><td>EMAC.TIEEMAC1UNICASTADDR45</td></tr>
<tr><td>TCELL21:IMUX.SR3</td><td>EMAC.TIEEMAC1UNICASTADDR44</td></tr>
<tr><td>TCELL21:IMUX.CLK0</td><td>EMAC.CLIENTEMAC1TXGMIIMIICLKIN</td></tr>
<tr><td>TCELL21:IMUX.CE0</td><td>EMAC.TIEEMAC1CONFIGVEC3</td></tr>
<tr><td>TCELL21:IMUX.CE1</td><td>EMAC.TIEEMAC1CONFIGVEC2</td></tr>
<tr><td>TCELL21:IMUX.CE2</td><td>EMAC.TIEEMAC1CONFIGVEC1</td></tr>
<tr><td>TCELL21:IMUX.CE3</td><td>EMAC.TIEEMAC1CONFIGVEC0</td></tr>
<tr><td>TCELL21:IMUX.IMUX0</td><td>EMAC.PHYEMAC1RXNOTINTABLE</td></tr>
<tr><td>TCELL21:IMUX.IMUX1</td><td>EMAC.PHYEMAC1RXDISPERR</td></tr>
<tr><td>TCELL21:IMUX.IMUX2</td><td>EMAC.PHYEMAC1RXCHARISK</td></tr>
<tr><td>TCELL21:IMUX.IMUX3</td><td>EMAC.PHYEMAC1RXCHARISCOMMA</td></tr>
<tr><td>TCELL21:IMUX.IMUX4</td><td>EMAC.PHYEMAC1RXBUFSTATUS0</td></tr>
<tr><td>TCELL21:IMUX.IMUX5</td><td>EMAC.PHYEMAC1RXBUFSTATUS1</td></tr>
<tr><td>TCELL21:IMUX.IMUX6</td><td>EMAC.PHYEMAC1RXLOSSOFSYNC0</td></tr>
<tr><td>TCELL21:IMUX.IMUX7</td><td>EMAC.PHYEMAC1RXLOSSOFSYNC1</td></tr>
<tr><td>TCELL21:IMUX.IMUX8</td><td>EMAC.CLIENTEMAC1TXD0</td></tr>
<tr><td>TCELL21:IMUX.IMUX9</td><td>EMAC.CLIENTEMAC1TXD1</td></tr>
<tr><td>TCELL21:IMUX.IMUX10</td><td>EMAC.CLIENTEMAC1TXD2</td></tr>
<tr><td>TCELL21:IMUX.IMUX11</td><td>EMAC.CLIENTEMAC1TXD3</td></tr>
<tr><td>TCELL21:IMUX.IMUX12</td><td>EMAC.PHYEMAC1RXCLKCORCNT1</td></tr>
<tr><td>TCELL21:IMUX.IMUX13</td><td>EMAC.PHYEMAC1RXCLKCORCNT2</td></tr>
<tr><td>TCELL21:IMUX.IMUX14</td><td>EMAC.TSTSIEMACI4</td></tr>
<tr><td>TCELL21:IMUX.IMUX15</td><td>PPC.TIEPVRBIT4</td></tr>
<tr><td>TCELL21:IMUX.IMUX16</td><td>PPC.TIEPVRBIT5</td></tr>
<tr><td>TCELL21:IMUX.IMUX17</td><td>PPC.TIEPVRBIT6</td></tr>
<tr><td>TCELL21:IMUX.IMUX18</td><td>PPC.TIEPVRBIT7</td></tr>
<tr><td>TCELL21:OUT.BEST0.TMIN</td><td>EMAC.EMAC1PHYMGTRXRESET</td></tr>
<tr><td>TCELL21:OUT.BEST1.TMIN</td><td>EMAC.EMAC1CLIENTTXCLIENTCLKOUT</td></tr>
<tr><td>TCELL21:OUT.BEST2.TMIN</td><td>EMAC.EMAC1CLIENTTXACK</td></tr>
<tr><td>TCELL21:OUT.BEST3.TMIN</td><td>EMAC.EMAC1CLIENTTXCOLLISION</td></tr>
<tr><td>TCELL21:OUT.BEST4.TMIN</td><td>EMAC.EMAC1CLIENTTXRETRANSMIT</td></tr>
<tr><td>TCELL21:OUT.BEST5.TMIN</td><td>EMAC.EMAC1CLIENTTXSTATSBYTEVLD</td></tr>
<tr><td>TCELL21:OUT.BEST6.TMIN</td><td>EMAC.EMAC1CLIENTRXSTATSBYTEVLD</td></tr>
<tr><td>TCELL21:OUT.BEST7.TMIN</td><td>EMAC.EMAC1CLIENTTXSTATSVLD</td></tr>
<tr><td>TCELL21:OUT.SEC0.TMIN</td><td>PPC.DSOCMBRAMABUS8</td></tr>
<tr><td>TCELL21:OUT.SEC1.TMIN</td><td>PPC.DSOCMBRAMABUS9</td></tr>
<tr><td>TCELL21:OUT.SEC2.TMIN</td><td>PPC.DSOCMBRAMABUS10</td></tr>
<tr><td>TCELL21:OUT.SEC3.TMIN</td><td>PPC.DSOCMBRAMABUS11</td></tr>
<tr><td>TCELL21:OUT.SEC4.TMIN</td><td>PPC.TSTPLBSAMPLECYCLEO</td></tr>
<tr><td>TCELL21:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405DSOCMABUSO8</td></tr>
<tr><td>TCELL21:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405DSOCMABUSO9</td></tr>
<tr><td>TCELL21:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405DSOCMABUSO10</td></tr>
<tr><td>TCELL21:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405DSOCMABUSO11</td></tr>
<tr><td>TCELL21:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO8</td></tr>
<tr><td>TCELL21:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO9</td></tr>
<tr><td>TCELL21:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO10</td></tr>
<tr><td>TCELL21:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO11</td></tr>
<tr><td>TCELL21:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405DSOCMABUSO8</td></tr>
<tr><td>TCELL21:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405DSOCMABUSO9</td></tr>
<tr><td>TCELL21:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405DSOCMABUSO10</td></tr>
<tr><td>TCELL21:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405DSOCMABUSO11</td></tr>
<tr><td>TCELL21:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO8</td></tr>
<tr><td>TCELL21:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO9</td></tr>
<tr><td>TCELL21:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO10</td></tr>
<tr><td>TCELL21:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO11</td></tr>
<tr><td>TCELL22:IMUX.SR0</td><td>EMAC.TIEEMAC1CONFIGVEC7</td></tr>
<tr><td>TCELL22:IMUX.SR1</td><td>EMAC.TIEEMAC1CONFIGVEC6</td></tr>
<tr><td>TCELL22:IMUX.SR2</td><td>EMAC.TIEEMAC1CONFIGVEC5</td></tr>
<tr><td>TCELL22:IMUX.SR3</td><td>EMAC.TIEEMAC1CONFIGVEC4</td></tr>
<tr><td>TCELL22:IMUX.CLK0</td><td>EMAC.CLIENTEMAC1TXCLIENTCLKIN</td></tr>
<tr><td>TCELL22:IMUX.CE0</td><td>EMAC.TIEEMAC1CONFIGVEC11</td></tr>
<tr><td>TCELL22:IMUX.CE1</td><td>EMAC.TIEEMAC1CONFIGVEC10</td></tr>
<tr><td>TCELL22:IMUX.CE2</td><td>EMAC.TIEEMAC1CONFIGVEC9</td></tr>
<tr><td>TCELL22:IMUX.CE3</td><td>EMAC.TIEEMAC1CONFIGVEC8</td></tr>
<tr><td>TCELL22:IMUX.IMUX0</td><td>EMAC.PHYEMAC1RXD4</td></tr>
<tr><td>TCELL22:IMUX.IMUX1</td><td>EMAC.PHYEMAC1RXD5</td></tr>
<tr><td>TCELL22:IMUX.IMUX2</td><td>EMAC.PHYEMAC1RXD6</td></tr>
<tr><td>TCELL22:IMUX.IMUX3</td><td>EMAC.PHYEMAC1RXD7</td></tr>
<tr><td>TCELL22:IMUX.IMUX4</td><td>EMAC.PHYEMAC1RXDV</td></tr>
<tr><td>TCELL22:IMUX.IMUX5</td><td>EMAC.PHYEMAC1RXER</td></tr>
<tr><td>TCELL22:IMUX.IMUX6</td><td>EMAC.PHYEMAC1RXCOMMADET</td></tr>
<tr><td>TCELL22:IMUX.IMUX7</td><td>EMAC.PHYEMAC1RXCHECKINGCRC</td></tr>
<tr><td>TCELL22:IMUX.IMUX8</td><td>EMAC.EMAC1TIBUS3</td></tr>
<tr><td>TCELL22:IMUX.IMUX9</td><td>EMAC.EMAC1TIBUS2</td></tr>
<tr><td>TCELL22:IMUX.IMUX10</td><td>EMAC.CLIENTEMAC1TXUNDERRUN</td></tr>
<tr><td>TCELL22:IMUX.IMUX11</td><td>EMAC.CLIENTEMAC1PAUSEREQ</td></tr>
<tr><td>TCELL22:IMUX.IMUX12</td><td>EMAC.CLIENTEMAC1TXDVLD</td></tr>
<tr><td>TCELL22:IMUX.IMUX13</td><td>EMAC.CLIENTEMAC1TXDVLDMSW</td></tr>
<tr><td>TCELL22:IMUX.IMUX14</td><td>EMAC.PHYEMAC1PHYAD1</td></tr>
<tr><td>TCELL22:IMUX.IMUX15</td><td>EMAC.PHYEMAC1PHYAD0</td></tr>
<tr><td>TCELL22:IMUX.IMUX16</td><td>PPC.TSTTRSTNEGI</td></tr>
<tr><td>TCELL22:OUT.BEST0.TMIN</td><td>EMAC.EMAC1PHYTXD4</td></tr>
<tr><td>TCELL22:OUT.BEST1.TMIN</td><td>EMAC.EMAC1PHYTXD5</td></tr>
<tr><td>TCELL22:OUT.BEST2.TMIN</td><td>EMAC.EMAC1PHYTXD6</td></tr>
<tr><td>TCELL22:OUT.BEST3.TMIN</td><td>EMAC.EMAC1PHYTXD7</td></tr>
<tr><td>TCELL22:OUT.BEST4.TMIN</td><td>EMAC.EMAC1PHYTXCHARISK</td></tr>
<tr><td>TCELL22:OUT.BEST5.TMIN</td><td>EMAC.EMAC1CLIENTRXDVLDMSW</td></tr>
<tr><td>TCELL22:OUT.BEST6.TMIN</td><td>EMAC.EMAC1CLIENTRXDVLD</td></tr>
<tr><td>TCELL22:OUT.BEST7.TMIN</td><td>EMAC.EMAC1CLIENTRXSTATSVLD</td></tr>
<tr><td>TCELL22:OUT.SEC0.TMIN</td><td>EMAC.EMAC1CLIENTRXSTATS0</td></tr>
<tr><td>TCELL22:OUT.SEC1.TMIN</td><td>EMAC.EMAC1CLIENTRXSTATS1</td></tr>
<tr><td>TCELL22:OUT.SEC2.TMIN</td><td>EMAC.EMAC1CLIENTRXSTATS2</td></tr>
<tr><td>TCELL22:OUT.SEC3.TMIN</td><td>EMAC.EMAC1CLIENTRXSTATS3</td></tr>
<tr><td>TCELL22:OUT.SEC4.TMIN</td><td>PPC.DSOCMWRADDRVALID</td></tr>
<tr><td>TCELL22:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405DSOCMABUSO4</td></tr>
<tr><td>TCELL22:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405DSOCMABUSO5</td></tr>
<tr><td>TCELL22:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405DSOCMABUSO6</td></tr>
<tr><td>TCELL22:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405DSOCMABUSO7</td></tr>
<tr><td>TCELL22:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO4</td></tr>
<tr><td>TCELL22:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO5</td></tr>
<tr><td>TCELL22:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO6</td></tr>
<tr><td>TCELL22:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO7</td></tr>
<tr><td>TCELL22:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405DSOCMABUSO4</td></tr>
<tr><td>TCELL22:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405DSOCMABUSO5</td></tr>
<tr><td>TCELL22:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405DSOCMABUSO6</td></tr>
<tr><td>TCELL22:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405DSOCMABUSO7</td></tr>
<tr><td>TCELL22:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO4</td></tr>
<tr><td>TCELL22:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO5</td></tr>
<tr><td>TCELL22:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO6</td></tr>
<tr><td>TCELL22:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO7</td></tr>
<tr><td>TCELL23:IMUX.SR0</td><td>EMAC.TIEEMAC1CONFIGVEC15</td></tr>
<tr><td>TCELL23:IMUX.SR1</td><td>EMAC.TIEEMAC1CONFIGVEC14</td></tr>
<tr><td>TCELL23:IMUX.SR2</td><td>EMAC.TIEEMAC1CONFIGVEC13</td></tr>
<tr><td>TCELL23:IMUX.SR3</td><td>EMAC.TIEEMAC1CONFIGVEC12</td></tr>
<tr><td>TCELL23:IMUX.CE0</td><td>EMAC.TIEEMAC1CONFIGVEC19</td></tr>
<tr><td>TCELL23:IMUX.CE1</td><td>EMAC.TIEEMAC1CONFIGVEC18</td></tr>
<tr><td>TCELL23:IMUX.CE2</td><td>EMAC.TIEEMAC1CONFIGVEC17</td></tr>
<tr><td>TCELL23:IMUX.CE3</td><td>EMAC.TIEEMAC1CONFIGVEC16</td></tr>
<tr><td>TCELL23:IMUX.IMUX0</td><td>EMAC.PHYEMAC1RXD0</td></tr>
<tr><td>TCELL23:IMUX.IMUX1</td><td>EMAC.PHYEMAC1RXD1</td></tr>
<tr><td>TCELL23:IMUX.IMUX2</td><td>EMAC.PHYEMAC1RXD2</td></tr>
<tr><td>TCELL23:IMUX.IMUX3</td><td>EMAC.PHYEMAC1RXD3</td></tr>
<tr><td>TCELL23:IMUX.IMUX4</td><td>EMAC.PHYEMAC1CRS</td></tr>
<tr><td>TCELL23:IMUX.IMUX5</td><td>EMAC.PHYEMAC1COL</td></tr>
<tr><td>TCELL23:IMUX.IMUX6</td><td>EMAC.TIEEMAC1CONFIGVEC25</td></tr>
<tr><td>TCELL23:IMUX.IMUX7</td><td>EMAC.TIEEMAC1CONFIGVEC24</td></tr>
<tr><td>TCELL23:IMUX.IMUX8</td><td>EMAC.TIEEMAC1CONFIGVEC23</td></tr>
<tr><td>TCELL23:IMUX.IMUX9</td><td>EMAC.TIEEMAC1CONFIGVEC22</td></tr>
<tr><td>TCELL23:IMUX.IMUX10</td><td>EMAC.TIEEMAC1CONFIGVEC21</td></tr>
<tr><td>TCELL23:IMUX.IMUX11</td><td>EMAC.TIEEMAC1CONFIGVEC20</td></tr>
<tr><td>TCELL23:IMUX.IMUX12</td><td>EMAC.PHYEMAC1PHYAD4</td></tr>
<tr><td>TCELL23:IMUX.IMUX13</td><td>EMAC.PHYEMAC1PHYAD3</td></tr>
<tr><td>TCELL23:IMUX.IMUX14</td><td>EMAC.PHYEMAC1PHYAD2</td></tr>
<tr><td>TCELL23:IMUX.IMUX15</td><td>EMAC.TSTSIEMACI5</td></tr>
<tr><td>TCELL23:OUT.BEST0.TMIN</td><td>EMAC.EMAC1PHYTXD0</td></tr>
<tr><td>TCELL23:OUT.BEST1.TMIN</td><td>EMAC.EMAC1PHYTXD1</td></tr>
<tr><td>TCELL23:OUT.BEST2.TMIN</td><td>EMAC.EMAC1PHYTXD2</td></tr>
<tr><td>TCELL23:OUT.BEST3.TMIN</td><td>EMAC.EMAC1PHYTXD3</td></tr>
<tr><td>TCELL23:OUT.BEST4.TMIN</td><td>EMAC.EMAC1PHYTXCLK</td></tr>
<tr><td>TCELL23:OUT.BEST5.TMIN</td><td>EMAC.EMAC1PHYTXEN</td></tr>
<tr><td>TCELL23:OUT.BEST6.TMIN</td><td>EMAC.EMAC1PHYTXER</td></tr>
<tr><td>TCELL23:OUT.BEST7.TMIN</td><td>EMAC.DCRHOSTDONEIR</td></tr>
<tr><td>TCELL23:OUT.SEC0.TMIN</td><td>PPC.DSOCMBRAMABUS12</td></tr>
<tr><td>TCELL23:OUT.SEC1.TMIN</td><td>PPC.DSOCMBRAMABUS13</td></tr>
<tr><td>TCELL23:OUT.SEC2.TMIN</td><td>PPC.DSOCMBRAMABUS14</td></tr>
<tr><td>TCELL23:OUT.SEC3.TMIN</td><td>PPC.DSOCMBRAMABUS15</td></tr>
<tr><td>TCELL23:OUT.SEC4.TMIN</td><td>EMAC.EMAC1PHYMGTTXRESET</td></tr>
<tr><td>TCELL23:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405DSOCMABUSO0</td></tr>
<tr><td>TCELL23:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405DSOCMABUSO1</td></tr>
<tr><td>TCELL23:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405DSOCMABUSO2</td></tr>
<tr><td>TCELL23:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405DSOCMABUSO3</td></tr>
<tr><td>TCELL23:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO0</td></tr>
<tr><td>TCELL23:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO1</td></tr>
<tr><td>TCELL23:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO2</td></tr>
<tr><td>TCELL23:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO3</td></tr>
<tr><td>TCELL23:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405DSOCMABUSO0</td></tr>
<tr><td>TCELL23:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405DSOCMABUSO1</td></tr>
<tr><td>TCELL23:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405DSOCMABUSO2</td></tr>
<tr><td>TCELL23:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405DSOCMABUSO3</td></tr>
<tr><td>TCELL23:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO0</td></tr>
<tr><td>TCELL23:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO1</td></tr>
<tr><td>TCELL23:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO2</td></tr>
<tr><td>TCELL23:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405DSOCMWRDBUSO3</td></tr>
<tr><td>TCELL24:IMUX.SR0</td><td>PPC.TIEAPUUDI819</td></tr>
<tr><td>TCELL24:IMUX.SR1</td><td>PPC.TIEAPUUDI818</td></tr>
<tr><td>TCELL24:IMUX.SR2</td><td>PPC.TIEAPUUDI817</td></tr>
<tr><td>TCELL24:IMUX.SR3</td><td>PPC.TIEAPUUDI816</td></tr>
<tr><td>TCELL24:IMUX.CE0</td><td>PPC.TIEAPUUDI823</td></tr>
<tr><td>TCELL24:IMUX.CE1</td><td>PPC.TIEAPUUDI822</td></tr>
<tr><td>TCELL24:IMUX.CE2</td><td>PPC.TIEAPUUDI821</td></tr>
<tr><td>TCELL24:IMUX.CE3</td><td>PPC.TIEAPUUDI820</td></tr>
<tr><td>TCELL24:IMUX.IMUX0</td><td>PPC.PLBC405DCURDDBUS60</td></tr>
<tr><td>TCELL24:IMUX.IMUX1</td><td>PPC.PLBC405DCURDDBUS61</td></tr>
<tr><td>TCELL24:IMUX.IMUX2</td><td>PPC.PLBC405DCURDDBUS62</td></tr>
<tr><td>TCELL24:IMUX.IMUX3</td><td>PPC.PLBC405DCURDDBUS63</td></tr>
<tr><td>TCELL24:IMUX.IMUX4</td><td>PPC.PLBC405ICURDDBUS60</td></tr>
<tr><td>TCELL24:IMUX.IMUX5</td><td>PPC.PLBC405ICURDDBUS61</td></tr>
<tr><td>TCELL24:IMUX.IMUX6</td><td>PPC.PLBC405ICURDDBUS62</td></tr>
<tr><td>TCELL24:IMUX.IMUX7</td><td>PPC.PLBC405ICURDDBUS63</td></tr>
<tr><td>TCELL24:IMUX.IMUX8</td><td>PPC.TRCC405TRACEDISABLE</td></tr>
<tr><td>TCELL24:IMUX.IMUX9</td><td>PPC.TRCC405TRIGGEREVENTIN</td></tr>
<tr><td>TCELL24:IMUX.IMUX10</td><td>PPC.TSTC405APUWBBYTEENI0</td></tr>
<tr><td>TCELL24:IMUX.IMUX11</td><td>PPC.TSTC405APUWBBYTEENI1</td></tr>
<tr><td>TCELL24:IMUX.IMUX12</td><td>PPC.TSTC405APUWBBYTEENI2</td></tr>
<tr><td>TCELL24:IMUX.IMUX13</td><td>PPC.TSTC405APUWBBYTEENI3</td></tr>
<tr><td>TCELL24:IMUX.IMUX14</td><td>PPC.TSTC405ISOCMREQPENDINGI</td></tr>
<tr><td>TCELL24:IMUX.IMUX15</td><td>PPC.TSTC405ISOCMICUREADYI</td></tr>
<tr><td>TCELL24:IMUX.IMUX16</td><td>PPC.TSTC405ISOCMXLTVALIDI</td></tr>
<tr><td>TCELL24:IMUX.IMUX17</td><td>PPC.TSTC405ISOCMABORTI</td></tr>
<tr><td>TCELL24:OUT.BEST0.TMIN</td><td>PPC.C405PLBDCUWRDBUS60</td></tr>
<tr><td>TCELL24:OUT.BEST1.TMIN</td><td>PPC.C405PLBDCUWRDBUS61</td></tr>
<tr><td>TCELL24:OUT.BEST2.TMIN</td><td>PPC.C405PLBDCUWRDBUS62</td></tr>
<tr><td>TCELL24:OUT.BEST3.TMIN</td><td>PPC.C405PLBDCUWRDBUS63</td></tr>
<tr><td>TCELL24:OUT.BEST4.TMIN</td><td>PPC.C405TRCTRIGGEREVENTTYPE0</td></tr>
<tr><td>TCELL24:OUT.BEST5.TMIN</td><td>PPC.C405TRCTRIGGEREVENTTYPE1</td></tr>
<tr><td>TCELL24:OUT.BEST6.TMIN</td><td>PPC.C405TRCTRIGGEREVENTTYPE2</td></tr>
<tr><td>TCELL24:OUT.BEST7.TMIN</td><td>PPC.C405TRCTRIGGEREVENTTYPE3</td></tr>
<tr><td>TCELL24:OUT.SEC0.TMIN</td><td>PPC.C405TRCTRIGGEREVENTTYPE4</td></tr>
<tr><td>TCELL24:OUT.SEC1.TMIN</td><td>PPC.C405TRCTRIGGEREVENTTYPE5</td></tr>
<tr><td>TCELL24:OUT.SEC2.TMIN</td><td>PPC.C405TRCTRIGGEREVENTTYPE6</td></tr>
<tr><td>TCELL24:OUT.SEC3.TMIN</td><td>PPC.C405TRCTRIGGEREVENTTYPE7</td></tr>
<tr><td>TCELL24:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO24</td></tr>
<tr><td>TCELL24:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO25</td></tr>
<tr><td>TCELL24:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO26</td></tr>
<tr><td>TCELL24:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO27</td></tr>
<tr><td>TCELL24:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO28</td></tr>
<tr><td>TCELL24:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO29</td></tr>
<tr><td>TCELL24:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO30</td></tr>
<tr><td>TCELL24:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO31</td></tr>
<tr><td>TCELL24:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO24</td></tr>
<tr><td>TCELL24:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO25</td></tr>
<tr><td>TCELL24:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO26</td></tr>
<tr><td>TCELL24:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO27</td></tr>
<tr><td>TCELL24:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO28</td></tr>
<tr><td>TCELL24:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO29</td></tr>
<tr><td>TCELL24:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO30</td></tr>
<tr><td>TCELL24:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO31</td></tr>
<tr><td>TCELL25:IMUX.SR0</td><td>PPC.TIEAPUUDI811</td></tr>
<tr><td>TCELL25:IMUX.SR1</td><td>PPC.TIEAPUUDI810</td></tr>
<tr><td>TCELL25:IMUX.SR2</td><td>PPC.TIEAPUUDI89</td></tr>
<tr><td>TCELL25:IMUX.SR3</td><td>PPC.TIEAPUUDI88</td></tr>
<tr><td>TCELL25:IMUX.CE0</td><td>PPC.TIEAPUUDI815</td></tr>
<tr><td>TCELL25:IMUX.CE1</td><td>PPC.TIEAPUUDI814</td></tr>
<tr><td>TCELL25:IMUX.CE2</td><td>PPC.TIEAPUUDI813</td></tr>
<tr><td>TCELL25:IMUX.CE3</td><td>PPC.TIEAPUUDI812</td></tr>
<tr><td>TCELL25:IMUX.IMUX0</td><td>PPC.PLBC405DCURDDBUS56</td></tr>
<tr><td>TCELL25:IMUX.IMUX1</td><td>PPC.PLBC405DCURDDBUS57</td></tr>
<tr><td>TCELL25:IMUX.IMUX2</td><td>PPC.PLBC405DCURDDBUS58</td></tr>
<tr><td>TCELL25:IMUX.IMUX3</td><td>PPC.PLBC405DCURDDBUS59</td></tr>
<tr><td>TCELL25:IMUX.IMUX4</td><td>PPC.PLBC405ICURDDBUS56</td></tr>
<tr><td>TCELL25:IMUX.IMUX5</td><td>PPC.PLBC405ICURDDBUS57</td></tr>
<tr><td>TCELL25:IMUX.IMUX6</td><td>PPC.PLBC405ICURDDBUS58</td></tr>
<tr><td>TCELL25:IMUX.IMUX7</td><td>PPC.PLBC405ICURDDBUS59</td></tr>
<tr><td>TCELL25:IMUX.IMUX8</td><td>PPC.TSTC405APUEXERBDATAI24</td></tr>
<tr><td>TCELL25:IMUX.IMUX9</td><td>PPC.TSTC405APUEXERBDATAI25</td></tr>
<tr><td>TCELL25:IMUX.IMUX10</td><td>PPC.TSTC405APUEXERBDATAI26</td></tr>
<tr><td>TCELL25:IMUX.IMUX11</td><td>PPC.TSTC405APUEXERBDATAI27</td></tr>
<tr><td>TCELL25:IMUX.IMUX12</td><td>PPC.TSTC405APUEXERBDATAI28</td></tr>
<tr><td>TCELL25:IMUX.IMUX13</td><td>PPC.TSTC405APUEXERBDATAI29</td></tr>
<tr><td>TCELL25:IMUX.IMUX14</td><td>PPC.TSTC405APUEXERBDATAI30</td></tr>
<tr><td>TCELL25:IMUX.IMUX15</td><td>PPC.TSTC405APUEXERBDATAI31</td></tr>
<tr><td>TCELL25:IMUX.IMUX16</td><td>PPC.TSTC405APUEXELOADDBUSI28</td></tr>
<tr><td>TCELL25:IMUX.IMUX17</td><td>PPC.TSTC405APUEXELOADDBUSI29</td></tr>
<tr><td>TCELL25:IMUX.IMUX18</td><td>PPC.TSTC405APUEXELOADDBUSI30</td></tr>
<tr><td>TCELL25:IMUX.IMUX19</td><td>PPC.TSTC405APUEXELOADDBUSI31</td></tr>
<tr><td>TCELL25:OUT.BEST0.TMIN</td><td>PPC.C405PLBDCUWRDBUS56</td></tr>
<tr><td>TCELL25:OUT.BEST1.TMIN</td><td>PPC.C405PLBDCUWRDBUS57</td></tr>
<tr><td>TCELL25:OUT.BEST2.TMIN</td><td>PPC.C405PLBDCUWRDBUS58</td></tr>
<tr><td>TCELL25:OUT.BEST3.TMIN</td><td>PPC.C405PLBDCUWRDBUS59</td></tr>
<tr><td>TCELL25:OUT.BEST4.TMIN</td><td>PPC.C405TRCTRIGGEREVENTTYPE8</td></tr>
<tr><td>TCELL25:OUT.BEST5.TMIN</td><td>PPC.C405TRCTRIGGEREVENTTYPE9</td></tr>
<tr><td>TCELL25:OUT.BEST6.TMIN</td><td>PPC.C405TRCTRIGGEREVENTTYPE10</td></tr>
<tr><td>TCELL25:OUT.BEST7.TMIN</td><td>PPC.C405TRCTRIGGEREVENTOUT</td></tr>
<tr><td>TCELL25:OUT.SEC0.TMIN</td><td>PPC.C405TRCTRACESTATUS0</td></tr>
<tr><td>TCELL25:OUT.SEC1.TMIN</td><td>PPC.C405TRCTRACESTATUS1</td></tr>
<tr><td>TCELL25:OUT.SEC2.TMIN</td><td>PPC.C405TRCTRACESTATUS2</td></tr>
<tr><td>TCELL25:OUT.SEC3.TMIN</td><td>PPC.C405TRCTRACESTATUS3</td></tr>
<tr><td>TCELL25:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO16</td></tr>
<tr><td>TCELL25:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO17</td></tr>
<tr><td>TCELL25:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO18</td></tr>
<tr><td>TCELL25:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO19</td></tr>
<tr><td>TCELL25:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO20</td></tr>
<tr><td>TCELL25:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO21</td></tr>
<tr><td>TCELL25:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO22</td></tr>
<tr><td>TCELL25:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO23</td></tr>
<tr><td>TCELL25:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO16</td></tr>
<tr><td>TCELL25:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO17</td></tr>
<tr><td>TCELL25:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO18</td></tr>
<tr><td>TCELL25:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO19</td></tr>
<tr><td>TCELL25:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO20</td></tr>
<tr><td>TCELL25:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO21</td></tr>
<tr><td>TCELL25:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO22</td></tr>
<tr><td>TCELL25:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO23</td></tr>
<tr><td>TCELL26:IMUX.SR0</td><td>PPC.TIEAPUUDI83</td></tr>
<tr><td>TCELL26:IMUX.SR1</td><td>PPC.TIEAPUUDI82</td></tr>
<tr><td>TCELL26:IMUX.SR2</td><td>PPC.TIEAPUUDI81</td></tr>
<tr><td>TCELL26:IMUX.SR3</td><td>PPC.TIEAPUUDI80</td></tr>
<tr><td>TCELL26:IMUX.CE0</td><td>PPC.TIEAPUUDI87</td></tr>
<tr><td>TCELL26:IMUX.CE1</td><td>PPC.TIEAPUUDI86</td></tr>
<tr><td>TCELL26:IMUX.CE2</td><td>PPC.TIEAPUUDI85</td></tr>
<tr><td>TCELL26:IMUX.CE3</td><td>PPC.TIEAPUUDI84</td></tr>
<tr><td>TCELL26:IMUX.IMUX0</td><td>PPC.PLBC405DCURDDBUS52</td></tr>
<tr><td>TCELL26:IMUX.IMUX1</td><td>PPC.PLBC405DCURDDBUS53</td></tr>
<tr><td>TCELL26:IMUX.IMUX2</td><td>PPC.PLBC405DCURDDBUS54</td></tr>
<tr><td>TCELL26:IMUX.IMUX3</td><td>PPC.PLBC405DCURDDBUS55</td></tr>
<tr><td>TCELL26:IMUX.IMUX4</td><td>PPC.PLBC405ICURDDBUS52</td></tr>
<tr><td>TCELL26:IMUX.IMUX5</td><td>PPC.PLBC405ICURDDBUS53</td></tr>
<tr><td>TCELL26:IMUX.IMUX6</td><td>PPC.PLBC405ICURDDBUS54</td></tr>
<tr><td>TCELL26:IMUX.IMUX7</td><td>PPC.PLBC405ICURDDBUS55</td></tr>
<tr><td>TCELL26:IMUX.IMUX8</td><td>PPC.TSTC405APUEXELOADDBUSI20</td></tr>
<tr><td>TCELL26:IMUX.IMUX9</td><td>PPC.TSTC405APUEXELOADDBUSI21</td></tr>
<tr><td>TCELL26:IMUX.IMUX10</td><td>PPC.TSTC405APUEXELOADDBUSI22</td></tr>
<tr><td>TCELL26:IMUX.IMUX11</td><td>PPC.TSTC405APUEXELOADDBUSI23</td></tr>
<tr><td>TCELL26:IMUX.IMUX12</td><td>PPC.TSTC405APUEXELOADDBUSI24</td></tr>
<tr><td>TCELL26:IMUX.IMUX13</td><td>PPC.TSTC405APUEXELOADDBUSI25</td></tr>
<tr><td>TCELL26:IMUX.IMUX14</td><td>PPC.TSTC405APUEXELOADDBUSI26</td></tr>
<tr><td>TCELL26:IMUX.IMUX15</td><td>PPC.TSTC405APUEXELOADDBUSI27</td></tr>
<tr><td>TCELL26:IMUX.IMUX16</td><td>PPC.TSTC405APUEXERBDATAI20</td></tr>
<tr><td>TCELL26:IMUX.IMUX17</td><td>PPC.TSTC405APUEXERBDATAI21</td></tr>
<tr><td>TCELL26:IMUX.IMUX18</td><td>PPC.TSTC405APUEXERBDATAI22</td></tr>
<tr><td>TCELL26:IMUX.IMUX19</td><td>PPC.TSTC405APUEXERBDATAI23</td></tr>
<tr><td>TCELL26:OUT.BEST0.TMIN</td><td>PPC.C405PLBDCUWRDBUS52</td></tr>
<tr><td>TCELL26:OUT.BEST1.TMIN</td><td>PPC.C405PLBDCUWRDBUS53</td></tr>
<tr><td>TCELL26:OUT.BEST2.TMIN</td><td>PPC.C405PLBDCUWRDBUS54</td></tr>
<tr><td>TCELL26:OUT.BEST3.TMIN</td><td>PPC.C405PLBDCUWRDBUS55</td></tr>
<tr><td>TCELL26:OUT.BEST4.TMIN</td><td>PPC.C405PLBDCUBE4</td></tr>
<tr><td>TCELL26:OUT.BEST5.TMIN</td><td>PPC.C405PLBDCUBE5</td></tr>
<tr><td>TCELL26:OUT.BEST6.TMIN</td><td>PPC.C405PLBDCUBE6</td></tr>
<tr><td>TCELL26:OUT.BEST7.TMIN</td><td>PPC.C405PLBDCUBE7</td></tr>
<tr><td>TCELL26:OUT.SEC0.TMIN</td><td>PPC.C405PLBICUSIZE2</td></tr>
<tr><td>TCELL26:OUT.SEC1.TMIN</td><td>PPC.C405PLBICUSIZE3</td></tr>
<tr><td>TCELL26:OUT.SEC2.TMIN</td><td>PPC.C405PLBICUU0ATTR</td></tr>
<tr><td>TCELL26:OUT.SEC3.TMIN</td><td>PPC.C405TRCCYCLE</td></tr>
<tr><td>TCELL26:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO8</td></tr>
<tr><td>TCELL26:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO9</td></tr>
<tr><td>TCELL26:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO10</td></tr>
<tr><td>TCELL26:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO11</td></tr>
<tr><td>TCELL26:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO12</td></tr>
<tr><td>TCELL26:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO13</td></tr>
<tr><td>TCELL26:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO14</td></tr>
<tr><td>TCELL26:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO15</td></tr>
<tr><td>TCELL26:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO8</td></tr>
<tr><td>TCELL26:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO9</td></tr>
<tr><td>TCELL26:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO10</td></tr>
<tr><td>TCELL26:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO11</td></tr>
<tr><td>TCELL26:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO12</td></tr>
<tr><td>TCELL26:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO13</td></tr>
<tr><td>TCELL26:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO14</td></tr>
<tr><td>TCELL26:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO15</td></tr>
<tr><td>TCELL27:IMUX.SR0</td><td>PPC.TIEAPUUDI719</td></tr>
<tr><td>TCELL27:IMUX.SR1</td><td>PPC.TIEAPUUDI718</td></tr>
<tr><td>TCELL27:IMUX.SR2</td><td>PPC.TIEAPUUDI717</td></tr>
<tr><td>TCELL27:IMUX.SR3</td><td>PPC.TIEAPUUDI716</td></tr>
<tr><td>TCELL27:IMUX.CE0</td><td>PPC.TIEAPUUDI723</td></tr>
<tr><td>TCELL27:IMUX.CE1</td><td>PPC.TIEAPUUDI722</td></tr>
<tr><td>TCELL27:IMUX.CE2</td><td>PPC.TIEAPUUDI721</td></tr>
<tr><td>TCELL27:IMUX.CE3</td><td>PPC.TIEAPUUDI720</td></tr>
<tr><td>TCELL27:IMUX.IMUX0</td><td>PPC.PLBC405DCURDDBUS48</td></tr>
<tr><td>TCELL27:IMUX.IMUX1</td><td>PPC.PLBC405DCURDDBUS49</td></tr>
<tr><td>TCELL27:IMUX.IMUX2</td><td>PPC.PLBC405DCURDDBUS50</td></tr>
<tr><td>TCELL27:IMUX.IMUX3</td><td>PPC.PLBC405DCURDDBUS51</td></tr>
<tr><td>TCELL27:IMUX.IMUX4</td><td>PPC.PLBC405ICURDDBUS48</td></tr>
<tr><td>TCELL27:IMUX.IMUX5</td><td>PPC.PLBC405ICURDDBUS49</td></tr>
<tr><td>TCELL27:IMUX.IMUX6</td><td>PPC.PLBC405ICURDDBUS50</td></tr>
<tr><td>TCELL27:IMUX.IMUX7</td><td>PPC.PLBC405ICURDDBUS51</td></tr>
<tr><td>TCELL27:IMUX.IMUX8</td><td>PPC.TSTC405DCRABUSI0</td></tr>
<tr><td>TCELL27:IMUX.IMUX9</td><td>PPC.TSTC405DCRABUSI1</td></tr>
<tr><td>TCELL27:IMUX.IMUX10</td><td>PPC.TSTC405DCRABUSI2</td></tr>
<tr><td>TCELL27:IMUX.IMUX11</td><td>PPC.TSTC405DCRABUSI3</td></tr>
<tr><td>TCELL27:IMUX.IMUX12</td><td>PPC.TSTC405APUEXELOADDBUSI16</td></tr>
<tr><td>TCELL27:IMUX.IMUX13</td><td>PPC.TSTC405APUEXELOADDBUSI17</td></tr>
<tr><td>TCELL27:IMUX.IMUX14</td><td>PPC.TSTC405APUEXELOADDBUSI18</td></tr>
<tr><td>TCELL27:IMUX.IMUX15</td><td>PPC.TSTC405APUEXELOADDBUSI19</td></tr>
<tr><td>TCELL27:IMUX.IMUX16</td><td>PPC.TSTC405APUEXERBDATAI16</td></tr>
<tr><td>TCELL27:IMUX.IMUX17</td><td>PPC.TSTC405APUEXERBDATAI17</td></tr>
<tr><td>TCELL27:IMUX.IMUX18</td><td>PPC.TSTC405APUEXERBDATAI18</td></tr>
<tr><td>TCELL27:IMUX.IMUX19</td><td>PPC.TSTC405APUEXERBDATAI19</td></tr>
<tr><td>TCELL27:OUT.BEST0.TMIN</td><td>PPC.C405PLBDCUWRDBUS48</td></tr>
<tr><td>TCELL27:OUT.BEST1.TMIN</td><td>PPC.C405PLBDCUWRDBUS49</td></tr>
<tr><td>TCELL27:OUT.BEST2.TMIN</td><td>PPC.C405PLBDCUWRDBUS50</td></tr>
<tr><td>TCELL27:OUT.BEST3.TMIN</td><td>PPC.C405PLBDCUWRDBUS51</td></tr>
<tr><td>TCELL27:OUT.BEST4.TMIN</td><td>PPC.C405PLBICUREQUEST</td></tr>
<tr><td>TCELL27:OUT.BEST5.TMIN</td><td>PPC.C405PLBICUPRIORITY0</td></tr>
<tr><td>TCELL27:OUT.BEST6.TMIN</td><td>PPC.C405PLBICUPRIORITY1</td></tr>
<tr><td>TCELL27:OUT.BEST7.TMIN</td><td>PPC.C405PLBICUABORT</td></tr>
<tr><td>TCELL27:OUT.SEC0.TMIN</td><td>PPC.C405PLBDCUSIZE2</td></tr>
<tr><td>TCELL27:OUT.SEC1.TMIN</td><td>PPC.C405PLBDCUU0ATTR</td></tr>
<tr><td>TCELL27:OUT.SEC2.TMIN</td><td>PPC.C405PLBDCUCACHEABLE</td></tr>
<tr><td>TCELL27:OUT.SEC3.TMIN</td><td>PPC.C405PLBICUCACHEABLE</td></tr>
<tr><td>TCELL27:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO0</td></tr>
<tr><td>TCELL27:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO1</td></tr>
<tr><td>TCELL27:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO2</td></tr>
<tr><td>TCELL27:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO3</td></tr>
<tr><td>TCELL27:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO4</td></tr>
<tr><td>TCELL27:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO5</td></tr>
<tr><td>TCELL27:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO6</td></tr>
<tr><td>TCELL27:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO7</td></tr>
<tr><td>TCELL27:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO0</td></tr>
<tr><td>TCELL27:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO1</td></tr>
<tr><td>TCELL27:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO2</td></tr>
<tr><td>TCELL27:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO3</td></tr>
<tr><td>TCELL27:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO4</td></tr>
<tr><td>TCELL27:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO5</td></tr>
<tr><td>TCELL27:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO6</td></tr>
<tr><td>TCELL27:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTISOCMC405READDATAOUTO7</td></tr>
<tr><td>TCELL28:IMUX.SR0</td><td>PPC.TIEAPUUDI711</td></tr>
<tr><td>TCELL28:IMUX.SR1</td><td>PPC.TIEAPUUDI710</td></tr>
<tr><td>TCELL28:IMUX.SR2</td><td>PPC.TIEAPUUDI79</td></tr>
<tr><td>TCELL28:IMUX.SR3</td><td>PPC.TIEAPUUDI78</td></tr>
<tr><td>TCELL28:IMUX.CE0</td><td>PPC.TIEAPUUDI715</td></tr>
<tr><td>TCELL28:IMUX.CE1</td><td>PPC.TIEAPUUDI714</td></tr>
<tr><td>TCELL28:IMUX.CE2</td><td>PPC.TIEAPUUDI713</td></tr>
<tr><td>TCELL28:IMUX.CE3</td><td>PPC.TIEAPUUDI712</td></tr>
<tr><td>TCELL28:IMUX.IMUX0</td><td>PPC.PLBC405DCURDDBUS44</td></tr>
<tr><td>TCELL28:IMUX.IMUX1</td><td>PPC.PLBC405DCURDDBUS45</td></tr>
<tr><td>TCELL28:IMUX.IMUX2</td><td>PPC.PLBC405DCURDDBUS46</td></tr>
<tr><td>TCELL28:IMUX.IMUX3</td><td>PPC.PLBC405DCURDDBUS47</td></tr>
<tr><td>TCELL28:IMUX.IMUX4</td><td>PPC.PLBC405ICURDDBUS44</td></tr>
<tr><td>TCELL28:IMUX.IMUX5</td><td>PPC.PLBC405ICURDDBUS45</td></tr>
<tr><td>TCELL28:IMUX.IMUX6</td><td>PPC.PLBC405ICURDDBUS46</td></tr>
<tr><td>TCELL28:IMUX.IMUX7</td><td>PPC.PLBC405ICURDDBUS47</td></tr>
<tr><td>TCELL28:IMUX.IMUX8</td><td>PPC.TSTC405DCRABUSI4</td></tr>
<tr><td>TCELL28:IMUX.IMUX9</td><td>PPC.TSTC405DCRABUSI5</td></tr>
<tr><td>TCELL28:IMUX.IMUX10</td><td>PPC.TSTC405DCRABUSI6</td></tr>
<tr><td>TCELL28:IMUX.IMUX11</td><td>PPC.TSTC405DCRABUSI7</td></tr>
<tr><td>TCELL28:IMUX.IMUX12</td><td>PPC.TSTC405APUEXELOADDBUSI12</td></tr>
<tr><td>TCELL28:IMUX.IMUX13</td><td>PPC.TSTC405APUEXELOADDBUSI13</td></tr>
<tr><td>TCELL28:IMUX.IMUX14</td><td>PPC.TSTC405APUEXELOADDBUSI14</td></tr>
<tr><td>TCELL28:IMUX.IMUX15</td><td>PPC.TSTC405APUEXELOADDBUSI15</td></tr>
<tr><td>TCELL28:IMUX.IMUX16</td><td>PPC.TSTC405APUEXERBDATAI12</td></tr>
<tr><td>TCELL28:IMUX.IMUX17</td><td>PPC.TSTC405APUEXERBDATAI13</td></tr>
<tr><td>TCELL28:IMUX.IMUX18</td><td>PPC.TSTC405APUEXERBDATAI14</td></tr>
<tr><td>TCELL28:IMUX.IMUX19</td><td>PPC.TSTC405APUEXERBDATAI15</td></tr>
<tr><td>TCELL28:OUT.BEST0.TMIN</td><td>PPC.C405PLBDCUWRDBUS44</td></tr>
<tr><td>TCELL28:OUT.BEST1.TMIN</td><td>PPC.C405PLBDCUWRDBUS45</td></tr>
<tr><td>TCELL28:OUT.BEST2.TMIN</td><td>PPC.C405PLBDCUWRDBUS46</td></tr>
<tr><td>TCELL28:OUT.BEST3.TMIN</td><td>PPC.C405PLBDCUWRDBUS47</td></tr>
<tr><td>TCELL28:OUT.BEST4.TMIN</td><td>PPC.C405PLBDCUABUS28</td></tr>
<tr><td>TCELL28:OUT.BEST5.TMIN</td><td>PPC.C405PLBDCUABUS29</td></tr>
<tr><td>TCELL28:OUT.BEST6.TMIN</td><td>PPC.C405PLBDCUABUS30</td></tr>
<tr><td>TCELL28:OUT.BEST7.TMIN</td><td>PPC.C405PLBDCUABUS31</td></tr>
<tr><td>TCELL28:OUT.SEC0.TMIN</td><td>PPC.C405PLBICUABUS28</td></tr>
<tr><td>TCELL28:OUT.SEC1.TMIN</td><td>PPC.C405PLBICUABUS29</td></tr>
<tr><td>TCELL28:OUT.SEC2.TMIN</td><td>PPC.TSTAPUC405EXEXEROVO</td></tr>
<tr><td>TCELL28:OUT.SEC3.TMIN</td><td>PPC.TSTAPUC405EXCEPTIONO</td></tr>
<tr><td>TCELL28:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTAPUC405EXEBLOCKINGMCOO</td></tr>
<tr><td>TCELL28:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTAPUC405EXENONBLOCKINGMCOO</td></tr>
<tr><td>TCELL28:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTAPUC405EXEBUSYO</td></tr>
<tr><td>TCELL28:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTAPUC405EXEXERCAO</td></tr>
<tr><td>TCELL28:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTAPUC405DCDTRAPLEO</td></tr>
<tr><td>TCELL28:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTAPUC405EXELDDEPENDO</td></tr>
<tr><td>TCELL28:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTAPUC405WBLDDEPENDO</td></tr>
<tr><td>TCELL28:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTAPUC405LWBLDDEPENDO</td></tr>
<tr><td>TCELL28:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTAPUC405EXEBLOCKINGMCOO</td></tr>
<tr><td>TCELL28:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTAPUC405EXENONBLOCKINGMCOO</td></tr>
<tr><td>TCELL28:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTAPUC405EXEBUSYO</td></tr>
<tr><td>TCELL28:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTAPUC405EXEXERCAO</td></tr>
<tr><td>TCELL28:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTAPUC405DCDTRAPLEO</td></tr>
<tr><td>TCELL28:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTAPUC405EXELDDEPENDO</td></tr>
<tr><td>TCELL28:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTAPUC405WBLDDEPENDO</td></tr>
<tr><td>TCELL28:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTAPUC405LWBLDDEPENDO</td></tr>
<tr><td>TCELL29:IMUX.SR0</td><td>PPC.TIEAPUUDI73</td></tr>
<tr><td>TCELL29:IMUX.SR1</td><td>PPC.TIEAPUUDI72</td></tr>
<tr><td>TCELL29:IMUX.SR2</td><td>PPC.TIEAPUUDI71</td></tr>
<tr><td>TCELL29:IMUX.SR3</td><td>PPC.TIEAPUUDI70</td></tr>
<tr><td>TCELL29:IMUX.CE0</td><td>PPC.TIEAPUUDI77</td></tr>
<tr><td>TCELL29:IMUX.CE1</td><td>PPC.TIEAPUUDI76</td></tr>
<tr><td>TCELL29:IMUX.CE2</td><td>PPC.TIEAPUUDI75</td></tr>
<tr><td>TCELL29:IMUX.CE3</td><td>PPC.TIEAPUUDI74</td></tr>
<tr><td>TCELL29:IMUX.IMUX0</td><td>PPC.PLBC405DCURDDBUS40</td></tr>
<tr><td>TCELL29:IMUX.IMUX1</td><td>PPC.PLBC405DCURDDBUS41</td></tr>
<tr><td>TCELL29:IMUX.IMUX2</td><td>PPC.PLBC405DCURDDBUS42</td></tr>
<tr><td>TCELL29:IMUX.IMUX3</td><td>PPC.PLBC405DCURDDBUS43</td></tr>
<tr><td>TCELL29:IMUX.IMUX4</td><td>PPC.PLBC405ICURDDBUS40</td></tr>
<tr><td>TCELL29:IMUX.IMUX5</td><td>PPC.PLBC405ICURDDBUS41</td></tr>
<tr><td>TCELL29:IMUX.IMUX6</td><td>PPC.PLBC405ICURDDBUS42</td></tr>
<tr><td>TCELL29:IMUX.IMUX7</td><td>PPC.PLBC405ICURDDBUS43</td></tr>
<tr><td>TCELL29:IMUX.IMUX8</td><td>PPC.TSTC405DCRABUSI8</td></tr>
<tr><td>TCELL29:IMUX.IMUX9</td><td>PPC.TSTC405DCRABUSI9</td></tr>
<tr><td>TCELL29:IMUX.IMUX10</td><td>PPC.TSTC405DCRREADI</td></tr>
<tr><td>TCELL29:IMUX.IMUX11</td><td>PPC.TSTC405DCRWRITEI</td></tr>
<tr><td>TCELL29:IMUX.IMUX12</td><td>PPC.TSTC405APUEXELOADDBUSI8</td></tr>
<tr><td>TCELL29:IMUX.IMUX13</td><td>PPC.TSTC405APUEXELOADDBUSI9</td></tr>
<tr><td>TCELL29:IMUX.IMUX14</td><td>PPC.TSTC405APUEXELOADDBUSI10</td></tr>
<tr><td>TCELL29:IMUX.IMUX15</td><td>PPC.TSTC405APUEXELOADDBUSI11</td></tr>
<tr><td>TCELL29:IMUX.IMUX16</td><td>PPC.TSTC405APUEXERBDATAI8</td></tr>
<tr><td>TCELL29:IMUX.IMUX17</td><td>PPC.TSTC405APUEXERBDATAI9</td></tr>
<tr><td>TCELL29:IMUX.IMUX18</td><td>PPC.TSTC405APUEXERBDATAI10</td></tr>
<tr><td>TCELL29:IMUX.IMUX19</td><td>PPC.TSTC405APUEXERBDATAI11</td></tr>
<tr><td>TCELL29:OUT.BEST0.TMIN</td><td>PPC.C405PLBDCUWRDBUS40</td></tr>
<tr><td>TCELL29:OUT.BEST1.TMIN</td><td>PPC.C405PLBDCUWRDBUS41</td></tr>
<tr><td>TCELL29:OUT.BEST2.TMIN</td><td>PPC.C405PLBDCUWRDBUS42</td></tr>
<tr><td>TCELL29:OUT.BEST3.TMIN</td><td>PPC.C405PLBDCUWRDBUS43</td></tr>
<tr><td>TCELL29:OUT.BEST4.TMIN</td><td>PPC.C405PLBDCUABUS24</td></tr>
<tr><td>TCELL29:OUT.BEST5.TMIN</td><td>PPC.C405PLBDCUABUS25</td></tr>
<tr><td>TCELL29:OUT.BEST6.TMIN</td><td>PPC.C405PLBDCUABUS26</td></tr>
<tr><td>TCELL29:OUT.BEST7.TMIN</td><td>PPC.C405PLBDCUABUS27</td></tr>
<tr><td>TCELL29:OUT.SEC0.TMIN</td><td>PPC.C405PLBICUABUS24</td></tr>
<tr><td>TCELL29:OUT.SEC1.TMIN</td><td>PPC.C405PLBICUABUS25</td></tr>
<tr><td>TCELL29:OUT.SEC2.TMIN</td><td>PPC.C405PLBICUABUS26</td></tr>
<tr><td>TCELL29:OUT.SEC3.TMIN</td><td>PPC.C405PLBICUABUS27</td></tr>
<tr><td>TCELL29:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTAPUC405DCDLDSTWDO</td></tr>
<tr><td>TCELL29:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTAPUC405DCDLDSTDWO</td></tr>
<tr><td>TCELL29:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTAPUC405DCDLDSTQWO</td></tr>
<tr><td>TCELL29:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTAPUC405DCDTRAPBEO</td></tr>
<tr><td>TCELL29:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTAPUC405DCDCRENO</td></tr>
<tr><td>TCELL29:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTAPUC405DCDUPDATEO</td></tr>
<tr><td>TCELL29:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTAPUC405SLEEPREQO</td></tr>
<tr><td>TCELL29:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTAPUC405DCDLDSTHWO</td></tr>
<tr><td>TCELL29:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTAPUC405DCDLDSTWDO</td></tr>
<tr><td>TCELL29:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTAPUC405DCDLDSTDWO</td></tr>
<tr><td>TCELL29:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTAPUC405DCDLDSTQWO</td></tr>
<tr><td>TCELL29:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTAPUC405DCDTRAPBEO</td></tr>
<tr><td>TCELL29:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTAPUC405DCDCRENO</td></tr>
<tr><td>TCELL29:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTAPUC405DCDUPDATEO</td></tr>
<tr><td>TCELL29:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTAPUC405SLEEPREQO</td></tr>
<tr><td>TCELL29:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTAPUC405DCDLDSTHWO</td></tr>
<tr><td>TCELL30:IMUX.SR0</td><td>PPC.TIEAPUUDI619</td></tr>
<tr><td>TCELL30:IMUX.SR1</td><td>PPC.TIEAPUUDI618</td></tr>
<tr><td>TCELL30:IMUX.SR2</td><td>PPC.TIEAPUUDI617</td></tr>
<tr><td>TCELL30:IMUX.SR3</td><td>PPC.TIEAPUUDI616</td></tr>
<tr><td>TCELL30:IMUX.CE0</td><td>PPC.TIEAPUUDI623</td></tr>
<tr><td>TCELL30:IMUX.CE1</td><td>PPC.TIEAPUUDI622</td></tr>
<tr><td>TCELL30:IMUX.CE2</td><td>PPC.TIEAPUUDI621</td></tr>
<tr><td>TCELL30:IMUX.CE3</td><td>PPC.TIEAPUUDI620</td></tr>
<tr><td>TCELL30:IMUX.IMUX0</td><td>PPC.PLBC405DCURDDBUS36</td></tr>
<tr><td>TCELL30:IMUX.IMUX1</td><td>PPC.PLBC405DCURDDBUS37</td></tr>
<tr><td>TCELL30:IMUX.IMUX2</td><td>PPC.PLBC405DCURDDBUS38</td></tr>
<tr><td>TCELL30:IMUX.IMUX3</td><td>PPC.PLBC405DCURDDBUS39</td></tr>
<tr><td>TCELL30:IMUX.IMUX4</td><td>PPC.PLBC405ICURDDBUS36</td></tr>
<tr><td>TCELL30:IMUX.IMUX5</td><td>PPC.PLBC405ICURDDBUS37</td></tr>
<tr><td>TCELL30:IMUX.IMUX6</td><td>PPC.PLBC405ICURDDBUS38</td></tr>
<tr><td>TCELL30:IMUX.IMUX7</td><td>PPC.PLBC405ICURDDBUS39</td></tr>
<tr><td>TCELL30:IMUX.IMUX8</td><td>PPC.PLBC405ICURDWDADDR1</td></tr>
<tr><td>TCELL30:IMUX.IMUX9</td><td>PPC.PLBC405ICURDWDADDR2</td></tr>
<tr><td>TCELL30:IMUX.IMUX10</td><td>PPC.PLBC405ICURDWDADDR3</td></tr>
<tr><td>TCELL30:IMUX.IMUX11</td><td>PPC.PLBC405ICURDDACK</td></tr>
<tr><td>TCELL30:IMUX.IMUX12</td><td>PPC.TSTC405APUEXELOADDBUSI4</td></tr>
<tr><td>TCELL30:IMUX.IMUX13</td><td>PPC.TSTC405APUEXELOADDBUSI5</td></tr>
<tr><td>TCELL30:IMUX.IMUX14</td><td>PPC.TSTC405APUEXELOADDBUSI6</td></tr>
<tr><td>TCELL30:IMUX.IMUX15</td><td>PPC.TSTC405APUEXELOADDBUSI7</td></tr>
<tr><td>TCELL30:IMUX.IMUX16</td><td>PPC.TSTC405APUEXERBDATAI4</td></tr>
<tr><td>TCELL30:IMUX.IMUX17</td><td>PPC.TSTC405APUEXERBDATAI5</td></tr>
<tr><td>TCELL30:IMUX.IMUX18</td><td>PPC.TSTC405APUEXERBDATAI6</td></tr>
<tr><td>TCELL30:IMUX.IMUX19</td><td>PPC.TSTC405APUEXERBDATAI7</td></tr>
<tr><td>TCELL30:OUT.BEST0.TMIN</td><td>PPC.C405PLBDCUWRDBUS36</td></tr>
<tr><td>TCELL30:OUT.BEST1.TMIN</td><td>PPC.C405PLBDCUWRDBUS37</td></tr>
<tr><td>TCELL30:OUT.BEST2.TMIN</td><td>PPC.C405PLBDCUWRDBUS38</td></tr>
<tr><td>TCELL30:OUT.BEST3.TMIN</td><td>PPC.C405PLBDCUWRDBUS39</td></tr>
<tr><td>TCELL30:OUT.BEST4.TMIN</td><td>PPC.C405PLBDCUABUS20</td></tr>
<tr><td>TCELL30:OUT.BEST5.TMIN</td><td>PPC.C405PLBDCUABUS21</td></tr>
<tr><td>TCELL30:OUT.BEST6.TMIN</td><td>PPC.C405PLBDCUABUS22</td></tr>
<tr><td>TCELL30:OUT.BEST7.TMIN</td><td>PPC.C405PLBDCUABUS23</td></tr>
<tr><td>TCELL30:OUT.SEC0.TMIN</td><td>PPC.C405PLBICUABUS20</td></tr>
<tr><td>TCELL30:OUT.SEC1.TMIN</td><td>PPC.C405PLBICUABUS21</td></tr>
<tr><td>TCELL30:OUT.SEC2.TMIN</td><td>PPC.C405PLBICUABUS22</td></tr>
<tr><td>TCELL30:OUT.SEC3.TMIN</td><td>PPC.C405PLBICUABUS23</td></tr>
<tr><td>TCELL30:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTAPUC405DCDSTOREO</td></tr>
<tr><td>TCELL30:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTAPUC405DCDXERCAENO</td></tr>
<tr><td>TCELL30:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTAPUC405DCDXEROVENO</td></tr>
<tr><td>TCELL30:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTAPUC405DCDPRIVOPO</td></tr>
<tr><td>TCELL30:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTAPUC405EXECRO0</td></tr>
<tr><td>TCELL30:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTAPUC405EXECRO1</td></tr>
<tr><td>TCELL30:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTAPUC405EXECRO2</td></tr>
<tr><td>TCELL30:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTAPUC405EXECRO3</td></tr>
<tr><td>TCELL30:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTAPUC405DCDSTOREO</td></tr>
<tr><td>TCELL30:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTAPUC405DCDXERCAENO</td></tr>
<tr><td>TCELL30:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTAPUC405DCDXEROVENO</td></tr>
<tr><td>TCELL30:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTAPUC405DCDPRIVOPO</td></tr>
<tr><td>TCELL30:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTAPUC405EXECRO0</td></tr>
<tr><td>TCELL30:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTAPUC405EXECRO1</td></tr>
<tr><td>TCELL30:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTAPUC405EXECRO2</td></tr>
<tr><td>TCELL30:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTAPUC405EXECRO3</td></tr>
<tr><td>TCELL31:IMUX.SR0</td><td>PPC.TIEAPUUDI611</td></tr>
<tr><td>TCELL31:IMUX.SR1</td><td>PPC.TIEAPUUDI610</td></tr>
<tr><td>TCELL31:IMUX.SR2</td><td>PPC.TIEAPUUDI69</td></tr>
<tr><td>TCELL31:IMUX.SR3</td><td>PPC.TIEAPUUDI68</td></tr>
<tr><td>TCELL31:IMUX.CE0</td><td>PPC.TIEAPUUDI615</td></tr>
<tr><td>TCELL31:IMUX.CE1</td><td>PPC.TIEAPUUDI614</td></tr>
<tr><td>TCELL31:IMUX.CE2</td><td>PPC.TIEAPUUDI613</td></tr>
<tr><td>TCELL31:IMUX.CE3</td><td>PPC.TIEAPUUDI612</td></tr>
<tr><td>TCELL31:IMUX.IMUX0</td><td>PPC.PLBC405DCURDDBUS32</td></tr>
<tr><td>TCELL31:IMUX.IMUX1</td><td>PPC.PLBC405DCURDDBUS33</td></tr>
<tr><td>TCELL31:IMUX.IMUX2</td><td>PPC.PLBC405DCURDDBUS34</td></tr>
<tr><td>TCELL31:IMUX.IMUX3</td><td>PPC.PLBC405DCURDDBUS35</td></tr>
<tr><td>TCELL31:IMUX.IMUX4</td><td>PPC.PLBC405ICURDDBUS32</td></tr>
<tr><td>TCELL31:IMUX.IMUX5</td><td>PPC.PLBC405ICURDDBUS33</td></tr>
<tr><td>TCELL31:IMUX.IMUX6</td><td>PPC.PLBC405ICURDDBUS34</td></tr>
<tr><td>TCELL31:IMUX.IMUX7</td><td>PPC.PLBC405ICURDDBUS35</td></tr>
<tr><td>TCELL31:IMUX.IMUX8</td><td>PPC.PLBC405ICUADDRACK</td></tr>
<tr><td>TCELL31:IMUX.IMUX9</td><td>PPC.PLBC405ICUSSIZE1</td></tr>
<tr><td>TCELL31:IMUX.IMUX10</td><td>PPC.PLBC405ICUBUSY</td></tr>
<tr><td>TCELL31:IMUX.IMUX11</td><td>PPC.PLBC405ICUERR</td></tr>
<tr><td>TCELL31:IMUX.IMUX12</td><td>PPC.TSTC405APUEXELOADDBUSI0</td></tr>
<tr><td>TCELL31:IMUX.IMUX13</td><td>PPC.TSTC405APUEXELOADDBUSI1</td></tr>
<tr><td>TCELL31:IMUX.IMUX14</td><td>PPC.TSTC405APUEXELOADDBUSI2</td></tr>
<tr><td>TCELL31:IMUX.IMUX15</td><td>PPC.TSTC405APUEXELOADDBUSI3</td></tr>
<tr><td>TCELL31:IMUX.IMUX16</td><td>PPC.TSTC405APUEXERBDATAI0</td></tr>
<tr><td>TCELL31:IMUX.IMUX17</td><td>PPC.TSTC405APUEXERBDATAI1</td></tr>
<tr><td>TCELL31:IMUX.IMUX18</td><td>PPC.TSTC405APUEXERBDATAI2</td></tr>
<tr><td>TCELL31:IMUX.IMUX19</td><td>PPC.TSTC405APUEXERBDATAI3</td></tr>
<tr><td>TCELL31:OUT.BEST0.TMIN</td><td>PPC.C405PLBDCUWRDBUS32</td></tr>
<tr><td>TCELL31:OUT.BEST1.TMIN</td><td>PPC.C405PLBDCUWRDBUS33</td></tr>
<tr><td>TCELL31:OUT.BEST2.TMIN</td><td>PPC.C405PLBDCUWRDBUS34</td></tr>
<tr><td>TCELL31:OUT.BEST3.TMIN</td><td>PPC.C405PLBDCUWRDBUS35</td></tr>
<tr><td>TCELL31:OUT.BEST4.TMIN</td><td>PPC.C405PLBDCUABUS16</td></tr>
<tr><td>TCELL31:OUT.BEST5.TMIN</td><td>PPC.C405PLBDCUABUS17</td></tr>
<tr><td>TCELL31:OUT.BEST6.TMIN</td><td>PPC.C405PLBDCUABUS18</td></tr>
<tr><td>TCELL31:OUT.BEST7.TMIN</td><td>PPC.C405PLBDCUABUS19</td></tr>
<tr><td>TCELL31:OUT.SEC0.TMIN</td><td>PPC.C405PLBICUABUS16</td></tr>
<tr><td>TCELL31:OUT.SEC1.TMIN</td><td>PPC.C405PLBICUABUS17</td></tr>
<tr><td>TCELL31:OUT.SEC2.TMIN</td><td>PPC.C405PLBICUABUS18</td></tr>
<tr><td>TCELL31:OUT.SEC3.TMIN</td><td>PPC.C405PLBICUABUS19</td></tr>
<tr><td>TCELL31:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTAPUC405DCDGPRWRITEO</td></tr>
<tr><td>TCELL31:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTAPUC405DCDRAENO</td></tr>
<tr><td>TCELL31:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTAPUC405DCDRBENO</td></tr>
<tr><td>TCELL31:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTAPUC405DCDLOADO</td></tr>
<tr><td>TCELL31:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTAPUC405EXECRFIELDO0</td></tr>
<tr><td>TCELL31:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTAPUC405EXECRFIELDO1</td></tr>
<tr><td>TCELL31:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTAPUC405EXECRFIELDO2</td></tr>
<tr><td>TCELL31:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTAPUC405DCDFPUOPO</td></tr>
<tr><td>TCELL31:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTAPUC405DCDGPRWRITEO</td></tr>
<tr><td>TCELL31:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTAPUC405DCDRAENO</td></tr>
<tr><td>TCELL31:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTAPUC405DCDRBENO</td></tr>
<tr><td>TCELL31:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTAPUC405DCDLOADO</td></tr>
<tr><td>TCELL31:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTAPUC405EXECRFIELDO0</td></tr>
<tr><td>TCELL31:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTAPUC405EXECRFIELDO1</td></tr>
<tr><td>TCELL31:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTAPUC405EXECRFIELDO2</td></tr>
<tr><td>TCELL31:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTAPUC405DCDFPUOPO</td></tr>
<tr><td>TCELL32:IMUX.SR0</td><td>PPC.TIEAPUUDI63</td></tr>
<tr><td>TCELL32:IMUX.SR1</td><td>PPC.TIEAPUUDI62</td></tr>
<tr><td>TCELL32:IMUX.SR2</td><td>PPC.TIEAPUUDI61</td></tr>
<tr><td>TCELL32:IMUX.SR3</td><td>PPC.TIEAPUUDI60</td></tr>
<tr><td>TCELL32:IMUX.CE0</td><td>PPC.TIEAPUUDI67</td></tr>
<tr><td>TCELL32:IMUX.CE1</td><td>PPC.TIEAPUUDI66</td></tr>
<tr><td>TCELL32:IMUX.CE2</td><td>PPC.TIEAPUUDI65</td></tr>
<tr><td>TCELL32:IMUX.CE3</td><td>PPC.TIEAPUUDI64</td></tr>
<tr><td>TCELL32:IMUX.IMUX0</td><td>PPC.PLBC405DCURDDBUS28</td></tr>
<tr><td>TCELL32:IMUX.IMUX1</td><td>PPC.PLBC405DCURDDBUS29</td></tr>
<tr><td>TCELL32:IMUX.IMUX2</td><td>PPC.PLBC405DCURDDBUS30</td></tr>
<tr><td>TCELL32:IMUX.IMUX3</td><td>PPC.PLBC405DCURDDBUS31</td></tr>
<tr><td>TCELL32:IMUX.IMUX4</td><td>PPC.PLBC405ICURDDBUS28</td></tr>
<tr><td>TCELL32:IMUX.IMUX5</td><td>PPC.PLBC405ICURDDBUS29</td></tr>
<tr><td>TCELL32:IMUX.IMUX6</td><td>PPC.PLBC405ICURDDBUS30</td></tr>
<tr><td>TCELL32:IMUX.IMUX7</td><td>PPC.PLBC405ICURDDBUS31</td></tr>
<tr><td>TCELL32:IMUX.IMUX8</td><td>PPC.PLBC405DCUADDRACK</td></tr>
<tr><td>TCELL32:IMUX.IMUX9</td><td>PPC.PLBC405DCUSSIZE1</td></tr>
<tr><td>TCELL32:IMUX.IMUX10</td><td>PPC.PLBC405DCUBUSY</td></tr>
<tr><td>TCELL32:IMUX.IMUX11</td><td>PPC.PLBC405DCUERR</td></tr>
<tr><td>TCELL32:IMUX.IMUX12</td><td>PPC.TSTC405APUDCDINSTRUCTIONI28</td></tr>
<tr><td>TCELL32:IMUX.IMUX13</td><td>PPC.TSTC405APUDCDINSTRUCTIONI29</td></tr>
<tr><td>TCELL32:IMUX.IMUX14</td><td>PPC.TSTC405APUDCDINSTRUCTIONI30</td></tr>
<tr><td>TCELL32:IMUX.IMUX15</td><td>PPC.TSTC405APUDCDINSTRUCTIONI31</td></tr>
<tr><td>TCELL32:IMUX.IMUX16</td><td>PPC.TSTC405APUEXERADATAI28</td></tr>
<tr><td>TCELL32:IMUX.IMUX17</td><td>PPC.TSTC405APUEXERADATAI29</td></tr>
<tr><td>TCELL32:IMUX.IMUX18</td><td>PPC.TSTC405APUEXERADATAI30</td></tr>
<tr><td>TCELL32:IMUX.IMUX19</td><td>PPC.TSTC405APUEXERADATAI31</td></tr>
<tr><td>TCELL32:OUT.BEST0.TMIN</td><td>PPC.C405PLBDCUWRDBUS28</td></tr>
<tr><td>TCELL32:OUT.BEST1.TMIN</td><td>PPC.C405PLBDCUWRDBUS29</td></tr>
<tr><td>TCELL32:OUT.BEST2.TMIN</td><td>PPC.C405PLBDCUWRDBUS30</td></tr>
<tr><td>TCELL32:OUT.BEST3.TMIN</td><td>PPC.C405PLBDCUWRDBUS31</td></tr>
<tr><td>TCELL32:OUT.BEST4.TMIN</td><td>PPC.C405PLBDCUABUS12</td></tr>
<tr><td>TCELL32:OUT.BEST5.TMIN</td><td>PPC.C405PLBDCUABUS13</td></tr>
<tr><td>TCELL32:OUT.BEST6.TMIN</td><td>PPC.C405PLBDCUABUS14</td></tr>
<tr><td>TCELL32:OUT.BEST7.TMIN</td><td>PPC.C405PLBDCUABUS15</td></tr>
<tr><td>TCELL32:OUT.SEC0.TMIN</td><td>PPC.C405PLBICUABUS12</td></tr>
<tr><td>TCELL32:OUT.SEC1.TMIN</td><td>PPC.C405PLBICUABUS13</td></tr>
<tr><td>TCELL32:OUT.SEC2.TMIN</td><td>PPC.C405PLBICUABUS14</td></tr>
<tr><td>TCELL32:OUT.SEC3.TMIN</td><td>PPC.C405PLBICUABUS15</td></tr>
<tr><td>TCELL32:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTAPUC405EXERESULTO24</td></tr>
<tr><td>TCELL32:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTAPUC405EXERESULTO25</td></tr>
<tr><td>TCELL32:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTAPUC405EXERESULTO26</td></tr>
<tr><td>TCELL32:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTAPUC405EXERESULTO27</td></tr>
<tr><td>TCELL32:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTAPUC405EXERESULTO28</td></tr>
<tr><td>TCELL32:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTAPUC405EXERESULTO29</td></tr>
<tr><td>TCELL32:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTAPUC405EXERESULTO30</td></tr>
<tr><td>TCELL32:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTAPUC405EXERESULTO31</td></tr>
<tr><td>TCELL32:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTAPUC405EXERESULTO24</td></tr>
<tr><td>TCELL32:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTAPUC405EXERESULTO25</td></tr>
<tr><td>TCELL32:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTAPUC405EXERESULTO26</td></tr>
<tr><td>TCELL32:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTAPUC405EXERESULTO27</td></tr>
<tr><td>TCELL32:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTAPUC405EXERESULTO28</td></tr>
<tr><td>TCELL32:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTAPUC405EXERESULTO29</td></tr>
<tr><td>TCELL32:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTAPUC405EXERESULTO30</td></tr>
<tr><td>TCELL32:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTAPUC405EXERESULTO31</td></tr>
<tr><td>TCELL33:IMUX.SR0</td><td>PPC.TIEAPUUDI519</td></tr>
<tr><td>TCELL33:IMUX.SR1</td><td>PPC.TIEAPUUDI518</td></tr>
<tr><td>TCELL33:IMUX.SR2</td><td>PPC.TIEAPUUDI517</td></tr>
<tr><td>TCELL33:IMUX.SR3</td><td>PPC.TIEAPUUDI516</td></tr>
<tr><td>TCELL33:IMUX.CE0</td><td>PPC.TIEAPUUDI523</td></tr>
<tr><td>TCELL33:IMUX.CE1</td><td>PPC.TIEAPUUDI522</td></tr>
<tr><td>TCELL33:IMUX.CE2</td><td>PPC.TIEAPUUDI521</td></tr>
<tr><td>TCELL33:IMUX.CE3</td><td>PPC.TIEAPUUDI520</td></tr>
<tr><td>TCELL33:IMUX.IMUX0</td><td>PPC.PLBC405DCURDDBUS24</td></tr>
<tr><td>TCELL33:IMUX.IMUX1</td><td>PPC.PLBC405DCURDDBUS25</td></tr>
<tr><td>TCELL33:IMUX.IMUX2</td><td>PPC.PLBC405DCURDDBUS26</td></tr>
<tr><td>TCELL33:IMUX.IMUX3</td><td>PPC.PLBC405DCURDDBUS27</td></tr>
<tr><td>TCELL33:IMUX.IMUX4</td><td>PPC.PLBC405ICURDDBUS24</td></tr>
<tr><td>TCELL33:IMUX.IMUX5</td><td>PPC.PLBC405ICURDDBUS25</td></tr>
<tr><td>TCELL33:IMUX.IMUX6</td><td>PPC.PLBC405ICURDDBUS26</td></tr>
<tr><td>TCELL33:IMUX.IMUX7</td><td>PPC.PLBC405ICURDDBUS27</td></tr>
<tr><td>TCELL33:IMUX.IMUX8</td><td>PPC.PLBC405DCURDWDADDR1</td></tr>
<tr><td>TCELL33:IMUX.IMUX9</td><td>PPC.PLBC405DCURDWDADDR2</td></tr>
<tr><td>TCELL33:IMUX.IMUX10</td><td>PPC.PLBC405DCURDWDADDR3</td></tr>
<tr><td>TCELL33:IMUX.IMUX11</td><td>PPC.PLBC405DCURDDACK</td></tr>
<tr><td>TCELL33:IMUX.IMUX12</td><td>PPC.TSTC405APUDCDINSTRUCTIONI24</td></tr>
<tr><td>TCELL33:IMUX.IMUX13</td><td>PPC.TSTC405APUDCDINSTRUCTIONI25</td></tr>
<tr><td>TCELL33:IMUX.IMUX14</td><td>PPC.TSTC405APUDCDINSTRUCTIONI26</td></tr>
<tr><td>TCELL33:IMUX.IMUX15</td><td>PPC.TSTC405APUDCDINSTRUCTIONI27</td></tr>
<tr><td>TCELL33:IMUX.IMUX16</td><td>PPC.TSTC405APUEXERADATAI24</td></tr>
<tr><td>TCELL33:IMUX.IMUX17</td><td>PPC.TSTC405APUEXERADATAI25</td></tr>
<tr><td>TCELL33:IMUX.IMUX18</td><td>PPC.TSTC405APUEXERADATAI26</td></tr>
<tr><td>TCELL33:IMUX.IMUX19</td><td>PPC.TSTC405APUEXERADATAI27</td></tr>
<tr><td>TCELL33:OUT.BEST0.TMIN</td><td>PPC.C405PLBDCUWRDBUS24</td></tr>
<tr><td>TCELL33:OUT.BEST1.TMIN</td><td>PPC.C405PLBDCUWRDBUS25</td></tr>
<tr><td>TCELL33:OUT.BEST2.TMIN</td><td>PPC.C405PLBDCUWRDBUS26</td></tr>
<tr><td>TCELL33:OUT.BEST3.TMIN</td><td>PPC.C405PLBDCUWRDBUS27</td></tr>
<tr><td>TCELL33:OUT.BEST4.TMIN</td><td>PPC.C405PLBDCUABUS8</td></tr>
<tr><td>TCELL33:OUT.BEST5.TMIN</td><td>PPC.C405PLBDCUABUS9</td></tr>
<tr><td>TCELL33:OUT.BEST6.TMIN</td><td>PPC.C405PLBDCUABUS10</td></tr>
<tr><td>TCELL33:OUT.BEST7.TMIN</td><td>PPC.C405PLBDCUABUS11</td></tr>
<tr><td>TCELL33:OUT.SEC0.TMIN</td><td>PPC.C405PLBICUABUS8</td></tr>
<tr><td>TCELL33:OUT.SEC1.TMIN</td><td>PPC.C405PLBICUABUS9</td></tr>
<tr><td>TCELL33:OUT.SEC2.TMIN</td><td>PPC.C405PLBICUABUS10</td></tr>
<tr><td>TCELL33:OUT.SEC3.TMIN</td><td>PPC.C405PLBICUABUS11</td></tr>
<tr><td>TCELL33:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTAPUC405EXERESULTO16</td></tr>
<tr><td>TCELL33:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTAPUC405EXERESULTO17</td></tr>
<tr><td>TCELL33:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTAPUC405EXERESULTO18</td></tr>
<tr><td>TCELL33:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTAPUC405EXERESULTO19</td></tr>
<tr><td>TCELL33:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTAPUC405EXERESULTO20</td></tr>
<tr><td>TCELL33:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTAPUC405EXERESULTO21</td></tr>
<tr><td>TCELL33:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTAPUC405EXERESULTO22</td></tr>
<tr><td>TCELL33:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTAPUC405EXERESULTO23</td></tr>
<tr><td>TCELL33:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTAPUC405EXERESULTO16</td></tr>
<tr><td>TCELL33:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTAPUC405EXERESULTO17</td></tr>
<tr><td>TCELL33:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTAPUC405EXERESULTO18</td></tr>
<tr><td>TCELL33:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTAPUC405EXERESULTO19</td></tr>
<tr><td>TCELL33:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTAPUC405EXERESULTO20</td></tr>
<tr><td>TCELL33:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTAPUC405EXERESULTO21</td></tr>
<tr><td>TCELL33:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTAPUC405EXERESULTO22</td></tr>
<tr><td>TCELL33:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTAPUC405EXERESULTO23</td></tr>
<tr><td>TCELL34:IMUX.SR0</td><td>PPC.TIEAPUUDI511</td></tr>
<tr><td>TCELL34:IMUX.SR1</td><td>PPC.TIEAPUUDI510</td></tr>
<tr><td>TCELL34:IMUX.SR2</td><td>PPC.TIEAPUUDI59</td></tr>
<tr><td>TCELL34:IMUX.SR3</td><td>PPC.TIEAPUUDI58</td></tr>
<tr><td>TCELL34:IMUX.CE0</td><td>PPC.TIEAPUUDI515</td></tr>
<tr><td>TCELL34:IMUX.CE1</td><td>PPC.TIEAPUUDI514</td></tr>
<tr><td>TCELL34:IMUX.CE2</td><td>PPC.TIEAPUUDI513</td></tr>
<tr><td>TCELL34:IMUX.CE3</td><td>PPC.TIEAPUUDI512</td></tr>
<tr><td>TCELL34:IMUX.IMUX0</td><td>PPC.PLBC405DCURDDBUS20</td></tr>
<tr><td>TCELL34:IMUX.IMUX1</td><td>PPC.PLBC405DCURDDBUS21</td></tr>
<tr><td>TCELL34:IMUX.IMUX2</td><td>PPC.PLBC405DCURDDBUS22</td></tr>
<tr><td>TCELL34:IMUX.IMUX3</td><td>PPC.PLBC405DCURDDBUS23</td></tr>
<tr><td>TCELL34:IMUX.IMUX4</td><td>PPC.PLBC405ICURDDBUS20</td></tr>
<tr><td>TCELL34:IMUX.IMUX5</td><td>PPC.PLBC405ICURDDBUS21</td></tr>
<tr><td>TCELL34:IMUX.IMUX6</td><td>PPC.PLBC405ICURDDBUS22</td></tr>
<tr><td>TCELL34:IMUX.IMUX7</td><td>PPC.PLBC405ICURDDBUS23</td></tr>
<tr><td>TCELL34:IMUX.IMUX8</td><td>PPC.PLBC405DCUWRDACK</td></tr>
<tr><td>TCELL34:IMUX.IMUX9</td><td>PPC.TSTC405APUDCDINSTRUCTIONI20</td></tr>
<tr><td>TCELL34:IMUX.IMUX10</td><td>PPC.TSTC405APUDCDINSTRUCTIONI21</td></tr>
<tr><td>TCELL34:IMUX.IMUX11</td><td>PPC.TSTC405APUDCDINSTRUCTIONI22</td></tr>
<tr><td>TCELL34:IMUX.IMUX12</td><td>PPC.TSTC405APUDCDINSTRUCTIONI23</td></tr>
<tr><td>TCELL34:IMUX.IMUX13</td><td>PPC.TSTC405APUEXERADATAI20</td></tr>
<tr><td>TCELL34:IMUX.IMUX14</td><td>PPC.TSTC405APUEXERADATAI21</td></tr>
<tr><td>TCELL34:IMUX.IMUX15</td><td>PPC.TSTC405APUEXERADATAI22</td></tr>
<tr><td>TCELL34:IMUX.IMUX16</td><td>PPC.TSTC405APUEXERADATAI23</td></tr>
<tr><td>TCELL34:OUT.BEST0.TMIN</td><td>PPC.C405PLBDCUWRDBUS20</td></tr>
<tr><td>TCELL34:OUT.BEST1.TMIN</td><td>PPC.C405PLBDCUWRDBUS21</td></tr>
<tr><td>TCELL34:OUT.BEST2.TMIN</td><td>PPC.C405PLBDCUWRDBUS22</td></tr>
<tr><td>TCELL34:OUT.BEST3.TMIN</td><td>PPC.C405PLBDCUWRDBUS23</td></tr>
<tr><td>TCELL34:OUT.BEST4.TMIN</td><td>PPC.C405PLBDCUABUS4</td></tr>
<tr><td>TCELL34:OUT.BEST5.TMIN</td><td>PPC.C405PLBDCUABUS5</td></tr>
<tr><td>TCELL34:OUT.BEST6.TMIN</td><td>PPC.C405PLBDCUABUS6</td></tr>
<tr><td>TCELL34:OUT.BEST7.TMIN</td><td>PPC.C405PLBDCUABUS7</td></tr>
<tr><td>TCELL34:OUT.SEC0.TMIN</td><td>PPC.C405PLBICUABUS4</td></tr>
<tr><td>TCELL34:OUT.SEC1.TMIN</td><td>PPC.C405PLBICUABUS5</td></tr>
<tr><td>TCELL34:OUT.SEC2.TMIN</td><td>PPC.C405PLBICUABUS6</td></tr>
<tr><td>TCELL34:OUT.SEC3.TMIN</td><td>PPC.C405PLBICUABUS7</td></tr>
<tr><td>TCELL34:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTAPUC405EXERESULTO8</td></tr>
<tr><td>TCELL34:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTAPUC405EXERESULTO9</td></tr>
<tr><td>TCELL34:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTAPUC405EXERESULTO10</td></tr>
<tr><td>TCELL34:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTAPUC405EXERESULTO11</td></tr>
<tr><td>TCELL34:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTAPUC405EXERESULTO12</td></tr>
<tr><td>TCELL34:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTAPUC405EXERESULTO13</td></tr>
<tr><td>TCELL34:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTAPUC405EXERESULTO14</td></tr>
<tr><td>TCELL34:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTAPUC405EXERESULTO15</td></tr>
<tr><td>TCELL34:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTAPUC405EXERESULTO8</td></tr>
<tr><td>TCELL34:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTAPUC405EXERESULTO9</td></tr>
<tr><td>TCELL34:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTAPUC405EXERESULTO10</td></tr>
<tr><td>TCELL34:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTAPUC405EXERESULTO11</td></tr>
<tr><td>TCELL34:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTAPUC405EXERESULTO12</td></tr>
<tr><td>TCELL34:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTAPUC405EXERESULTO13</td></tr>
<tr><td>TCELL34:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTAPUC405EXERESULTO14</td></tr>
<tr><td>TCELL34:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTAPUC405EXERESULTO15</td></tr>
<tr><td>TCELL35:IMUX.SR0</td><td>PPC.TIEAPUUDI53</td></tr>
<tr><td>TCELL35:IMUX.SR1</td><td>PPC.TIEAPUUDI52</td></tr>
<tr><td>TCELL35:IMUX.SR2</td><td>PPC.TIEAPUUDI51</td></tr>
<tr><td>TCELL35:IMUX.SR3</td><td>PPC.TIEAPUUDI50</td></tr>
<tr><td>TCELL35:IMUX.CE0</td><td>PPC.TIEAPUUDI57</td></tr>
<tr><td>TCELL35:IMUX.CE1</td><td>PPC.TIEAPUUDI56</td></tr>
<tr><td>TCELL35:IMUX.CE2</td><td>PPC.TIEAPUUDI55</td></tr>
<tr><td>TCELL35:IMUX.CE3</td><td>PPC.TIEAPUUDI54</td></tr>
<tr><td>TCELL35:IMUX.IMUX0</td><td>PPC.PLBC405DCURDDBUS16</td></tr>
<tr><td>TCELL35:IMUX.IMUX1</td><td>PPC.PLBC405DCURDDBUS17</td></tr>
<tr><td>TCELL35:IMUX.IMUX2</td><td>PPC.PLBC405DCURDDBUS18</td></tr>
<tr><td>TCELL35:IMUX.IMUX3</td><td>PPC.PLBC405DCURDDBUS19</td></tr>
<tr><td>TCELL35:IMUX.IMUX4</td><td>PPC.PLBC405ICURDDBUS16</td></tr>
<tr><td>TCELL35:IMUX.IMUX5</td><td>PPC.PLBC405ICURDDBUS17</td></tr>
<tr><td>TCELL35:IMUX.IMUX6</td><td>PPC.PLBC405ICURDDBUS18</td></tr>
<tr><td>TCELL35:IMUX.IMUX7</td><td>PPC.PLBC405ICURDDBUS19</td></tr>
<tr><td>TCELL35:IMUX.IMUX8</td><td>PPC.TSTC405APUDCDINSTRUCTIONI16</td></tr>
<tr><td>TCELL35:IMUX.IMUX9</td><td>PPC.TSTC405APUDCDINSTRUCTIONI17</td></tr>
<tr><td>TCELL35:IMUX.IMUX10</td><td>PPC.TSTC405APUDCDINSTRUCTIONI18</td></tr>
<tr><td>TCELL35:IMUX.IMUX11</td><td>PPC.TSTC405APUDCDINSTRUCTIONI19</td></tr>
<tr><td>TCELL35:IMUX.IMUX12</td><td>PPC.TSTC405DCRDBUSOUTI28</td></tr>
<tr><td>TCELL35:IMUX.IMUX13</td><td>PPC.TSTC405DCRDBUSOUTI29</td></tr>
<tr><td>TCELL35:IMUX.IMUX14</td><td>PPC.TSTC405DCRDBUSOUTI30</td></tr>
<tr><td>TCELL35:IMUX.IMUX15</td><td>PPC.TSTC405DCRDBUSOUTI31</td></tr>
<tr><td>TCELL35:IMUX.IMUX16</td><td>PPC.TSTC405APUEXERADATAI16</td></tr>
<tr><td>TCELL35:IMUX.IMUX17</td><td>PPC.TSTC405APUEXERADATAI17</td></tr>
<tr><td>TCELL35:IMUX.IMUX18</td><td>PPC.TSTC405APUEXERADATAI18</td></tr>
<tr><td>TCELL35:IMUX.IMUX19</td><td>PPC.TSTC405APUEXERADATAI19</td></tr>
<tr><td>TCELL35:OUT.BEST0.TMIN</td><td>PPC.C405PLBDCUWRDBUS16</td></tr>
<tr><td>TCELL35:OUT.BEST1.TMIN</td><td>PPC.C405PLBDCUWRDBUS17</td></tr>
<tr><td>TCELL35:OUT.BEST2.TMIN</td><td>PPC.C405PLBDCUWRDBUS18</td></tr>
<tr><td>TCELL35:OUT.BEST3.TMIN</td><td>PPC.C405PLBDCUWRDBUS19</td></tr>
<tr><td>TCELL35:OUT.BEST4.TMIN</td><td>PPC.C405PLBDCUABUS0</td></tr>
<tr><td>TCELL35:OUT.BEST5.TMIN</td><td>PPC.C405PLBDCUABUS1</td></tr>
<tr><td>TCELL35:OUT.BEST6.TMIN</td><td>PPC.C405PLBDCUABUS2</td></tr>
<tr><td>TCELL35:OUT.BEST7.TMIN</td><td>PPC.C405PLBDCUABUS3</td></tr>
<tr><td>TCELL35:OUT.SEC0.TMIN</td><td>PPC.C405PLBICUABUS0</td></tr>
<tr><td>TCELL35:OUT.SEC1.TMIN</td><td>PPC.C405PLBICUABUS1</td></tr>
<tr><td>TCELL35:OUT.SEC2.TMIN</td><td>PPC.C405PLBICUABUS2</td></tr>
<tr><td>TCELL35:OUT.SEC3.TMIN</td><td>PPC.C405PLBICUABUS3</td></tr>
<tr><td>TCELL35:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTAPUC405EXERESULTO0</td></tr>
<tr><td>TCELL35:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTAPUC405EXERESULTO1</td></tr>
<tr><td>TCELL35:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTAPUC405EXERESULTO2</td></tr>
<tr><td>TCELL35:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTAPUC405EXERESULTO3</td></tr>
<tr><td>TCELL35:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTAPUC405EXERESULTO4</td></tr>
<tr><td>TCELL35:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTAPUC405EXERESULTO5</td></tr>
<tr><td>TCELL35:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTAPUC405EXERESULTO6</td></tr>
<tr><td>TCELL35:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTAPUC405EXERESULTO7</td></tr>
<tr><td>TCELL35:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTAPUC405EXERESULTO0</td></tr>
<tr><td>TCELL35:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTAPUC405EXERESULTO1</td></tr>
<tr><td>TCELL35:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTAPUC405EXERESULTO2</td></tr>
<tr><td>TCELL35:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTAPUC405EXERESULTO3</td></tr>
<tr><td>TCELL35:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTAPUC405EXERESULTO4</td></tr>
<tr><td>TCELL35:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTAPUC405EXERESULTO5</td></tr>
<tr><td>TCELL35:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTAPUC405EXERESULTO6</td></tr>
<tr><td>TCELL35:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTAPUC405EXERESULTO7</td></tr>
<tr><td>TCELL36:IMUX.SR0</td><td>PPC.TIEAPUUDI419</td></tr>
<tr><td>TCELL36:IMUX.SR1</td><td>PPC.TIEAPUUDI418</td></tr>
<tr><td>TCELL36:IMUX.SR2</td><td>PPC.TIEAPUUDI417</td></tr>
<tr><td>TCELL36:IMUX.SR3</td><td>PPC.TIEAPUUDI416</td></tr>
<tr><td>TCELL36:IMUX.CE0</td><td>PPC.TIEAPUUDI423</td></tr>
<tr><td>TCELL36:IMUX.CE1</td><td>PPC.TIEAPUUDI422</td></tr>
<tr><td>TCELL36:IMUX.CE2</td><td>PPC.TIEAPUUDI421</td></tr>
<tr><td>TCELL36:IMUX.CE3</td><td>PPC.TIEAPUUDI420</td></tr>
<tr><td>TCELL36:IMUX.IMUX0</td><td>PPC.PLBC405DCURDDBUS12</td></tr>
<tr><td>TCELL36:IMUX.IMUX1</td><td>PPC.PLBC405DCURDDBUS13</td></tr>
<tr><td>TCELL36:IMUX.IMUX2</td><td>PPC.PLBC405DCURDDBUS14</td></tr>
<tr><td>TCELL36:IMUX.IMUX3</td><td>PPC.PLBC405DCURDDBUS15</td></tr>
<tr><td>TCELL36:IMUX.IMUX4</td><td>PPC.PLBC405ICURDDBUS12</td></tr>
<tr><td>TCELL36:IMUX.IMUX5</td><td>PPC.PLBC405ICURDDBUS13</td></tr>
<tr><td>TCELL36:IMUX.IMUX6</td><td>PPC.PLBC405ICURDDBUS14</td></tr>
<tr><td>TCELL36:IMUX.IMUX7</td><td>PPC.PLBC405ICURDDBUS15</td></tr>
<tr><td>TCELL36:IMUX.IMUX8</td><td>PPC.TSTC405APUDCDINSTRUCTIONI12</td></tr>
<tr><td>TCELL36:IMUX.IMUX9</td><td>PPC.TSTC405APUDCDINSTRUCTIONI13</td></tr>
<tr><td>TCELL36:IMUX.IMUX10</td><td>PPC.TSTC405APUDCDINSTRUCTIONI14</td></tr>
<tr><td>TCELL36:IMUX.IMUX11</td><td>PPC.TSTC405APUDCDINSTRUCTIONI15</td></tr>
<tr><td>TCELL36:IMUX.IMUX12</td><td>PPC.TSTC405DCRDBUSOUTI24</td></tr>
<tr><td>TCELL36:IMUX.IMUX13</td><td>PPC.TSTC405DCRDBUSOUTI25</td></tr>
<tr><td>TCELL36:IMUX.IMUX14</td><td>PPC.TSTC405DCRDBUSOUTI26</td></tr>
<tr><td>TCELL36:IMUX.IMUX15</td><td>PPC.TSTC405DCRDBUSOUTI27</td></tr>
<tr><td>TCELL36:IMUX.IMUX16</td><td>PPC.TSTC405APUEXERADATAI12</td></tr>
<tr><td>TCELL36:IMUX.IMUX17</td><td>PPC.TSTC405APUEXERADATAI13</td></tr>
<tr><td>TCELL36:IMUX.IMUX18</td><td>PPC.TSTC405APUEXERADATAI14</td></tr>
<tr><td>TCELL36:IMUX.IMUX19</td><td>PPC.TSTC405APUEXERADATAI15</td></tr>
<tr><td>TCELL36:OUT.BEST0.TMIN</td><td>PPC.C405PLBDCUWRDBUS12</td></tr>
<tr><td>TCELL36:OUT.BEST1.TMIN</td><td>PPC.C405PLBDCUWRDBUS13</td></tr>
<tr><td>TCELL36:OUT.BEST2.TMIN</td><td>PPC.C405PLBDCUWRDBUS14</td></tr>
<tr><td>TCELL36:OUT.BEST3.TMIN</td><td>PPC.C405PLBDCUWRDBUS15</td></tr>
<tr><td>TCELL36:OUT.BEST4.TMIN</td><td>PPC.C405PLBDCUBE0</td></tr>
<tr><td>TCELL36:OUT.BEST5.TMIN</td><td>PPC.C405PLBDCUBE1</td></tr>
<tr><td>TCELL36:OUT.BEST6.TMIN</td><td>PPC.C405PLBDCUBE2</td></tr>
<tr><td>TCELL36:OUT.BEST7.TMIN</td><td>PPC.C405PLBDCUBE3</td></tr>
<tr><td>TCELL36:OUT.SEC0.TMIN</td><td>PPC.TSTC405APUWBENDIANO</td></tr>
<tr><td>TCELL36:OUT.SEC1.TMIN</td><td>PPC.TSTC405APUEXELOADDVALIDO</td></tr>
<tr><td>TCELL36:OUT.SEC2.TMIN</td><td>PPC.TSTC405APUEXEFLUSHO</td></tr>
<tr><td>TCELL36:OUT.SEC3.TMIN</td><td>PPC.C405CPMCLOCKFB</td></tr>
<tr><td>TCELL36:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTAPUC405FPUEXCEPTIONO</td></tr>
<tr><td>TCELL36:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTAPUC405DCDVALIDOPO</td></tr>
<tr><td>TCELL36:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTAPUC405APUDIVENO</td></tr>
<tr><td>TCELL36:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTAPUC405APUPRESENTO</td></tr>
<tr><td>TCELL36:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTAPUC405DCDAPUOPO</td></tr>
<tr><td>TCELL36:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTAPUC405DCDFORCEALIGNO</td></tr>
<tr><td>TCELL36:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTAPUC405DCDFORCEBESTEERINGO</td></tr>
<tr><td>TCELL36:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTAPUC405DCDLDSTBYTEO</td></tr>
<tr><td>TCELL36:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTAPUC405FPUEXCEPTIONO</td></tr>
<tr><td>TCELL36:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTAPUC405DCDVALIDOPO</td></tr>
<tr><td>TCELL36:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTAPUC405APUDIVENO</td></tr>
<tr><td>TCELL36:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTAPUC405APUPRESENTO</td></tr>
<tr><td>TCELL36:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTAPUC405DCDAPUOPO</td></tr>
<tr><td>TCELL36:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTAPUC405DCDFORCEALIGNO</td></tr>
<tr><td>TCELL36:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTAPUC405DCDFORCEBESTEERINGO</td></tr>
<tr><td>TCELL36:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTAPUC405DCDLDSTBYTEO</td></tr>
<tr><td>TCELL37:IMUX.SR0</td><td>PPC.TIEAPUUDI411</td></tr>
<tr><td>TCELL37:IMUX.SR1</td><td>PPC.TIEAPUUDI410</td></tr>
<tr><td>TCELL37:IMUX.SR2</td><td>PPC.TIEAPUUDI49</td></tr>
<tr><td>TCELL37:IMUX.SR3</td><td>PPC.TIEAPUUDI48</td></tr>
<tr><td>TCELL37:IMUX.CE0</td><td>PPC.TIEAPUUDI415</td></tr>
<tr><td>TCELL37:IMUX.CE1</td><td>PPC.TIEAPUUDI414</td></tr>
<tr><td>TCELL37:IMUX.CE2</td><td>PPC.TIEAPUUDI413</td></tr>
<tr><td>TCELL37:IMUX.CE3</td><td>PPC.TIEAPUUDI412</td></tr>
<tr><td>TCELL37:IMUX.IMUX0</td><td>PPC.PLBC405DCURDDBUS8</td></tr>
<tr><td>TCELL37:IMUX.IMUX1</td><td>PPC.PLBC405DCURDDBUS9</td></tr>
<tr><td>TCELL37:IMUX.IMUX2</td><td>PPC.PLBC405DCURDDBUS10</td></tr>
<tr><td>TCELL37:IMUX.IMUX3</td><td>PPC.PLBC405DCURDDBUS11</td></tr>
<tr><td>TCELL37:IMUX.IMUX4</td><td>PPC.PLBC405ICURDDBUS8</td></tr>
<tr><td>TCELL37:IMUX.IMUX5</td><td>PPC.PLBC405ICURDDBUS9</td></tr>
<tr><td>TCELL37:IMUX.IMUX6</td><td>PPC.PLBC405ICURDDBUS10</td></tr>
<tr><td>TCELL37:IMUX.IMUX7</td><td>PPC.PLBC405ICURDDBUS11</td></tr>
<tr><td>TCELL37:IMUX.IMUX8</td><td>PPC.TSTC405APUDCDINSTRUCTIONI4</td></tr>
<tr><td>TCELL37:IMUX.IMUX9</td><td>PPC.TSTC405APUDCDINSTRUCTIONI5</td></tr>
<tr><td>TCELL37:IMUX.IMUX10</td><td>PPC.TSTC405APUDCDINSTRUCTIONI6</td></tr>
<tr><td>TCELL37:IMUX.IMUX11</td><td>PPC.TSTC405APUDCDINSTRUCTIONI7</td></tr>
<tr><td>TCELL37:IMUX.IMUX12</td><td>PPC.TSTC405APUDCDINSTRUCTIONI8</td></tr>
<tr><td>TCELL37:IMUX.IMUX13</td><td>PPC.TSTC405APUDCDINSTRUCTIONI9</td></tr>
<tr><td>TCELL37:IMUX.IMUX14</td><td>PPC.TSTC405APUDCDINSTRUCTIONI10</td></tr>
<tr><td>TCELL37:IMUX.IMUX15</td><td>PPC.TSTC405APUDCDINSTRUCTIONI11</td></tr>
<tr><td>TCELL37:IMUX.IMUX16</td><td>PPC.TSTC405APUEXERADATAI8</td></tr>
<tr><td>TCELL37:IMUX.IMUX17</td><td>PPC.TSTC405APUEXERADATAI9</td></tr>
<tr><td>TCELL37:IMUX.IMUX18</td><td>PPC.TSTC405APUEXERADATAI10</td></tr>
<tr><td>TCELL37:IMUX.IMUX19</td><td>PPC.TSTC405APUEXERADATAI11</td></tr>
<tr><td>TCELL37:OUT.BEST0.TMIN</td><td>PPC.C405PLBDCUWRDBUS8</td></tr>
<tr><td>TCELL37:OUT.BEST1.TMIN</td><td>PPC.C405PLBDCUWRDBUS9</td></tr>
<tr><td>TCELL37:OUT.BEST2.TMIN</td><td>PPC.C405PLBDCUWRDBUS10</td></tr>
<tr><td>TCELL37:OUT.BEST3.TMIN</td><td>PPC.C405PLBDCUWRDBUS11</td></tr>
<tr><td>TCELL37:OUT.BEST4.TMIN</td><td>PPC.C405PLBDCUGUARDED</td></tr>
<tr><td>TCELL37:OUT.BEST5.TMIN</td><td>PPC.C405PLBDCUWRITETHRU</td></tr>
<tr><td>TCELL37:OUT.BEST6.TMIN</td><td>PPC.C405PLBDCURNW</td></tr>
<tr><td>TCELL37:OUT.BEST7.TMIN</td><td>PPC.APUFCMOPERANDVALID</td></tr>
<tr><td>TCELL37:OUT.SEC0.TMIN</td><td>PPC.APUFCMLOADDVALID</td></tr>
<tr><td>TCELL37:OUT.SEC1.TMIN</td><td>PPC.APUFCMDECUDI0</td></tr>
<tr><td>TCELL37:OUT.SEC2.TMIN</td><td>PPC.APUFCMDECUDI1</td></tr>
<tr><td>TCELL37:OUT.SEC3.TMIN</td><td>PPC.APUFCMDECUDI2</td></tr>
<tr><td>TCELL37:OUT.HALF.BOT0.TMIN</td><td>EMAC.TSTSOEMACO4</td></tr>
<tr><td>TCELL37:OUT.HALF.BOT1.TMIN</td><td>EMAC.TSTSOEMACO5</td></tr>
<tr><td>TCELL37:OUT.HALF.BOT2.TMIN</td><td>EMAC.TSTSOEMACO6</td></tr>
<tr><td>TCELL37:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTSOGASKETO0</td></tr>
<tr><td>TCELL37:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTSOGASKETO1</td></tr>
<tr><td>TCELL37:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUEXEHOLDO</td></tr>
<tr><td>TCELL37:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUDCDHOLDO</td></tr>
<tr><td>TCELL37:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUXERCAO</td></tr>
<tr><td>TCELL37:OUT.HALT.TOP0.TMIN</td><td>EMAC.TSTSOEMACO4</td></tr>
<tr><td>TCELL37:OUT.HALT.TOP1.TMIN</td><td>EMAC.TSTSOEMACO5</td></tr>
<tr><td>TCELL37:OUT.HALT.TOP2.TMIN</td><td>EMAC.TSTSOEMACO6</td></tr>
<tr><td>TCELL37:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTSOGASKETO0</td></tr>
<tr><td>TCELL37:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTSOGASKETO1</td></tr>
<tr><td>TCELL37:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUEXEHOLDO</td></tr>
<tr><td>TCELL37:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUDCDHOLDO</td></tr>
<tr><td>TCELL37:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUXERCAO</td></tr>
<tr><td>TCELL38:IMUX.SR0</td><td>PPC.TIEAPUUDI43</td></tr>
<tr><td>TCELL38:IMUX.SR1</td><td>PPC.TIEAPUUDI42</td></tr>
<tr><td>TCELL38:IMUX.SR2</td><td>PPC.TIEAPUUDI41</td></tr>
<tr><td>TCELL38:IMUX.SR3</td><td>PPC.TIEAPUUDI40</td></tr>
<tr><td>TCELL38:IMUX.CE0</td><td>PPC.TIEAPUUDI47</td></tr>
<tr><td>TCELL38:IMUX.CE1</td><td>PPC.TIEAPUUDI46</td></tr>
<tr><td>TCELL38:IMUX.CE2</td><td>PPC.TIEAPUUDI45</td></tr>
<tr><td>TCELL38:IMUX.CE3</td><td>PPC.TIEAPUUDI44</td></tr>
<tr><td>TCELL38:IMUX.IMUX0</td><td>PPC.PLBC405ICURDDBUS4</td></tr>
<tr><td>TCELL38:IMUX.IMUX1</td><td>PPC.PLBC405ICURDDBUS5</td></tr>
<tr><td>TCELL38:IMUX.IMUX2</td><td>PPC.PLBC405ICURDDBUS6</td></tr>
<tr><td>TCELL38:IMUX.IMUX3</td><td>PPC.PLBC405ICURDDBUS7</td></tr>
<tr><td>TCELL38:IMUX.IMUX4</td><td>PPC.FCMAPUDECODEBUSY</td></tr>
<tr><td>TCELL38:IMUX.IMUX5</td><td>PPC.TSTC405APUEXERADATAI0</td></tr>
<tr><td>TCELL38:IMUX.IMUX6</td><td>PPC.TSTC405APUEXERADATAI1</td></tr>
<tr><td>TCELL38:IMUX.IMUX7</td><td>PPC.TSTC405APUEXERADATAI2</td></tr>
<tr><td>TCELL38:IMUX.IMUX8</td><td>PPC.TSTC405APUEXERADATAI3</td></tr>
<tr><td>TCELL38:IMUX.IMUX9</td><td>PPC.TSTC405APUEXERADATAI4</td></tr>
<tr><td>TCELL38:IMUX.IMUX10</td><td>PPC.TSTC405APUEXERADATAI5</td></tr>
<tr><td>TCELL38:IMUX.IMUX11</td><td>PPC.TSTC405APUEXERADATAI6</td></tr>
<tr><td>TCELL38:IMUX.IMUX12</td><td>PPC.TSTC405APUEXERADATAI7</td></tr>
<tr><td>TCELL38:IMUX.IMUX13</td><td>PPC.TSTC405APUDCDINSTRUCTIONI0</td></tr>
<tr><td>TCELL38:IMUX.IMUX14</td><td>PPC.TSTC405APUDCDINSTRUCTIONI1</td></tr>
<tr><td>TCELL38:IMUX.IMUX15</td><td>PPC.TSTC405APUDCDINSTRUCTIONI2</td></tr>
<tr><td>TCELL38:IMUX.IMUX16</td><td>PPC.TSTC405APUDCDINSTRUCTIONI3</td></tr>
<tr><td>TCELL38:OUT.BEST0.TMIN</td><td>PPC.C405PLBDCUWRDBUS4</td></tr>
<tr><td>TCELL38:OUT.BEST1.TMIN</td><td>PPC.C405PLBDCUWRDBUS5</td></tr>
<tr><td>TCELL38:OUT.BEST2.TMIN</td><td>PPC.C405PLBDCUWRDBUS6</td></tr>
<tr><td>TCELL38:OUT.BEST3.TMIN</td><td>PPC.C405PLBDCUWRDBUS7</td></tr>
<tr><td>TCELL38:OUT.BEST4.TMIN</td><td>PPC.APUFCMFLUSH</td></tr>
<tr><td>TCELL38:OUT.BEST5.TMIN</td><td>PPC.APUFCMWRITEBACKOK</td></tr>
<tr><td>TCELL38:OUT.BEST6.TMIN</td><td>PPC.APUFCMENDIAN</td></tr>
<tr><td>TCELL38:OUT.BEST7.TMIN</td><td>PPC.APUFCMXERCA</td></tr>
<tr><td>TCELL38:OUT.SEC0.TMIN</td><td>PPC.DSOCMBUSY</td></tr>
<tr><td>TCELL38:OUT.SEC1.TMIN</td><td>PPC.APUFCMINSTRVALID</td></tr>
<tr><td>TCELL38:OUT.SEC2.TMIN</td><td>PPC.APUFCMDECODED</td></tr>
<tr><td>TCELL38:OUT.SEC3.TMIN</td><td>PPC.APUFCMDECUDIVALID</td></tr>
<tr><td>TCELL38:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUEXERADATAO28</td></tr>
<tr><td>TCELL38:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUEXERADATAO29</td></tr>
<tr><td>TCELL38:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUEXERADATAO30</td></tr>
<tr><td>TCELL38:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUEXERADATAO31</td></tr>
<tr><td>TCELL38:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO28</td></tr>
<tr><td>TCELL38:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO29</td></tr>
<tr><td>TCELL38:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO30</td></tr>
<tr><td>TCELL38:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO31</td></tr>
<tr><td>TCELL38:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUEXERADATAO28</td></tr>
<tr><td>TCELL38:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUEXERADATAO29</td></tr>
<tr><td>TCELL38:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUEXERADATAO30</td></tr>
<tr><td>TCELL38:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUEXERADATAO31</td></tr>
<tr><td>TCELL38:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO28</td></tr>
<tr><td>TCELL38:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO29</td></tr>
<tr><td>TCELL38:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO30</td></tr>
<tr><td>TCELL38:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO31</td></tr>
<tr><td>TCELL39:IMUX.SR0</td><td>PPC.TIEAPUUDI319</td></tr>
<tr><td>TCELL39:IMUX.SR1</td><td>PPC.TIEAPUUDI318</td></tr>
<tr><td>TCELL39:IMUX.SR2</td><td>PPC.TIEAPUUDI317</td></tr>
<tr><td>TCELL39:IMUX.SR3</td><td>PPC.TIEAPUUDI316</td></tr>
<tr><td>TCELL39:IMUX.CE0</td><td>PPC.TIEAPUUDI323</td></tr>
<tr><td>TCELL39:IMUX.CE1</td><td>PPC.TIEAPUUDI322</td></tr>
<tr><td>TCELL39:IMUX.CE2</td><td>PPC.TIEAPUUDI321</td></tr>
<tr><td>TCELL39:IMUX.CE3</td><td>PPC.TIEAPUUDI320</td></tr>
<tr><td>TCELL39:IMUX.IMUX0</td><td>PPC.PLBC405DCURDDBUS4</td></tr>
<tr><td>TCELL39:IMUX.IMUX1</td><td>PPC.PLBC405DCURDDBUS5</td></tr>
<tr><td>TCELL39:IMUX.IMUX2</td><td>PPC.PLBC405DCURDDBUS6</td></tr>
<tr><td>TCELL39:IMUX.IMUX3</td><td>PPC.PLBC405DCURDDBUS7</td></tr>
<tr><td>TCELL39:IMUX.IMUX4</td><td>PPC.FCMAPUEXCEPTION</td></tr>
<tr><td>TCELL39:IMUX.IMUX5</td><td>PPC.FCMAPUXERCA</td></tr>
<tr><td>TCELL39:IMUX.IMUX6</td><td>PPC.FCMAPUXEROV</td></tr>
<tr><td>TCELL39:IMUX.IMUX7</td><td>PPC.FCMAPUSLEEPNOTREADY</td></tr>
<tr><td>TCELL39:IMUX.IMUX8</td><td>PPC.TSTC405DSOCMABUSI28</td></tr>
<tr><td>TCELL39:IMUX.IMUX9</td><td>PPC.TSTC405DSOCMABUSI29</td></tr>
<tr><td>TCELL39:IMUX.IMUX10</td><td>PPC.TSTC405DSOCMBYTEENI0</td></tr>
<tr><td>TCELL39:IMUX.IMUX11</td><td>PPC.TSTC405DSOCMBYTEENI1</td></tr>
<tr><td>TCELL39:IMUX.IMUX12</td><td>PPC.TSTC405DSOCMBYTEENI2</td></tr>
<tr><td>TCELL39:IMUX.IMUX13</td><td>PPC.TSTC405DSOCMBYTEENI3</td></tr>
<tr><td>TCELL39:IMUX.IMUX14</td><td>PPC.TSTC405DSOCMABORTREQI</td></tr>
<tr><td>TCELL39:IMUX.IMUX15</td><td>PPC.TSTC405DSOCMABORTOPI</td></tr>
<tr><td>TCELL39:IMUX.IMUX16</td><td>PPC.TSTC405DSOCMWRDBUSI28</td></tr>
<tr><td>TCELL39:IMUX.IMUX17</td><td>PPC.TSTC405DSOCMWRDBUSI29</td></tr>
<tr><td>TCELL39:IMUX.IMUX18</td><td>PPC.TSTC405DSOCMWRDBUSI30</td></tr>
<tr><td>TCELL39:IMUX.IMUX19</td><td>PPC.TSTC405DSOCMWRDBUSI31</td></tr>
<tr><td>TCELL39:OUT.BEST0.TMIN</td><td>PPC.C405PLBDCUWRDBUS0</td></tr>
<tr><td>TCELL39:OUT.BEST1.TMIN</td><td>PPC.C405PLBDCUWRDBUS1</td></tr>
<tr><td>TCELL39:OUT.BEST2.TMIN</td><td>PPC.C405PLBDCUWRDBUS2</td></tr>
<tr><td>TCELL39:OUT.BEST3.TMIN</td><td>PPC.C405PLBDCUWRDBUS3</td></tr>
<tr><td>TCELL39:OUT.BEST4.TMIN</td><td>PPC.C405PLBDCUREQUEST</td></tr>
<tr><td>TCELL39:OUT.BEST5.TMIN</td><td>PPC.C405PLBDCUPRIORITY0</td></tr>
<tr><td>TCELL39:OUT.BEST6.TMIN</td><td>PPC.C405PLBDCUPRIORITY1</td></tr>
<tr><td>TCELL39:OUT.BEST7.TMIN</td><td>PPC.C405PLBDCUABORT</td></tr>
<tr><td>TCELL39:OUT.SEC0.TMIN</td><td>PPC.APUFCMLOADBYTEEN0</td></tr>
<tr><td>TCELL39:OUT.SEC1.TMIN</td><td>PPC.APUFCMLOADBYTEEN1</td></tr>
<tr><td>TCELL39:OUT.SEC2.TMIN</td><td>PPC.APUFCMLOADBYTEEN2</td></tr>
<tr><td>TCELL39:OUT.SEC3.TMIN</td><td>PPC.APUFCMLOADBYTEEN3</td></tr>
<tr><td>TCELL39:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTDSOCMC405COMPLETEO</td></tr>
<tr><td>TCELL39:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTDSOCMC405DISOPERANDFWDO</td></tr>
<tr><td>TCELL39:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTDSOCMC405HOLDO</td></tr>
<tr><td>TCELL39:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTDCRC405ACKO</td></tr>
<tr><td>TCELL39:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTRESETCOREO</td></tr>
<tr><td>TCELL39:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTRESETCHIPO</td></tr>
<tr><td>TCELL39:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTRESETSYSO</td></tr>
<tr><td>TCELL39:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTTRSTNEGO</td></tr>
<tr><td>TCELL39:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTDSOCMC405COMPLETEO</td></tr>
<tr><td>TCELL39:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTDSOCMC405DISOPERANDFWDO</td></tr>
<tr><td>TCELL39:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTDSOCMC405HOLDO</td></tr>
<tr><td>TCELL39:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTDCRC405ACKO</td></tr>
<tr><td>TCELL39:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTRESETCOREO</td></tr>
<tr><td>TCELL39:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTRESETCHIPO</td></tr>
<tr><td>TCELL39:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTRESETSYSO</td></tr>
<tr><td>TCELL39:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTTRSTNEGO</td></tr>
<tr><td>TCELL40:IMUX.SR0</td><td>PPC.TIEAPUUDI311</td></tr>
<tr><td>TCELL40:IMUX.SR1</td><td>PPC.TIEAPUUDI310</td></tr>
<tr><td>TCELL40:IMUX.SR2</td><td>PPC.TIEAPUUDI39</td></tr>
<tr><td>TCELL40:IMUX.SR3</td><td>PPC.TIEAPUUDI38</td></tr>
<tr><td>TCELL40:IMUX.CE0</td><td>PPC.TIEAPUUDI315</td></tr>
<tr><td>TCELL40:IMUX.CE1</td><td>PPC.TIEAPUUDI314</td></tr>
<tr><td>TCELL40:IMUX.CE2</td><td>PPC.TIEAPUUDI313</td></tr>
<tr><td>TCELL40:IMUX.CE3</td><td>PPC.TIEAPUUDI312</td></tr>
<tr><td>TCELL40:IMUX.IMUX0</td><td>PPC.FCMAPURESULT28</td></tr>
<tr><td>TCELL40:IMUX.IMUX1</td><td>PPC.FCMAPURESULT29</td></tr>
<tr><td>TCELL40:IMUX.IMUX2</td><td>PPC.FCMAPURESULT30</td></tr>
<tr><td>TCELL40:IMUX.IMUX3</td><td>PPC.FCMAPURESULT31</td></tr>
<tr><td>TCELL40:IMUX.IMUX4</td><td>PPC.FCMAPUCR0</td></tr>
<tr><td>TCELL40:IMUX.IMUX5</td><td>PPC.FCMAPUCR1</td></tr>
<tr><td>TCELL40:IMUX.IMUX6</td><td>PPC.FCMAPUCR2</td></tr>
<tr><td>TCELL40:IMUX.IMUX7</td><td>PPC.FCMAPUCR3</td></tr>
<tr><td>TCELL40:IMUX.IMUX8</td><td>PPC.FCMAPURESULTVALID</td></tr>
<tr><td>TCELL40:IMUX.IMUX9</td><td>PPC.FCMAPUINSTRACK</td></tr>
<tr><td>TCELL40:IMUX.IMUX10</td><td>PPC.FCMAPUDCDFPUOP</td></tr>
<tr><td>TCELL40:IMUX.IMUX11</td><td>PPC.FCMAPUDONE</td></tr>
<tr><td>TCELL40:IMUX.IMUX12</td><td>PPC.PLBC405ICURDDBUS0</td></tr>
<tr><td>TCELL40:IMUX.IMUX13</td><td>PPC.PLBC405ICURDDBUS1</td></tr>
<tr><td>TCELL40:IMUX.IMUX14</td><td>PPC.PLBC405ICURDDBUS2</td></tr>
<tr><td>TCELL40:IMUX.IMUX15</td><td>PPC.PLBC405ICURDDBUS3</td></tr>
<tr><td>TCELL40:IMUX.IMUX16</td><td>PPC.TSTC405DCRDBUSOUTI20</td></tr>
<tr><td>TCELL40:IMUX.IMUX17</td><td>PPC.TSTC405DCRDBUSOUTI21</td></tr>
<tr><td>TCELL40:IMUX.IMUX18</td><td>PPC.TSTC405DCRDBUSOUTI22</td></tr>
<tr><td>TCELL40:IMUX.IMUX19</td><td>PPC.TSTC405DCRDBUSOUTI23</td></tr>
<tr><td>TCELL40:OUT.BEST0.TMIN</td><td>PPC.APUFCMRADATA28</td></tr>
<tr><td>TCELL40:OUT.BEST1.TMIN</td><td>PPC.APUFCMRADATA29</td></tr>
<tr><td>TCELL40:OUT.BEST2.TMIN</td><td>PPC.APUFCMRADATA30</td></tr>
<tr><td>TCELL40:OUT.BEST3.TMIN</td><td>PPC.APUFCMRADATA31</td></tr>
<tr><td>TCELL40:OUT.BEST4.TMIN</td><td>PPC.APUFCMRBDATA28</td></tr>
<tr><td>TCELL40:OUT.BEST5.TMIN</td><td>PPC.APUFCMRBDATA29</td></tr>
<tr><td>TCELL40:OUT.BEST6.TMIN</td><td>PPC.APUFCMRBDATA30</td></tr>
<tr><td>TCELL40:OUT.BEST7.TMIN</td><td>PPC.APUFCMRBDATA31</td></tr>
<tr><td>TCELL40:OUT.SEC0.TMIN</td><td>PPC.APUFCMLOADDATA28</td></tr>
<tr><td>TCELL40:OUT.SEC1.TMIN</td><td>PPC.APUFCMLOADDATA29</td></tr>
<tr><td>TCELL40:OUT.SEC2.TMIN</td><td>PPC.APUFCMLOADDATA30</td></tr>
<tr><td>TCELL40:OUT.SEC3.TMIN</td><td>PPC.APUFCMLOADDATA31</td></tr>
<tr><td>TCELL40:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO24</td></tr>
<tr><td>TCELL40:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO25</td></tr>
<tr><td>TCELL40:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO26</td></tr>
<tr><td>TCELL40:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO27</td></tr>
<tr><td>TCELL40:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO28</td></tr>
<tr><td>TCELL40:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO29</td></tr>
<tr><td>TCELL40:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO30</td></tr>
<tr><td>TCELL40:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO31</td></tr>
<tr><td>TCELL40:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO24</td></tr>
<tr><td>TCELL40:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO25</td></tr>
<tr><td>TCELL40:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO26</td></tr>
<tr><td>TCELL40:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO27</td></tr>
<tr><td>TCELL40:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO28</td></tr>
<tr><td>TCELL40:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO29</td></tr>
<tr><td>TCELL40:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO30</td></tr>
<tr><td>TCELL40:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO31</td></tr>
<tr><td>TCELL41:IMUX.SR0</td><td>PPC.TIEAPUUDI33</td></tr>
<tr><td>TCELL41:IMUX.SR1</td><td>PPC.TIEAPUUDI32</td></tr>
<tr><td>TCELL41:IMUX.SR2</td><td>PPC.TIEAPUUDI31</td></tr>
<tr><td>TCELL41:IMUX.SR3</td><td>PPC.TIEAPUUDI30</td></tr>
<tr><td>TCELL41:IMUX.CE0</td><td>PPC.TIEAPUUDI37</td></tr>
<tr><td>TCELL41:IMUX.CE1</td><td>PPC.TIEAPUUDI36</td></tr>
<tr><td>TCELL41:IMUX.CE2</td><td>PPC.TIEAPUUDI35</td></tr>
<tr><td>TCELL41:IMUX.CE3</td><td>PPC.TIEAPUUDI34</td></tr>
<tr><td>TCELL41:IMUX.IMUX0</td><td>PPC.FCMAPURESULT24</td></tr>
<tr><td>TCELL41:IMUX.IMUX1</td><td>PPC.FCMAPURESULT25</td></tr>
<tr><td>TCELL41:IMUX.IMUX2</td><td>PPC.FCMAPURESULT26</td></tr>
<tr><td>TCELL41:IMUX.IMUX3</td><td>PPC.FCMAPURESULT27</td></tr>
<tr><td>TCELL41:IMUX.IMUX4</td><td>PPC.PLBC405DCURDDBUS0</td></tr>
<tr><td>TCELL41:IMUX.IMUX5</td><td>PPC.PLBC405DCURDDBUS1</td></tr>
<tr><td>TCELL41:IMUX.IMUX6</td><td>PPC.PLBC405DCURDDBUS2</td></tr>
<tr><td>TCELL41:IMUX.IMUX7</td><td>PPC.PLBC405DCURDDBUS3</td></tr>
<tr><td>TCELL41:IMUX.IMUX8</td><td>PPC.TSTC405DSOCMABUSI24</td></tr>
<tr><td>TCELL41:IMUX.IMUX9</td><td>PPC.TSTC405DSOCMABUSI25</td></tr>
<tr><td>TCELL41:IMUX.IMUX10</td><td>PPC.TSTC405DSOCMABUSI26</td></tr>
<tr><td>TCELL41:IMUX.IMUX11</td><td>PPC.TSTC405DSOCMABUSI27</td></tr>
<tr><td>TCELL41:IMUX.IMUX12</td><td>PPC.TSTC405DCRDBUSOUTI16</td></tr>
<tr><td>TCELL41:IMUX.IMUX13</td><td>PPC.TSTC405DCRDBUSOUTI17</td></tr>
<tr><td>TCELL41:IMUX.IMUX14</td><td>PPC.TSTC405DCRDBUSOUTI18</td></tr>
<tr><td>TCELL41:IMUX.IMUX15</td><td>PPC.TSTC405DCRDBUSOUTI19</td></tr>
<tr><td>TCELL41:IMUX.IMUX16</td><td>PPC.TSTC405DSOCMWRDBUSI24</td></tr>
<tr><td>TCELL41:IMUX.IMUX17</td><td>PPC.TSTC405DSOCMWRDBUSI25</td></tr>
<tr><td>TCELL41:IMUX.IMUX18</td><td>PPC.TSTC405DSOCMWRDBUSI26</td></tr>
<tr><td>TCELL41:IMUX.IMUX19</td><td>PPC.TSTC405DSOCMWRDBUSI27</td></tr>
<tr><td>TCELL41:OUT.BEST0.TMIN</td><td>PPC.APUFCMRADATA24</td></tr>
<tr><td>TCELL41:OUT.BEST1.TMIN</td><td>PPC.APUFCMRADATA25</td></tr>
<tr><td>TCELL41:OUT.BEST2.TMIN</td><td>PPC.APUFCMRADATA26</td></tr>
<tr><td>TCELL41:OUT.BEST3.TMIN</td><td>PPC.APUFCMRADATA27</td></tr>
<tr><td>TCELL41:OUT.BEST4.TMIN</td><td>PPC.APUFCMRBDATA24</td></tr>
<tr><td>TCELL41:OUT.BEST5.TMIN</td><td>PPC.APUFCMRBDATA25</td></tr>
<tr><td>TCELL41:OUT.BEST6.TMIN</td><td>PPC.APUFCMRBDATA26</td></tr>
<tr><td>TCELL41:OUT.BEST7.TMIN</td><td>PPC.APUFCMRBDATA27</td></tr>
<tr><td>TCELL41:OUT.SEC0.TMIN</td><td>PPC.APUFCMLOADDATA24</td></tr>
<tr><td>TCELL41:OUT.SEC1.TMIN</td><td>PPC.APUFCMLOADDATA25</td></tr>
<tr><td>TCELL41:OUT.SEC2.TMIN</td><td>PPC.APUFCMLOADDATA26</td></tr>
<tr><td>TCELL41:OUT.SEC3.TMIN</td><td>PPC.APUFCMLOADDATA27</td></tr>
<tr><td>TCELL41:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO16</td></tr>
<tr><td>TCELL41:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO17</td></tr>
<tr><td>TCELL41:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO18</td></tr>
<tr><td>TCELL41:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO19</td></tr>
<tr><td>TCELL41:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO20</td></tr>
<tr><td>TCELL41:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO21</td></tr>
<tr><td>TCELL41:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO22</td></tr>
<tr><td>TCELL41:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO23</td></tr>
<tr><td>TCELL41:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO16</td></tr>
<tr><td>TCELL41:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO17</td></tr>
<tr><td>TCELL41:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO18</td></tr>
<tr><td>TCELL41:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO19</td></tr>
<tr><td>TCELL41:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO20</td></tr>
<tr><td>TCELL41:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO21</td></tr>
<tr><td>TCELL41:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO22</td></tr>
<tr><td>TCELL41:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO23</td></tr>
<tr><td>TCELL42:IMUX.SR0</td><td>PPC.TIEAPUUDI219</td></tr>
<tr><td>TCELL42:IMUX.SR1</td><td>PPC.TIEAPUUDI218</td></tr>
<tr><td>TCELL42:IMUX.SR2</td><td>PPC.TIEAPUUDI217</td></tr>
<tr><td>TCELL42:IMUX.SR3</td><td>PPC.TIEAPUUDI216</td></tr>
<tr><td>TCELL42:IMUX.CE0</td><td>PPC.TIEAPUUDI223</td></tr>
<tr><td>TCELL42:IMUX.CE1</td><td>PPC.TIEAPUUDI222</td></tr>
<tr><td>TCELL42:IMUX.CE2</td><td>PPC.TIEAPUUDI221</td></tr>
<tr><td>TCELL42:IMUX.CE3</td><td>PPC.TIEAPUUDI220</td></tr>
<tr><td>TCELL42:IMUX.IMUX0</td><td>PPC.FCMAPURESULT20</td></tr>
<tr><td>TCELL42:IMUX.IMUX1</td><td>PPC.FCMAPURESULT21</td></tr>
<tr><td>TCELL42:IMUX.IMUX2</td><td>PPC.FCMAPURESULT22</td></tr>
<tr><td>TCELL42:IMUX.IMUX3</td><td>PPC.FCMAPURESULT23</td></tr>
<tr><td>TCELL42:IMUX.IMUX4</td><td>PPC.TSTAPUC405DCDFORCEALIGNI</td></tr>
<tr><td>TCELL42:IMUX.IMUX5</td><td>PPC.TSTAPUC405DCDFORCEBESTEERINGI</td></tr>
<tr><td>TCELL42:IMUX.IMUX6</td><td>PPC.TSTAPUC405DCDLDSTBYTEI</td></tr>
<tr><td>TCELL42:IMUX.IMUX7</td><td>PPC.TSTAPUC405FPUEXCEPTIONI</td></tr>
<tr><td>TCELL42:IMUX.IMUX8</td><td>PPC.TSTC405DSOCMABUSI20</td></tr>
<tr><td>TCELL42:IMUX.IMUX9</td><td>PPC.TSTC405DSOCMABUSI21</td></tr>
<tr><td>TCELL42:IMUX.IMUX10</td><td>PPC.TSTC405DSOCMABUSI22</td></tr>
<tr><td>TCELL42:IMUX.IMUX11</td><td>PPC.TSTC405DSOCMABUSI23</td></tr>
<tr><td>TCELL42:IMUX.IMUX12</td><td>PPC.TSTC405DCRDBUSOUTI12</td></tr>
<tr><td>TCELL42:IMUX.IMUX13</td><td>PPC.TSTC405DCRDBUSOUTI13</td></tr>
<tr><td>TCELL42:IMUX.IMUX14</td><td>PPC.TSTC405DCRDBUSOUTI14</td></tr>
<tr><td>TCELL42:IMUX.IMUX15</td><td>PPC.TSTC405DCRDBUSOUTI15</td></tr>
<tr><td>TCELL42:IMUX.IMUX16</td><td>PPC.TSTC405DSOCMWRDBUSI20</td></tr>
<tr><td>TCELL42:IMUX.IMUX17</td><td>PPC.TSTC405DSOCMWRDBUSI21</td></tr>
<tr><td>TCELL42:IMUX.IMUX18</td><td>PPC.TSTC405DSOCMWRDBUSI22</td></tr>
<tr><td>TCELL42:IMUX.IMUX19</td><td>PPC.TSTC405DSOCMWRDBUSI23</td></tr>
<tr><td>TCELL42:OUT.BEST0.TMIN</td><td>PPC.APUFCMRADATA20</td></tr>
<tr><td>TCELL42:OUT.BEST1.TMIN</td><td>PPC.APUFCMRADATA21</td></tr>
<tr><td>TCELL42:OUT.BEST2.TMIN</td><td>PPC.APUFCMRADATA22</td></tr>
<tr><td>TCELL42:OUT.BEST3.TMIN</td><td>PPC.APUFCMRADATA23</td></tr>
<tr><td>TCELL42:OUT.BEST4.TMIN</td><td>PPC.APUFCMRBDATA20</td></tr>
<tr><td>TCELL42:OUT.BEST5.TMIN</td><td>PPC.APUFCMRBDATA21</td></tr>
<tr><td>TCELL42:OUT.BEST6.TMIN</td><td>PPC.APUFCMRBDATA22</td></tr>
<tr><td>TCELL42:OUT.BEST7.TMIN</td><td>PPC.APUFCMRBDATA23</td></tr>
<tr><td>TCELL42:OUT.SEC0.TMIN</td><td>PPC.APUFCMLOADDATA20</td></tr>
<tr><td>TCELL42:OUT.SEC1.TMIN</td><td>PPC.APUFCMLOADDATA21</td></tr>
<tr><td>TCELL42:OUT.SEC2.TMIN</td><td>PPC.APUFCMLOADDATA22</td></tr>
<tr><td>TCELL42:OUT.SEC3.TMIN</td><td>PPC.APUFCMLOADDATA23</td></tr>
<tr><td>TCELL42:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO8</td></tr>
<tr><td>TCELL42:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO9</td></tr>
<tr><td>TCELL42:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO10</td></tr>
<tr><td>TCELL42:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO11</td></tr>
<tr><td>TCELL42:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO12</td></tr>
<tr><td>TCELL42:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO13</td></tr>
<tr><td>TCELL42:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO14</td></tr>
<tr><td>TCELL42:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO15</td></tr>
<tr><td>TCELL42:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO8</td></tr>
<tr><td>TCELL42:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO9</td></tr>
<tr><td>TCELL42:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO10</td></tr>
<tr><td>TCELL42:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO11</td></tr>
<tr><td>TCELL42:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO12</td></tr>
<tr><td>TCELL42:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO13</td></tr>
<tr><td>TCELL42:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO14</td></tr>
<tr><td>TCELL42:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO15</td></tr>
<tr><td>TCELL43:IMUX.SR0</td><td>PPC.TIEAPUUDI211</td></tr>
<tr><td>TCELL43:IMUX.SR1</td><td>PPC.TIEAPUUDI210</td></tr>
<tr><td>TCELL43:IMUX.SR2</td><td>PPC.TIEAPUUDI29</td></tr>
<tr><td>TCELL43:IMUX.SR3</td><td>PPC.TIEAPUUDI28</td></tr>
<tr><td>TCELL43:IMUX.CE0</td><td>PPC.TIEAPUUDI215</td></tr>
<tr><td>TCELL43:IMUX.CE1</td><td>PPC.TIEAPUUDI214</td></tr>
<tr><td>TCELL43:IMUX.CE2</td><td>PPC.TIEAPUUDI213</td></tr>
<tr><td>TCELL43:IMUX.CE3</td><td>PPC.TIEAPUUDI212</td></tr>
<tr><td>TCELL43:IMUX.IMUX0</td><td>PPC.FCMAPURESULT16</td></tr>
<tr><td>TCELL43:IMUX.IMUX1</td><td>PPC.FCMAPURESULT17</td></tr>
<tr><td>TCELL43:IMUX.IMUX2</td><td>PPC.FCMAPURESULT18</td></tr>
<tr><td>TCELL43:IMUX.IMUX3</td><td>PPC.FCMAPURESULT19</td></tr>
<tr><td>TCELL43:IMUX.IMUX4</td><td>PPC.TSTAPUC405DCDLDSTHWI</td></tr>
<tr><td>TCELL43:IMUX.IMUX5</td><td>PPC.TSTAPUC405DCDLDSTWDI</td></tr>
<tr><td>TCELL43:IMUX.IMUX6</td><td>PPC.TSTAPUC405DCDLDSTDWI</td></tr>
<tr><td>TCELL43:IMUX.IMUX7</td><td>PPC.TSTAPUC405DCDLDSTQWI</td></tr>
<tr><td>TCELL43:IMUX.IMUX8</td><td>PPC.TSTC405DSOCMABUSI16</td></tr>
<tr><td>TCELL43:IMUX.IMUX9</td><td>PPC.TSTC405DSOCMABUSI17</td></tr>
<tr><td>TCELL43:IMUX.IMUX10</td><td>PPC.TSTC405DSOCMABUSI18</td></tr>
<tr><td>TCELL43:IMUX.IMUX11</td><td>PPC.TSTC405DSOCMABUSI19</td></tr>
<tr><td>TCELL43:IMUX.IMUX12</td><td>PPC.TSTC405DSOCMLOADREQI</td></tr>
<tr><td>TCELL43:IMUX.IMUX13</td><td>PPC.TSTC405DSOCMSTOREREQI</td></tr>
<tr><td>TCELL43:IMUX.IMUX14</td><td>PPC.TSTC405DSOCMWAITI</td></tr>
<tr><td>TCELL43:IMUX.IMUX15</td><td>PPC.TSTC405DSOCMXLTVALIDI</td></tr>
<tr><td>TCELL43:IMUX.IMUX16</td><td>PPC.TSTC405DSOCMWRDBUSI16</td></tr>
<tr><td>TCELL43:IMUX.IMUX17</td><td>PPC.TSTC405DSOCMWRDBUSI17</td></tr>
<tr><td>TCELL43:IMUX.IMUX18</td><td>PPC.TSTC405DSOCMWRDBUSI18</td></tr>
<tr><td>TCELL43:IMUX.IMUX19</td><td>PPC.TSTC405DSOCMWRDBUSI19</td></tr>
<tr><td>TCELL43:OUT.BEST0.TMIN</td><td>PPC.APUFCMRADATA16</td></tr>
<tr><td>TCELL43:OUT.BEST1.TMIN</td><td>PPC.APUFCMRADATA17</td></tr>
<tr><td>TCELL43:OUT.BEST2.TMIN</td><td>PPC.APUFCMRADATA18</td></tr>
<tr><td>TCELL43:OUT.BEST3.TMIN</td><td>PPC.APUFCMRADATA19</td></tr>
<tr><td>TCELL43:OUT.BEST4.TMIN</td><td>PPC.APUFCMRBDATA16</td></tr>
<tr><td>TCELL43:OUT.BEST5.TMIN</td><td>PPC.APUFCMRBDATA17</td></tr>
<tr><td>TCELL43:OUT.BEST6.TMIN</td><td>PPC.APUFCMRBDATA18</td></tr>
<tr><td>TCELL43:OUT.BEST7.TMIN</td><td>PPC.APUFCMRBDATA19</td></tr>
<tr><td>TCELL43:OUT.SEC0.TMIN</td><td>PPC.APUFCMLOADDATA16</td></tr>
<tr><td>TCELL43:OUT.SEC1.TMIN</td><td>PPC.APUFCMLOADDATA17</td></tr>
<tr><td>TCELL43:OUT.SEC2.TMIN</td><td>PPC.APUFCMLOADDATA18</td></tr>
<tr><td>TCELL43:OUT.SEC3.TMIN</td><td>PPC.APUFCMLOADDATA19</td></tr>
<tr><td>TCELL43:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO0</td></tr>
<tr><td>TCELL43:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO1</td></tr>
<tr><td>TCELL43:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO2</td></tr>
<tr><td>TCELL43:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO3</td></tr>
<tr><td>TCELL43:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO4</td></tr>
<tr><td>TCELL43:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO5</td></tr>
<tr><td>TCELL43:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO6</td></tr>
<tr><td>TCELL43:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO7</td></tr>
<tr><td>TCELL43:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO0</td></tr>
<tr><td>TCELL43:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO1</td></tr>
<tr><td>TCELL43:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO2</td></tr>
<tr><td>TCELL43:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO3</td></tr>
<tr><td>TCELL43:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO4</td></tr>
<tr><td>TCELL43:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO5</td></tr>
<tr><td>TCELL43:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO6</td></tr>
<tr><td>TCELL43:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUEXELOADDBUSO7</td></tr>
<tr><td>TCELL44:IMUX.SR0</td><td>PPC.TIEAPUUDI23</td></tr>
<tr><td>TCELL44:IMUX.SR1</td><td>PPC.TIEAPUUDI22</td></tr>
<tr><td>TCELL44:IMUX.SR2</td><td>PPC.TIEAPUUDI21</td></tr>
<tr><td>TCELL44:IMUX.SR3</td><td>PPC.TIEAPUUDI20</td></tr>
<tr><td>TCELL44:IMUX.CE0</td><td>PPC.TIEAPUUDI27</td></tr>
<tr><td>TCELL44:IMUX.CE1</td><td>PPC.TIEAPUUDI26</td></tr>
<tr><td>TCELL44:IMUX.CE2</td><td>PPC.TIEAPUUDI25</td></tr>
<tr><td>TCELL44:IMUX.CE3</td><td>PPC.TIEAPUUDI24</td></tr>
<tr><td>TCELL44:IMUX.IMUX0</td><td>PPC.FCMAPURESULT12</td></tr>
<tr><td>TCELL44:IMUX.IMUX1</td><td>PPC.FCMAPURESULT13</td></tr>
<tr><td>TCELL44:IMUX.IMUX2</td><td>PPC.FCMAPURESULT14</td></tr>
<tr><td>TCELL44:IMUX.IMUX3</td><td>PPC.FCMAPURESULT15</td></tr>
<tr><td>TCELL44:IMUX.IMUX4</td><td>PPC.FCMAPUDCDFORCEALIGN</td></tr>
<tr><td>TCELL44:IMUX.IMUX5</td><td>PPC.TSTC405APUXERCAI</td></tr>
<tr><td>TCELL44:IMUX.IMUX6</td><td>PPC.TSTAPUC405APUDIVENI</td></tr>
<tr><td>TCELL44:IMUX.IMUX7</td><td>PPC.TSTAPUC405APUPRESENTI</td></tr>
<tr><td>TCELL44:IMUX.IMUX8</td><td>PPC.TSTAPUC405DCDVALIDOPI</td></tr>
<tr><td>TCELL44:IMUX.IMUX9</td><td>PPC.TSTAPUC405DCDAPUOPI</td></tr>
<tr><td>TCELL44:IMUX.IMUX10</td><td>PPC.TSTAPUC405EXEXERCAI</td></tr>
<tr><td>TCELL44:IMUX.IMUX11</td><td>PPC.TSTAPUC405EXEXEROVI</td></tr>
<tr><td>TCELL44:IMUX.IMUX12</td><td>PPC.TSTC405DCRDBUSOUTI8</td></tr>
<tr><td>TCELL44:IMUX.IMUX13</td><td>PPC.TSTC405DCRDBUSOUTI9</td></tr>
<tr><td>TCELL44:IMUX.IMUX14</td><td>PPC.TSTC405DCRDBUSOUTI10</td></tr>
<tr><td>TCELL44:IMUX.IMUX15</td><td>PPC.TSTC405DCRDBUSOUTI11</td></tr>
<tr><td>TCELL44:IMUX.IMUX16</td><td>PPC.TSTC405DSOCMWRDBUSI12</td></tr>
<tr><td>TCELL44:IMUX.IMUX17</td><td>PPC.TSTC405DSOCMWRDBUSI13</td></tr>
<tr><td>TCELL44:IMUX.IMUX18</td><td>PPC.TSTC405DSOCMWRDBUSI14</td></tr>
<tr><td>TCELL44:IMUX.IMUX19</td><td>PPC.TSTC405DSOCMWRDBUSI15</td></tr>
<tr><td>TCELL44:OUT.BEST0.TMIN</td><td>PPC.APUFCMRADATA12</td></tr>
<tr><td>TCELL44:OUT.BEST1.TMIN</td><td>PPC.APUFCMRADATA13</td></tr>
<tr><td>TCELL44:OUT.BEST2.TMIN</td><td>PPC.APUFCMRADATA14</td></tr>
<tr><td>TCELL44:OUT.BEST3.TMIN</td><td>PPC.APUFCMRADATA15</td></tr>
<tr><td>TCELL44:OUT.BEST4.TMIN</td><td>PPC.APUFCMRBDATA12</td></tr>
<tr><td>TCELL44:OUT.BEST5.TMIN</td><td>PPC.APUFCMRBDATA13</td></tr>
<tr><td>TCELL44:OUT.BEST6.TMIN</td><td>PPC.APUFCMRBDATA14</td></tr>
<tr><td>TCELL44:OUT.BEST7.TMIN</td><td>PPC.APUFCMRBDATA15</td></tr>
<tr><td>TCELL44:OUT.SEC0.TMIN</td><td>PPC.APUFCMLOADDATA12</td></tr>
<tr><td>TCELL44:OUT.SEC1.TMIN</td><td>PPC.APUFCMLOADDATA13</td></tr>
<tr><td>TCELL44:OUT.SEC2.TMIN</td><td>PPC.APUFCMLOADDATA14</td></tr>
<tr><td>TCELL44:OUT.SEC3.TMIN</td><td>PPC.APUFCMLOADDATA15</td></tr>
<tr><td>TCELL44:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUEXERBDATAO24</td></tr>
<tr><td>TCELL44:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUEXERBDATAO25</td></tr>
<tr><td>TCELL44:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUEXERBDATAO26</td></tr>
<tr><td>TCELL44:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUEXERBDATAO27</td></tr>
<tr><td>TCELL44:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUEXERBDATAO28</td></tr>
<tr><td>TCELL44:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUEXERBDATAO29</td></tr>
<tr><td>TCELL44:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUEXERBDATAO30</td></tr>
<tr><td>TCELL44:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUEXERBDATAO31</td></tr>
<tr><td>TCELL44:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUEXERBDATAO24</td></tr>
<tr><td>TCELL44:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUEXERBDATAO25</td></tr>
<tr><td>TCELL44:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUEXERBDATAO26</td></tr>
<tr><td>TCELL44:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUEXERBDATAO27</td></tr>
<tr><td>TCELL44:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUEXERBDATAO28</td></tr>
<tr><td>TCELL44:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUEXERBDATAO29</td></tr>
<tr><td>TCELL44:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUEXERBDATAO30</td></tr>
<tr><td>TCELL44:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUEXERBDATAO31</td></tr>
<tr><td>TCELL45:IMUX.SR0</td><td>PPC.TIEAPUUDI119</td></tr>
<tr><td>TCELL45:IMUX.SR1</td><td>PPC.TIEAPUUDI118</td></tr>
<tr><td>TCELL45:IMUX.SR2</td><td>PPC.TIEAPUUDI117</td></tr>
<tr><td>TCELL45:IMUX.SR3</td><td>PPC.TIEAPUUDI116</td></tr>
<tr><td>TCELL45:IMUX.CE0</td><td>PPC.TIEAPUUDI123</td></tr>
<tr><td>TCELL45:IMUX.CE1</td><td>PPC.TIEAPUUDI122</td></tr>
<tr><td>TCELL45:IMUX.CE2</td><td>PPC.TIEAPUUDI121</td></tr>
<tr><td>TCELL45:IMUX.CE3</td><td>PPC.TIEAPUUDI120</td></tr>
<tr><td>TCELL45:IMUX.IMUX0</td><td>PPC.FCMAPURESULT8</td></tr>
<tr><td>TCELL45:IMUX.IMUX1</td><td>PPC.FCMAPURESULT9</td></tr>
<tr><td>TCELL45:IMUX.IMUX2</td><td>PPC.FCMAPURESULT10</td></tr>
<tr><td>TCELL45:IMUX.IMUX3</td><td>PPC.FCMAPURESULT11</td></tr>
<tr><td>TCELL45:IMUX.IMUX4</td><td>PPC.TSTAPUC405EXCEPTIONI</td></tr>
<tr><td>TCELL45:IMUX.IMUX5</td><td>PPC.TSTAPUC405EXEBLOCKINGMCOI</td></tr>
<tr><td>TCELL45:IMUX.IMUX6</td><td>PPC.TSTAPUC405EXENONBLOCKINGMCOI</td></tr>
<tr><td>TCELL45:IMUX.IMUX7</td><td>PPC.TSTAPUC405EXEBUSYI</td></tr>
<tr><td>TCELL45:IMUX.IMUX8</td><td>PPC.TSTC405APUDCDFULLI</td></tr>
<tr><td>TCELL45:IMUX.IMUX9</td><td>PPC.TSTC405APUDCDHOLDI</td></tr>
<tr><td>TCELL45:IMUX.IMUX10</td><td>PPC.TSTC405APUEXEFLUSHI</td></tr>
<tr><td>TCELL45:IMUX.IMUX11</td><td>PPC.TSTC405APUEXEHOLDI</td></tr>
<tr><td>TCELL45:IMUX.IMUX12</td><td>PPC.TSTC405DCRDBUSOUTI4</td></tr>
<tr><td>TCELL45:IMUX.IMUX13</td><td>PPC.TSTC405DCRDBUSOUTI5</td></tr>
<tr><td>TCELL45:IMUX.IMUX14</td><td>PPC.TSTC405DCRDBUSOUTI6</td></tr>
<tr><td>TCELL45:IMUX.IMUX15</td><td>PPC.TSTC405DCRDBUSOUTI7</td></tr>
<tr><td>TCELL45:IMUX.IMUX16</td><td>PPC.TSTC405DSOCMWRDBUSI8</td></tr>
<tr><td>TCELL45:IMUX.IMUX17</td><td>PPC.TSTC405DSOCMWRDBUSI9</td></tr>
<tr><td>TCELL45:IMUX.IMUX18</td><td>PPC.TSTC405DSOCMWRDBUSI10</td></tr>
<tr><td>TCELL45:IMUX.IMUX19</td><td>PPC.TSTC405DSOCMWRDBUSI11</td></tr>
<tr><td>TCELL45:OUT.BEST0.TMIN</td><td>PPC.APUFCMRADATA8</td></tr>
<tr><td>TCELL45:OUT.BEST1.TMIN</td><td>PPC.APUFCMRADATA9</td></tr>
<tr><td>TCELL45:OUT.BEST2.TMIN</td><td>PPC.APUFCMRADATA10</td></tr>
<tr><td>TCELL45:OUT.BEST3.TMIN</td><td>PPC.APUFCMRADATA11</td></tr>
<tr><td>TCELL45:OUT.BEST4.TMIN</td><td>PPC.APUFCMRBDATA8</td></tr>
<tr><td>TCELL45:OUT.BEST5.TMIN</td><td>PPC.APUFCMRBDATA9</td></tr>
<tr><td>TCELL45:OUT.BEST6.TMIN</td><td>PPC.APUFCMRBDATA10</td></tr>
<tr><td>TCELL45:OUT.BEST7.TMIN</td><td>PPC.APUFCMRBDATA11</td></tr>
<tr><td>TCELL45:OUT.SEC0.TMIN</td><td>PPC.APUFCMLOADDATA8</td></tr>
<tr><td>TCELL45:OUT.SEC1.TMIN</td><td>PPC.APUFCMLOADDATA9</td></tr>
<tr><td>TCELL45:OUT.SEC2.TMIN</td><td>PPC.APUFCMLOADDATA10</td></tr>
<tr><td>TCELL45:OUT.SEC3.TMIN</td><td>PPC.APUFCMLOADDATA11</td></tr>
<tr><td>TCELL45:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUEXERBDATAO16</td></tr>
<tr><td>TCELL45:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUEXERBDATAO17</td></tr>
<tr><td>TCELL45:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUEXERBDATAO18</td></tr>
<tr><td>TCELL45:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUEXERBDATAO19</td></tr>
<tr><td>TCELL45:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUEXERBDATAO20</td></tr>
<tr><td>TCELL45:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUEXERBDATAO21</td></tr>
<tr><td>TCELL45:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUEXERBDATAO22</td></tr>
<tr><td>TCELL45:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUEXERBDATAO23</td></tr>
<tr><td>TCELL45:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUEXERBDATAO16</td></tr>
<tr><td>TCELL45:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUEXERBDATAO17</td></tr>
<tr><td>TCELL45:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUEXERBDATAO18</td></tr>
<tr><td>TCELL45:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUEXERBDATAO19</td></tr>
<tr><td>TCELL45:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUEXERBDATAO20</td></tr>
<tr><td>TCELL45:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUEXERBDATAO21</td></tr>
<tr><td>TCELL45:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUEXERBDATAO22</td></tr>
<tr><td>TCELL45:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUEXERBDATAO23</td></tr>
<tr><td>TCELL46:IMUX.SR0</td><td>PPC.TIEAPUUDI111</td></tr>
<tr><td>TCELL46:IMUX.SR1</td><td>PPC.TIEAPUUDI110</td></tr>
<tr><td>TCELL46:IMUX.SR2</td><td>PPC.TIEAPUUDI19</td></tr>
<tr><td>TCELL46:IMUX.SR3</td><td>PPC.TIEAPUUDI18</td></tr>
<tr><td>TCELL46:IMUX.CE0</td><td>PPC.TIEAPUUDI115</td></tr>
<tr><td>TCELL46:IMUX.CE1</td><td>PPC.TIEAPUUDI114</td></tr>
<tr><td>TCELL46:IMUX.CE2</td><td>PPC.TIEAPUUDI113</td></tr>
<tr><td>TCELL46:IMUX.CE3</td><td>PPC.TIEAPUUDI112</td></tr>
<tr><td>TCELL46:IMUX.IMUX0</td><td>PPC.FCMAPURESULT4</td></tr>
<tr><td>TCELL46:IMUX.IMUX1</td><td>PPC.FCMAPURESULT5</td></tr>
<tr><td>TCELL46:IMUX.IMUX2</td><td>PPC.FCMAPURESULT6</td></tr>
<tr><td>TCELL46:IMUX.IMUX3</td><td>PPC.FCMAPURESULT7</td></tr>
<tr><td>TCELL46:IMUX.IMUX4</td><td>PPC.TSTAPUC405SLEEPREQI</td></tr>
<tr><td>TCELL46:IMUX.IMUX5</td><td>PPC.TSTAPUC405EXELDDEPENDI</td></tr>
<tr><td>TCELL46:IMUX.IMUX6</td><td>PPC.TSTAPUC405WBLDDEPENDI</td></tr>
<tr><td>TCELL46:IMUX.IMUX7</td><td>PPC.TSTAPUC405LWBLDDEPENDI</td></tr>
<tr><td>TCELL46:IMUX.IMUX8</td><td>PPC.TSTC405APUEXELOADDVALIDI</td></tr>
<tr><td>TCELL46:IMUX.IMUX9</td><td>PPC.TSTC405APUWBENDIANI</td></tr>
<tr><td>TCELL46:IMUX.IMUX10</td><td>PPC.TSTC405APUWBFLUSHI</td></tr>
<tr><td>TCELL46:IMUX.IMUX11</td><td>PPC.TSTC405APUWBHOLDI</td></tr>
<tr><td>TCELL46:IMUX.IMUX12</td><td>PPC.TSTC405DCRDBUSOUTI0</td></tr>
<tr><td>TCELL46:IMUX.IMUX13</td><td>PPC.TSTC405DCRDBUSOUTI1</td></tr>
<tr><td>TCELL46:IMUX.IMUX14</td><td>PPC.TSTC405DCRDBUSOUTI2</td></tr>
<tr><td>TCELL46:IMUX.IMUX15</td><td>PPC.TSTC405DCRDBUSOUTI3</td></tr>
<tr><td>TCELL46:IMUX.IMUX16</td><td>PPC.TSTC405DSOCMWRDBUSI4</td></tr>
<tr><td>TCELL46:IMUX.IMUX17</td><td>PPC.TSTC405DSOCMWRDBUSI5</td></tr>
<tr><td>TCELL46:IMUX.IMUX18</td><td>PPC.TSTC405DSOCMWRDBUSI6</td></tr>
<tr><td>TCELL46:IMUX.IMUX19</td><td>PPC.TSTC405DSOCMWRDBUSI7</td></tr>
<tr><td>TCELL46:OUT.BEST0.TMIN</td><td>PPC.APUFCMRADATA4</td></tr>
<tr><td>TCELL46:OUT.BEST1.TMIN</td><td>PPC.APUFCMRADATA5</td></tr>
<tr><td>TCELL46:OUT.BEST2.TMIN</td><td>PPC.APUFCMRADATA6</td></tr>
<tr><td>TCELL46:OUT.BEST3.TMIN</td><td>PPC.APUFCMRADATA7</td></tr>
<tr><td>TCELL46:OUT.BEST4.TMIN</td><td>PPC.APUFCMRBDATA4</td></tr>
<tr><td>TCELL46:OUT.BEST5.TMIN</td><td>PPC.APUFCMRBDATA5</td></tr>
<tr><td>TCELL46:OUT.BEST6.TMIN</td><td>PPC.APUFCMRBDATA6</td></tr>
<tr><td>TCELL46:OUT.BEST7.TMIN</td><td>PPC.APUFCMRBDATA7</td></tr>
<tr><td>TCELL46:OUT.SEC0.TMIN</td><td>PPC.APUFCMLOADDATA4</td></tr>
<tr><td>TCELL46:OUT.SEC1.TMIN</td><td>PPC.APUFCMLOADDATA5</td></tr>
<tr><td>TCELL46:OUT.SEC2.TMIN</td><td>PPC.APUFCMLOADDATA6</td></tr>
<tr><td>TCELL46:OUT.SEC3.TMIN</td><td>PPC.APUFCMLOADDATA7</td></tr>
<tr><td>TCELL46:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUEXERBDATAO8</td></tr>
<tr><td>TCELL46:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUEXERBDATAO9</td></tr>
<tr><td>TCELL46:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUEXERBDATAO10</td></tr>
<tr><td>TCELL46:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUEXERBDATAO11</td></tr>
<tr><td>TCELL46:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUEXERBDATAO12</td></tr>
<tr><td>TCELL46:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUEXERBDATAO13</td></tr>
<tr><td>TCELL46:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUEXERBDATAO14</td></tr>
<tr><td>TCELL46:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUEXERBDATAO15</td></tr>
<tr><td>TCELL46:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUEXERBDATAO8</td></tr>
<tr><td>TCELL46:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUEXERBDATAO9</td></tr>
<tr><td>TCELL46:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUEXERBDATAO10</td></tr>
<tr><td>TCELL46:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUEXERBDATAO11</td></tr>
<tr><td>TCELL46:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUEXERBDATAO12</td></tr>
<tr><td>TCELL46:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUEXERBDATAO13</td></tr>
<tr><td>TCELL46:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUEXERBDATAO14</td></tr>
<tr><td>TCELL46:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUEXERBDATAO15</td></tr>
<tr><td>TCELL47:IMUX.SR0</td><td>PPC.TIEAPUUDI13</td></tr>
<tr><td>TCELL47:IMUX.SR1</td><td>PPC.TIEAPUUDI12</td></tr>
<tr><td>TCELL47:IMUX.SR2</td><td>PPC.TIEAPUUDI11</td></tr>
<tr><td>TCELL47:IMUX.SR3</td><td>PPC.TIEAPUUDI10</td></tr>
<tr><td>TCELL47:IMUX.CE0</td><td>PPC.TIEAPUUDI17</td></tr>
<tr><td>TCELL47:IMUX.CE1</td><td>PPC.TIEAPUUDI16</td></tr>
<tr><td>TCELL47:IMUX.CE2</td><td>PPC.TIEAPUUDI15</td></tr>
<tr><td>TCELL47:IMUX.CE3</td><td>PPC.TIEAPUUDI14</td></tr>
<tr><td>TCELL47:IMUX.IMUX0</td><td>PPC.FCMAPURESULT0</td></tr>
<tr><td>TCELL47:IMUX.IMUX1</td><td>PPC.FCMAPURESULT1</td></tr>
<tr><td>TCELL47:IMUX.IMUX2</td><td>PPC.FCMAPURESULT2</td></tr>
<tr><td>TCELL47:IMUX.IMUX3</td><td>PPC.FCMAPURESULT3</td></tr>
<tr><td>TCELL47:IMUX.IMUX4</td><td>PPC.FCMAPUDCDXERCAEN</td></tr>
<tr><td>TCELL47:IMUX.IMUX5</td><td>PPC.FCMAPUDCDXEROVEN</td></tr>
<tr><td>TCELL47:IMUX.IMUX6</td><td>PPC.FCMAPUDCDPRIVOP</td></tr>
<tr><td>TCELL47:IMUX.IMUX7</td><td>PPC.FCMAPUDCDCREN</td></tr>
<tr><td>TCELL47:IMUX.IMUX8</td><td>PPC.TSTC405APUEXEWDCNTI0</td></tr>
<tr><td>TCELL47:IMUX.IMUX9</td><td>PPC.TSTC405APUEXEWDCNTI1</td></tr>
<tr><td>TCELL47:IMUX.IMUX10</td><td>PPC.TSTC405APUMSRFE0I</td></tr>
<tr><td>TCELL47:IMUX.IMUX11</td><td>PPC.TSTC405APUMSRFE1I</td></tr>
<tr><td>TCELL47:IMUX.IMUX12</td><td>PPC.TSTC405DSOCMWRDBUSI0</td></tr>
<tr><td>TCELL47:IMUX.IMUX13</td><td>PPC.TSTC405DSOCMWRDBUSI1</td></tr>
<tr><td>TCELL47:IMUX.IMUX14</td><td>PPC.TSTC405DSOCMWRDBUSI2</td></tr>
<tr><td>TCELL47:IMUX.IMUX15</td><td>PPC.TSTC405DSOCMWRDBUSI3</td></tr>
<tr><td>TCELL47:OUT.BEST0.TMIN</td><td>PPC.APUFCMRADATA0</td></tr>
<tr><td>TCELL47:OUT.BEST1.TMIN</td><td>PPC.APUFCMRADATA1</td></tr>
<tr><td>TCELL47:OUT.BEST2.TMIN</td><td>PPC.APUFCMRADATA2</td></tr>
<tr><td>TCELL47:OUT.BEST3.TMIN</td><td>PPC.APUFCMRADATA3</td></tr>
<tr><td>TCELL47:OUT.BEST4.TMIN</td><td>PPC.APUFCMRBDATA0</td></tr>
<tr><td>TCELL47:OUT.BEST5.TMIN</td><td>PPC.APUFCMRBDATA1</td></tr>
<tr><td>TCELL47:OUT.BEST6.TMIN</td><td>PPC.APUFCMRBDATA2</td></tr>
<tr><td>TCELL47:OUT.BEST7.TMIN</td><td>PPC.APUFCMRBDATA3</td></tr>
<tr><td>TCELL47:OUT.SEC0.TMIN</td><td>PPC.APUFCMLOADDATA0</td></tr>
<tr><td>TCELL47:OUT.SEC1.TMIN</td><td>PPC.APUFCMLOADDATA1</td></tr>
<tr><td>TCELL47:OUT.SEC2.TMIN</td><td>PPC.APUFCMLOADDATA2</td></tr>
<tr><td>TCELL47:OUT.SEC3.TMIN</td><td>PPC.APUFCMLOADDATA3</td></tr>
<tr><td>TCELL47:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUEXERBDATAO0</td></tr>
<tr><td>TCELL47:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUEXERBDATAO1</td></tr>
<tr><td>TCELL47:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUEXERBDATAO2</td></tr>
<tr><td>TCELL47:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUEXERBDATAO3</td></tr>
<tr><td>TCELL47:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUEXERBDATAO4</td></tr>
<tr><td>TCELL47:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUEXERBDATAO5</td></tr>
<tr><td>TCELL47:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUEXERBDATAO6</td></tr>
<tr><td>TCELL47:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUEXERBDATAO7</td></tr>
<tr><td>TCELL47:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUEXERBDATAO0</td></tr>
<tr><td>TCELL47:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUEXERBDATAO1</td></tr>
<tr><td>TCELL47:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUEXERBDATAO2</td></tr>
<tr><td>TCELL47:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUEXERBDATAO3</td></tr>
<tr><td>TCELL47:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUEXERBDATAO4</td></tr>
<tr><td>TCELL47:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUEXERBDATAO5</td></tr>
<tr><td>TCELL47:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUEXERBDATAO6</td></tr>
<tr><td>TCELL47:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUEXERBDATAO7</td></tr>
<tr><td>TCELL48:IMUX.SR0</td><td>EMAC.TIEEMAC0CONFIGVEC24</td></tr>
<tr><td>TCELL48:IMUX.SR1</td><td>EMAC.TIEEMAC0CONFIGVEC25</td></tr>
<tr><td>TCELL48:IMUX.SR2</td><td>EMAC.TIEEMAC0CONFIGVEC26</td></tr>
<tr><td>TCELL48:IMUX.SR3</td><td>EMAC.TIEEMAC0CONFIGVEC27</td></tr>
<tr><td>TCELL48:IMUX.CE0</td><td>EMAC.TIEEMAC0CONFIGVEC20</td></tr>
<tr><td>TCELL48:IMUX.CE1</td><td>EMAC.TIEEMAC0CONFIGVEC21</td></tr>
<tr><td>TCELL48:IMUX.CE2</td><td>EMAC.TIEEMAC0CONFIGVEC22</td></tr>
<tr><td>TCELL48:IMUX.CE3</td><td>EMAC.TIEEMAC0CONFIGVEC23</td></tr>
<tr><td>TCELL48:IMUX.IMUX0</td><td>PPC.BRAMISOCMRDDBUS40</td></tr>
<tr><td>TCELL48:IMUX.IMUX1</td><td>PPC.BRAMISOCMRDDBUS41</td></tr>
<tr><td>TCELL48:IMUX.IMUX2</td><td>PPC.BRAMISOCMRDDBUS42</td></tr>
<tr><td>TCELL48:IMUX.IMUX3</td><td>PPC.BRAMISOCMRDDBUS43</td></tr>
<tr><td>TCELL48:IMUX.IMUX4</td><td>PPC.BRAMISOCMRDDBUS56</td></tr>
<tr><td>TCELL48:IMUX.IMUX5</td><td>PPC.BRAMISOCMRDDBUS57</td></tr>
<tr><td>TCELL48:IMUX.IMUX6</td><td>PPC.BRAMISOCMRDDBUS58</td></tr>
<tr><td>TCELL48:IMUX.IMUX7</td><td>PPC.BRAMISOCMRDDBUS59</td></tr>
<tr><td>TCELL48:IMUX.IMUX8</td><td>PPC.BRAMISOCMRDDBUS44</td></tr>
<tr><td>TCELL48:IMUX.IMUX9</td><td>PPC.BRAMISOCMRDDBUS45</td></tr>
<tr><td>TCELL48:IMUX.IMUX10</td><td>PPC.BRAMISOCMRDDBUS46</td></tr>
<tr><td>TCELL48:IMUX.IMUX11</td><td>PPC.BRAMISOCMRDDBUS47</td></tr>
<tr><td>TCELL48:IMUX.IMUX12</td><td>PPC.TSTISOCMC405READDATAOUTI60</td></tr>
<tr><td>TCELL48:IMUX.IMUX13</td><td>PPC.TSTISOCMC405READDATAOUTI61</td></tr>
<tr><td>TCELL48:IMUX.IMUX14</td><td>PPC.TSTISOCMC405READDATAOUTI62</td></tr>
<tr><td>TCELL48:IMUX.IMUX15</td><td>PPC.TSTISOCMC405READDATAOUTI63</td></tr>
<tr><td>TCELL48:IMUX.IMUX16</td><td>PPC.TSTISOCMC405READDATAOUTI56</td></tr>
<tr><td>TCELL48:IMUX.IMUX17</td><td>PPC.TSTISOCMC405READDATAOUTI57</td></tr>
<tr><td>TCELL48:IMUX.IMUX18</td><td>PPC.TSTISOCMC405READDATAOUTI58</td></tr>
<tr><td>TCELL48:IMUX.IMUX19</td><td>PPC.TSTISOCMC405READDATAOUTI59</td></tr>
<tr><td>TCELL48:OUT.BEST0.TMIN</td><td>PPC.C405JTGCAPTUREDR</td></tr>
<tr><td>TCELL48:OUT.BEST1.TMIN</td><td>PPC.C405JTGEXTEST</td></tr>
<tr><td>TCELL48:OUT.BEST2.TMIN</td><td>PPC.C405JTGPGMOUT</td></tr>
<tr><td>TCELL48:OUT.BEST3.TMIN</td><td>PPC.C405TRCEVENEXECUTIONSTATUS0</td></tr>
<tr><td>TCELL48:OUT.BEST4.TMIN</td><td>PPC.C405TRCEVENEXECUTIONSTATUS1</td></tr>
<tr><td>TCELL48:OUT.BEST5.TMIN</td><td>PPC.C405TRCODDEXECUTIONSTATUS0</td></tr>
<tr><td>TCELL48:OUT.BEST6.TMIN</td><td>PPC.C405TRCODDEXECUTIONSTATUS1</td></tr>
<tr><td>TCELL48:OUT.BEST7.TMIN</td><td>PPC.ISOCMBRAMWRDBUS0</td></tr>
<tr><td>TCELL48:OUT.SEC0.TMIN</td><td>PPC.ISOCMBRAMWRDBUS1</td></tr>
<tr><td>TCELL48:OUT.SEC1.TMIN</td><td>PPC.ISOCMBRAMWRDBUS2</td></tr>
<tr><td>TCELL48:OUT.SEC2.TMIN</td><td>PPC.ISOCMBRAMWRDBUS3</td></tr>
<tr><td>TCELL48:OUT.SEC3.TMIN</td><td>PPC.ISOCMBRAMWRDBUS4</td></tr>
<tr><td>TCELL48:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTCPUCLKENO</td></tr>
<tr><td>TCELL48:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTCLKINACTO</td></tr>
<tr><td>TCELL48:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTTIMERENO</td></tr>
<tr><td>TCELL48:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTJTAGENO</td></tr>
<tr><td>TCELL48:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTISOCMC405RDDVALIDO0</td></tr>
<tr><td>TCELL48:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTISOCMC405RDDVALIDO1</td></tr>
<tr><td>TCELL48:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTISOCMC405HOLDO</td></tr>
<tr><td>TCELL48:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTCPUCLKENO</td></tr>
<tr><td>TCELL48:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTCLKINACTO</td></tr>
<tr><td>TCELL48:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTTIMERENO</td></tr>
<tr><td>TCELL48:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTJTAGENO</td></tr>
<tr><td>TCELL48:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTISOCMC405RDDVALIDO0</td></tr>
<tr><td>TCELL48:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTISOCMC405RDDVALIDO1</td></tr>
<tr><td>TCELL48:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTISOCMC405HOLDO</td></tr>
<tr><td>TCELL49:IMUX.SR0</td><td>EMAC.TIEEMAC0CONFIGVEC32</td></tr>
<tr><td>TCELL49:IMUX.SR1</td><td>EMAC.TIEEMAC0CONFIGVEC33</td></tr>
<tr><td>TCELL49:IMUX.SR2</td><td>EMAC.TIEEMAC0CONFIGVEC34</td></tr>
<tr><td>TCELL49:IMUX.SR3</td><td>EMAC.TIEEMAC0CONFIGVEC35</td></tr>
<tr><td>TCELL49:IMUX.CE0</td><td>EMAC.TIEEMAC0CONFIGVEC28</td></tr>
<tr><td>TCELL49:IMUX.CE1</td><td>EMAC.TIEEMAC0CONFIGVEC29</td></tr>
<tr><td>TCELL49:IMUX.CE2</td><td>EMAC.TIEEMAC0CONFIGVEC30</td></tr>
<tr><td>TCELL49:IMUX.CE3</td><td>EMAC.TIEEMAC0CONFIGVEC31</td></tr>
<tr><td>TCELL49:IMUX.IMUX0</td><td>PPC.BRAMISOCMRDDBUS36</td></tr>
<tr><td>TCELL49:IMUX.IMUX1</td><td>PPC.BRAMISOCMRDDBUS37</td></tr>
<tr><td>TCELL49:IMUX.IMUX2</td><td>PPC.BRAMISOCMRDDBUS38</td></tr>
<tr><td>TCELL49:IMUX.IMUX3</td><td>PPC.BRAMISOCMRDDBUS39</td></tr>
<tr><td>TCELL49:IMUX.IMUX4</td><td>PPC.BRAMISOCMRDDBUS52</td></tr>
<tr><td>TCELL49:IMUX.IMUX5</td><td>PPC.BRAMISOCMRDDBUS53</td></tr>
<tr><td>TCELL49:IMUX.IMUX6</td><td>PPC.BRAMISOCMRDDBUS54</td></tr>
<tr><td>TCELL49:IMUX.IMUX7</td><td>PPC.BRAMISOCMRDDBUS55</td></tr>
<tr><td>TCELL49:IMUX.IMUX8</td><td>PPC.BRAMISOCMRDDBUS60</td></tr>
<tr><td>TCELL49:IMUX.IMUX9</td><td>PPC.BRAMISOCMRDDBUS61</td></tr>
<tr><td>TCELL49:IMUX.IMUX10</td><td>PPC.BRAMISOCMRDDBUS62</td></tr>
<tr><td>TCELL49:IMUX.IMUX11</td><td>PPC.BRAMISOCMRDDBUS63</td></tr>
<tr><td>TCELL49:IMUX.IMUX12</td><td>PPC.BRAMISOCMDCRRDDBUS28</td></tr>
<tr><td>TCELL49:IMUX.IMUX13</td><td>PPC.BRAMISOCMDCRRDDBUS29</td></tr>
<tr><td>TCELL49:IMUX.IMUX14</td><td>PPC.BRAMISOCMDCRRDDBUS30</td></tr>
<tr><td>TCELL49:IMUX.IMUX15</td><td>PPC.BRAMISOCMDCRRDDBUS31</td></tr>
<tr><td>TCELL49:IMUX.IMUX16</td><td>PPC.TSTISOCMC405READDATAOUTI52</td></tr>
<tr><td>TCELL49:IMUX.IMUX17</td><td>PPC.TSTISOCMC405READDATAOUTI53</td></tr>
<tr><td>TCELL49:IMUX.IMUX18</td><td>PPC.TSTISOCMC405READDATAOUTI54</td></tr>
<tr><td>TCELL49:IMUX.IMUX19</td><td>PPC.TSTISOCMC405READDATAOUTI55</td></tr>
<tr><td>TCELL49:OUT.BEST0.TMIN</td><td>PPC.ISOCMBRAMWRDBUS5</td></tr>
<tr><td>TCELL49:OUT.BEST1.TMIN</td><td>PPC.ISOCMBRAMWRDBUS6</td></tr>
<tr><td>TCELL49:OUT.BEST2.TMIN</td><td>PPC.ISOCMBRAMWRDBUS7</td></tr>
<tr><td>TCELL49:OUT.BEST3.TMIN</td><td>PPC.ISOCMBRAMWRDBUS8</td></tr>
<tr><td>TCELL49:OUT.BEST4.TMIN</td><td>PPC.ISOCMBRAMWRDBUS9</td></tr>
<tr><td>TCELL49:OUT.BEST5.TMIN</td><td>PPC.ISOCMBRAMWRDBUS10</td></tr>
<tr><td>TCELL49:OUT.BEST6.TMIN</td><td>PPC.ISOCMBRAMWRDBUS11</td></tr>
<tr><td>TCELL49:OUT.BEST7.TMIN</td><td>PPC.ISOCMBRAMWRDBUS12</td></tr>
<tr><td>TCELL49:OUT.SEC0.TMIN</td><td>PPC.ISOCMBRAMWRDBUS13</td></tr>
<tr><td>TCELL49:OUT.SEC1.TMIN</td><td>PPC.ISOCMBRAMWRDBUS14</td></tr>
<tr><td>TCELL49:OUT.SEC2.TMIN</td><td>PPC.ISOCMBRAMWRDBUS15</td></tr>
<tr><td>TCELL49:OUT.SEC3.TMIN</td><td>PPC.ISOCMBRAMWRDBUS16</td></tr>
<tr><td>TCELL49:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405ISOCMREQPENDINGO</td></tr>
<tr><td>TCELL49:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405ISOCMICUREADYO</td></tr>
<tr><td>TCELL49:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405ISOCMXLTVALIDO</td></tr>
<tr><td>TCELL49:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405ISOCMABORTO</td></tr>
<tr><td>TCELL49:OUT.HALF.BOT4.TMIN</td><td>PPC.C405ISOCMCACHEABLE</td></tr>
<tr><td>TCELL49:OUT.HALF.BOT5.TMIN</td><td>PPC.C405ISOCMCONTEXTSYNC</td></tr>
<tr><td>TCELL49:OUT.HALF.BOT6.TMIN</td><td>PPC.C405ISOCMU0ATTR</td></tr>
<tr><td>TCELL49:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405ISOCMREQPENDINGO</td></tr>
<tr><td>TCELL49:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405ISOCMICUREADYO</td></tr>
<tr><td>TCELL49:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405ISOCMXLTVALIDO</td></tr>
<tr><td>TCELL49:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405ISOCMABORTO</td></tr>
<tr><td>TCELL49:OUT.HALT.TOP4.TMIN</td><td>PPC.C405ISOCMCACHEABLE</td></tr>
<tr><td>TCELL49:OUT.HALT.TOP5.TMIN</td><td>PPC.C405ISOCMCONTEXTSYNC</td></tr>
<tr><td>TCELL49:OUT.HALT.TOP6.TMIN</td><td>PPC.C405ISOCMU0ATTR</td></tr>
<tr><td>TCELL50:IMUX.SR0</td><td>EMAC.TIEEMAC0CONFIGVEC37</td></tr>
<tr><td>TCELL50:IMUX.SR1</td><td>EMAC.TIEEMAC0CONFIGVEC38</td></tr>
<tr><td>TCELL50:IMUX.SR2</td><td>EMAC.TIEEMAC0CONFIGVEC39</td></tr>
<tr><td>TCELL50:IMUX.SR3</td><td>EMAC.TIEEMAC0CONFIGVEC40</td></tr>
<tr><td>TCELL50:IMUX.CE0</td><td>PPC.TIEC405DETERMINISTICMULT</td></tr>
<tr><td>TCELL50:IMUX.CE1</td><td>PPC.TIEC405DISOPERANDFWD</td></tr>
<tr><td>TCELL50:IMUX.CE2</td><td>PPC.TIEC405MMUEN</td></tr>
<tr><td>TCELL50:IMUX.CE3</td><td>EMAC.TIEEMAC0CONFIGVEC36</td></tr>
<tr><td>TCELL50:IMUX.IMUX0</td><td>PPC.BRAMISOCMRDDBUS32</td></tr>
<tr><td>TCELL50:IMUX.IMUX1</td><td>PPC.BRAMISOCMRDDBUS33</td></tr>
<tr><td>TCELL50:IMUX.IMUX2</td><td>PPC.BRAMISOCMRDDBUS34</td></tr>
<tr><td>TCELL50:IMUX.IMUX3</td><td>PPC.BRAMISOCMRDDBUS35</td></tr>
<tr><td>TCELL50:IMUX.IMUX4</td><td>PPC.BRAMISOCMRDDBUS48</td></tr>
<tr><td>TCELL50:IMUX.IMUX5</td><td>PPC.BRAMISOCMRDDBUS49</td></tr>
<tr><td>TCELL50:IMUX.IMUX6</td><td>PPC.BRAMISOCMRDDBUS50</td></tr>
<tr><td>TCELL50:IMUX.IMUX7</td><td>PPC.BRAMISOCMRDDBUS51</td></tr>
<tr><td>TCELL50:IMUX.IMUX8</td><td>PPC.BRAMISOCMDCRRDDBUS20</td></tr>
<tr><td>TCELL50:IMUX.IMUX9</td><td>PPC.BRAMISOCMDCRRDDBUS21</td></tr>
<tr><td>TCELL50:IMUX.IMUX10</td><td>PPC.BRAMISOCMDCRRDDBUS22</td></tr>
<tr><td>TCELL50:IMUX.IMUX11</td><td>PPC.BRAMISOCMDCRRDDBUS23</td></tr>
<tr><td>TCELL50:IMUX.IMUX12</td><td>PPC.BRAMISOCMDCRRDDBUS24</td></tr>
<tr><td>TCELL50:IMUX.IMUX13</td><td>PPC.BRAMISOCMDCRRDDBUS25</td></tr>
<tr><td>TCELL50:IMUX.IMUX14</td><td>PPC.BRAMISOCMDCRRDDBUS26</td></tr>
<tr><td>TCELL50:IMUX.IMUX15</td><td>PPC.BRAMISOCMDCRRDDBUS27</td></tr>
<tr><td>TCELL50:IMUX.IMUX16</td><td>PPC.TSTISOCMC405READDATAOUTI48</td></tr>
<tr><td>TCELL50:IMUX.IMUX17</td><td>PPC.TSTISOCMC405READDATAOUTI49</td></tr>
<tr><td>TCELL50:IMUX.IMUX18</td><td>PPC.TSTISOCMC405READDATAOUTI50</td></tr>
<tr><td>TCELL50:IMUX.IMUX19</td><td>PPC.TSTISOCMC405READDATAOUTI51</td></tr>
<tr><td>TCELL50:OUT.BEST0.TMIN</td><td>PPC.ISOCMBRAMWRDBUS17</td></tr>
<tr><td>TCELL50:OUT.BEST1.TMIN</td><td>PPC.ISOCMBRAMWRDBUS18</td></tr>
<tr><td>TCELL50:OUT.BEST2.TMIN</td><td>PPC.ISOCMBRAMWRDBUS19</td></tr>
<tr><td>TCELL50:OUT.BEST3.TMIN</td><td>PPC.ISOCMBRAMWRDBUS20</td></tr>
<tr><td>TCELL50:OUT.BEST4.TMIN</td><td>PPC.ISOCMBRAMWRDBUS21</td></tr>
<tr><td>TCELL50:OUT.BEST5.TMIN</td><td>PPC.ISOCMBRAMWRDBUS22</td></tr>
<tr><td>TCELL50:OUT.BEST6.TMIN</td><td>PPC.ISOCMBRAMWRDBUS23</td></tr>
<tr><td>TCELL50:OUT.BEST7.TMIN</td><td>PPC.ISOCMBRAMWRDBUS24</td></tr>
<tr><td>TCELL50:OUT.SEC0.TMIN</td><td>PPC.ISOCMBRAMWRDBUS25</td></tr>
<tr><td>TCELL50:OUT.SEC1.TMIN</td><td>PPC.ISOCMBRAMWRDBUS26</td></tr>
<tr><td>TCELL50:OUT.SEC2.TMIN</td><td>PPC.ISOCMBRAMWRDBUS27</td></tr>
<tr><td>TCELL50:OUT.SEC3.TMIN</td><td>PPC.ISOCMBRAMWRDBUS28</td></tr>
<tr><td>TCELL50:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405ISOCMABUSO24</td></tr>
<tr><td>TCELL50:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405ISOCMABUSO25</td></tr>
<tr><td>TCELL50:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405ISOCMABUSO26</td></tr>
<tr><td>TCELL50:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405ISOCMABUSO27</td></tr>
<tr><td>TCELL50:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405ISOCMABUSO28</td></tr>
<tr><td>TCELL50:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405ISOCMABUSO29</td></tr>
<tr><td>TCELL50:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405ISOCMABUSO24</td></tr>
<tr><td>TCELL50:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405ISOCMABUSO25</td></tr>
<tr><td>TCELL50:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405ISOCMABUSO26</td></tr>
<tr><td>TCELL50:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405ISOCMABUSO27</td></tr>
<tr><td>TCELL50:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405ISOCMABUSO28</td></tr>
<tr><td>TCELL50:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405ISOCMABUSO29</td></tr>
<tr><td>TCELL51:IMUX.SR0</td><td>EMAC.TIEEMAC0CONFIGVEC45</td></tr>
<tr><td>TCELL51:IMUX.SR1</td><td>EMAC.TIEEMAC0CONFIGVEC46</td></tr>
<tr><td>TCELL51:IMUX.SR2</td><td>EMAC.TIEEMAC0CONFIGVEC47</td></tr>
<tr><td>TCELL51:IMUX.SR3</td><td>EMAC.TIEEMAC0CONFIGVEC48</td></tr>
<tr><td>TCELL51:IMUX.CLK0</td><td>PPC.PLBCLK</td></tr>
<tr><td>TCELL51:IMUX.CE0</td><td>EMAC.TIEEMAC0CONFIGVEC41</td></tr>
<tr><td>TCELL51:IMUX.CE1</td><td>EMAC.TIEEMAC0CONFIGVEC42</td></tr>
<tr><td>TCELL51:IMUX.CE2</td><td>EMAC.TIEEMAC0CONFIGVEC43</td></tr>
<tr><td>TCELL51:IMUX.CE3</td><td>EMAC.TIEEMAC0CONFIGVEC44</td></tr>
<tr><td>TCELL51:IMUX.IMUX0</td><td>PPC.BRAMISOCMRDDBUS12</td></tr>
<tr><td>TCELL51:IMUX.IMUX1</td><td>PPC.BRAMISOCMRDDBUS13</td></tr>
<tr><td>TCELL51:IMUX.IMUX2</td><td>PPC.BRAMISOCMRDDBUS14</td></tr>
<tr><td>TCELL51:IMUX.IMUX3</td><td>PPC.BRAMISOCMRDDBUS15</td></tr>
<tr><td>TCELL51:IMUX.IMUX4</td><td>PPC.BRAMISOCMRDDBUS28</td></tr>
<tr><td>TCELL51:IMUX.IMUX5</td><td>PPC.BRAMISOCMRDDBUS29</td></tr>
<tr><td>TCELL51:IMUX.IMUX6</td><td>PPC.BRAMISOCMRDDBUS30</td></tr>
<tr><td>TCELL51:IMUX.IMUX7</td><td>PPC.BRAMISOCMRDDBUS31</td></tr>
<tr><td>TCELL51:IMUX.IMUX8</td><td>PPC.BRAMISOCMDCRRDDBUS12</td></tr>
<tr><td>TCELL51:IMUX.IMUX9</td><td>PPC.BRAMISOCMDCRRDDBUS13</td></tr>
<tr><td>TCELL51:IMUX.IMUX10</td><td>PPC.BRAMISOCMDCRRDDBUS14</td></tr>
<tr><td>TCELL51:IMUX.IMUX11</td><td>PPC.BRAMISOCMDCRRDDBUS15</td></tr>
<tr><td>TCELL51:IMUX.IMUX12</td><td>PPC.BRAMISOCMDCRRDDBUS16</td></tr>
<tr><td>TCELL51:IMUX.IMUX13</td><td>PPC.BRAMISOCMDCRRDDBUS17</td></tr>
<tr><td>TCELL51:IMUX.IMUX14</td><td>PPC.BRAMISOCMDCRRDDBUS18</td></tr>
<tr><td>TCELL51:IMUX.IMUX15</td><td>PPC.BRAMISOCMDCRRDDBUS19</td></tr>
<tr><td>TCELL51:IMUX.IMUX16</td><td>PPC.TSTISOCMC405READDATAOUTI44</td></tr>
<tr><td>TCELL51:IMUX.IMUX17</td><td>PPC.TSTISOCMC405READDATAOUTI45</td></tr>
<tr><td>TCELL51:IMUX.IMUX18</td><td>PPC.TSTISOCMC405READDATAOUTI46</td></tr>
<tr><td>TCELL51:IMUX.IMUX19</td><td>PPC.TSTISOCMC405READDATAOUTI47</td></tr>
<tr><td>TCELL51:OUT.BEST0.TMIN</td><td>PPC.ISOCMBRAMWRDBUS29</td></tr>
<tr><td>TCELL51:OUT.BEST1.TMIN</td><td>PPC.ISOCMBRAMWRDBUS30</td></tr>
<tr><td>TCELL51:OUT.BEST2.TMIN</td><td>PPC.ISOCMBRAMWRDBUS31</td></tr>
<tr><td>TCELL51:OUT.BEST3.TMIN</td><td>PPC.ISOCMBRAMWRABUS8</td></tr>
<tr><td>TCELL51:OUT.BEST4.TMIN</td><td>PPC.ISOCMBRAMWRABUS9</td></tr>
<tr><td>TCELL51:OUT.BEST5.TMIN</td><td>PPC.ISOCMBRAMWRABUS10</td></tr>
<tr><td>TCELL51:OUT.BEST6.TMIN</td><td>PPC.ISOCMBRAMWRABUS11</td></tr>
<tr><td>TCELL51:OUT.BEST7.TMIN</td><td>PPC.ISOCMBRAMWRABUS12</td></tr>
<tr><td>TCELL51:OUT.SEC0.TMIN</td><td>PPC.ISOCMBRAMWRABUS13</td></tr>
<tr><td>TCELL51:OUT.SEC1.TMIN</td><td>PPC.ISOCMBRAMWRABUS14</td></tr>
<tr><td>TCELL51:OUT.SEC2.TMIN</td><td>PPC.ISOCMBRAMWRABUS15</td></tr>
<tr><td>TCELL51:OUT.SEC3.TMIN</td><td>PPC.ISOCMBRAMWRABUS16</td></tr>
<tr><td>TCELL51:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405ISOCMABUSO16</td></tr>
<tr><td>TCELL51:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405ISOCMABUSO17</td></tr>
<tr><td>TCELL51:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405ISOCMABUSO18</td></tr>
<tr><td>TCELL51:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405ISOCMABUSO19</td></tr>
<tr><td>TCELL51:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405ISOCMABUSO20</td></tr>
<tr><td>TCELL51:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405ISOCMABUSO21</td></tr>
<tr><td>TCELL51:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405ISOCMABUSO22</td></tr>
<tr><td>TCELL51:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405ISOCMABUSO23</td></tr>
<tr><td>TCELL51:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405ISOCMABUSO16</td></tr>
<tr><td>TCELL51:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405ISOCMABUSO17</td></tr>
<tr><td>TCELL51:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405ISOCMABUSO18</td></tr>
<tr><td>TCELL51:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405ISOCMABUSO19</td></tr>
<tr><td>TCELL51:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405ISOCMABUSO20</td></tr>
<tr><td>TCELL51:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405ISOCMABUSO21</td></tr>
<tr><td>TCELL51:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405ISOCMABUSO22</td></tr>
<tr><td>TCELL51:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405ISOCMABUSO23</td></tr>
<tr><td>TCELL52:IMUX.SR0</td><td>PPC.ISCNTLVALUE4</td></tr>
<tr><td>TCELL52:IMUX.SR1</td><td>PPC.ISCNTLVALUE5</td></tr>
<tr><td>TCELL52:IMUX.SR2</td><td>PPC.ISCNTLVALUE6</td></tr>
<tr><td>TCELL52:IMUX.SR3</td><td>PPC.ISCNTLVALUE7</td></tr>
<tr><td>TCELL52:IMUX.CLK0</td><td>PPC.JTGC405TCK</td></tr>
<tr><td>TCELL52:IMUX.CE0</td><td>PPC.ISCNTLVALUE0</td></tr>
<tr><td>TCELL52:IMUX.CE1</td><td>PPC.ISCNTLVALUE1</td></tr>
<tr><td>TCELL52:IMUX.CE2</td><td>PPC.ISCNTLVALUE2</td></tr>
<tr><td>TCELL52:IMUX.CE3</td><td>PPC.ISCNTLVALUE3</td></tr>
<tr><td>TCELL52:IMUX.IMUX0</td><td>PPC.BRAMISOCMRDDBUS8</td></tr>
<tr><td>TCELL52:IMUX.IMUX1</td><td>PPC.BRAMISOCMRDDBUS9</td></tr>
<tr><td>TCELL52:IMUX.IMUX2</td><td>PPC.BRAMISOCMRDDBUS10</td></tr>
<tr><td>TCELL52:IMUX.IMUX3</td><td>PPC.BRAMISOCMRDDBUS11</td></tr>
<tr><td>TCELL52:IMUX.IMUX4</td><td>PPC.BRAMISOCMRDDBUS24</td></tr>
<tr><td>TCELL52:IMUX.IMUX5</td><td>PPC.BRAMISOCMRDDBUS25</td></tr>
<tr><td>TCELL52:IMUX.IMUX6</td><td>PPC.BRAMISOCMRDDBUS26</td></tr>
<tr><td>TCELL52:IMUX.IMUX7</td><td>PPC.BRAMISOCMRDDBUS27</td></tr>
<tr><td>TCELL52:IMUX.IMUX8</td><td>PPC.BRAMISOCMDCRRDDBUS8</td></tr>
<tr><td>TCELL52:IMUX.IMUX9</td><td>PPC.BRAMISOCMDCRRDDBUS9</td></tr>
<tr><td>TCELL52:IMUX.IMUX10</td><td>PPC.BRAMISOCMDCRRDDBUS10</td></tr>
<tr><td>TCELL52:IMUX.IMUX11</td><td>PPC.BRAMISOCMDCRRDDBUS11</td></tr>
<tr><td>TCELL52:IMUX.IMUX12</td><td>PPC.TSTISOCMC405READDATAOUTI40</td></tr>
<tr><td>TCELL52:IMUX.IMUX13</td><td>PPC.TSTISOCMC405READDATAOUTI41</td></tr>
<tr><td>TCELL52:IMUX.IMUX14</td><td>PPC.TSTISOCMC405READDATAOUTI42</td></tr>
<tr><td>TCELL52:IMUX.IMUX15</td><td>PPC.TSTISOCMC405READDATAOUTI43</td></tr>
<tr><td>TCELL52:IMUX.IMUX16</td><td>PPC.TSTISOCMC405RDDVALIDI0</td></tr>
<tr><td>TCELL52:IMUX.IMUX17</td><td>PPC.TSTISOCMC405RDDVALIDI1</td></tr>
<tr><td>TCELL52:OUT.BEST0.TMIN</td><td>PPC.ISOCMBRAMWRABUS17</td></tr>
<tr><td>TCELL52:OUT.BEST1.TMIN</td><td>PPC.ISOCMBRAMWRABUS18</td></tr>
<tr><td>TCELL52:OUT.BEST2.TMIN</td><td>PPC.ISOCMBRAMWRABUS19</td></tr>
<tr><td>TCELL52:OUT.BEST3.TMIN</td><td>PPC.ISOCMBRAMWRABUS20</td></tr>
<tr><td>TCELL52:OUT.BEST4.TMIN</td><td>PPC.ISOCMBRAMWRABUS21</td></tr>
<tr><td>TCELL52:OUT.BEST5.TMIN</td><td>PPC.ISOCMBRAMWRABUS22</td></tr>
<tr><td>TCELL52:OUT.BEST6.TMIN</td><td>PPC.ISOCMBRAMWRABUS23</td></tr>
<tr><td>TCELL52:OUT.BEST7.TMIN</td><td>PPC.ISOCMBRAMWRABUS24</td></tr>
<tr><td>TCELL52:OUT.SEC0.TMIN</td><td>PPC.ISOCMBRAMWRABUS25</td></tr>
<tr><td>TCELL52:OUT.SEC1.TMIN</td><td>PPC.ISOCMBRAMWRABUS26</td></tr>
<tr><td>TCELL52:OUT.SEC2.TMIN</td><td>PPC.ISOCMBRAMWRABUS27</td></tr>
<tr><td>TCELL52:OUT.SEC3.TMIN</td><td>PPC.ISOCMBRAMWRABUS28</td></tr>
<tr><td>TCELL52:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405ISOCMABUSO8</td></tr>
<tr><td>TCELL52:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405ISOCMABUSO9</td></tr>
<tr><td>TCELL52:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405ISOCMABUSO10</td></tr>
<tr><td>TCELL52:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405ISOCMABUSO11</td></tr>
<tr><td>TCELL52:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405ISOCMABUSO12</td></tr>
<tr><td>TCELL52:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405ISOCMABUSO13</td></tr>
<tr><td>TCELL52:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405ISOCMABUSO14</td></tr>
<tr><td>TCELL52:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405ISOCMABUSO15</td></tr>
<tr><td>TCELL52:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405ISOCMABUSO8</td></tr>
<tr><td>TCELL52:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405ISOCMABUSO9</td></tr>
<tr><td>TCELL52:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405ISOCMABUSO10</td></tr>
<tr><td>TCELL52:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405ISOCMABUSO11</td></tr>
<tr><td>TCELL52:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405ISOCMABUSO12</td></tr>
<tr><td>TCELL52:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405ISOCMABUSO13</td></tr>
<tr><td>TCELL52:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405ISOCMABUSO14</td></tr>
<tr><td>TCELL52:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405ISOCMABUSO15</td></tr>
<tr><td>TCELL53:IMUX.SR0</td><td>PPC.ISARCVALUE4</td></tr>
<tr><td>TCELL53:IMUX.SR1</td><td>PPC.ISARCVALUE5</td></tr>
<tr><td>TCELL53:IMUX.SR2</td><td>PPC.ISARCVALUE6</td></tr>
<tr><td>TCELL53:IMUX.SR3</td><td>PPC.ISARCVALUE7</td></tr>
<tr><td>TCELL53:IMUX.CLK0</td><td>PPC.CPMC405CLOCK</td></tr>
<tr><td>TCELL53:IMUX.CE0</td><td>PPC.ISARCVALUE0</td></tr>
<tr><td>TCELL53:IMUX.CE1</td><td>PPC.ISARCVALUE1</td></tr>
<tr><td>TCELL53:IMUX.CE2</td><td>PPC.ISARCVALUE2</td></tr>
<tr><td>TCELL53:IMUX.CE3</td><td>PPC.ISARCVALUE3</td></tr>
<tr><td>TCELL53:IMUX.IMUX0</td><td>PPC.BRAMISOCMRDDBUS4</td></tr>
<tr><td>TCELL53:IMUX.IMUX1</td><td>PPC.BRAMISOCMRDDBUS5</td></tr>
<tr><td>TCELL53:IMUX.IMUX2</td><td>PPC.BRAMISOCMRDDBUS6</td></tr>
<tr><td>TCELL53:IMUX.IMUX3</td><td>PPC.BRAMISOCMRDDBUS7</td></tr>
<tr><td>TCELL53:IMUX.IMUX4</td><td>PPC.BRAMISOCMRDDBUS20</td></tr>
<tr><td>TCELL53:IMUX.IMUX5</td><td>PPC.BRAMISOCMRDDBUS21</td></tr>
<tr><td>TCELL53:IMUX.IMUX6</td><td>PPC.BRAMISOCMRDDBUS22</td></tr>
<tr><td>TCELL53:IMUX.IMUX7</td><td>PPC.BRAMISOCMRDDBUS23</td></tr>
<tr><td>TCELL53:IMUX.IMUX8</td><td>PPC.EICC405CRITINPUTIRQ</td></tr>
<tr><td>TCELL53:IMUX.IMUX9</td><td>PPC.EICC405EXTINPUTIRQ</td></tr>
<tr><td>TCELL53:IMUX.IMUX10</td><td>PPC.BRAMISOCMDCRRDDBUS4</td></tr>
<tr><td>TCELL53:IMUX.IMUX11</td><td>PPC.BRAMISOCMDCRRDDBUS5</td></tr>
<tr><td>TCELL53:IMUX.IMUX12</td><td>PPC.BRAMISOCMDCRRDDBUS6</td></tr>
<tr><td>TCELL53:IMUX.IMUX13</td><td>PPC.BRAMISOCMDCRRDDBUS7</td></tr>
<tr><td>TCELL53:IMUX.IMUX14</td><td>PPC.TSTISOCMC405HOLDI</td></tr>
<tr><td>TCELL53:IMUX.IMUX15</td><td>PPC.TSTISOCMC405READDATAOUTI36</td></tr>
<tr><td>TCELL53:IMUX.IMUX16</td><td>PPC.TSTISOCMC405READDATAOUTI37</td></tr>
<tr><td>TCELL53:IMUX.IMUX17</td><td>PPC.TSTISOCMC405READDATAOUTI38</td></tr>
<tr><td>TCELL53:IMUX.IMUX18</td><td>PPC.TSTISOCMC405READDATAOUTI39</td></tr>
<tr><td>TCELL53:OUT.BEST0.TMIN</td><td>PPC.ISOCMBRAMEVENWRITEEN</td></tr>
<tr><td>TCELL53:OUT.BEST1.TMIN</td><td>PPC.ISOCMBRAMODDWRITEEN</td></tr>
<tr><td>TCELL53:OUT.BEST2.TMIN</td><td>PPC.ISOCMBRAMEN</td></tr>
<tr><td>TCELL53:OUT.BEST3.TMIN</td><td>PPC.ISOCMBRAMRDABUS8</td></tr>
<tr><td>TCELL53:OUT.BEST4.TMIN</td><td>PPC.ISOCMBRAMRDABUS9</td></tr>
<tr><td>TCELL53:OUT.BEST5.TMIN</td><td>PPC.ISOCMBRAMRDABUS10</td></tr>
<tr><td>TCELL53:OUT.BEST6.TMIN</td><td>PPC.ISOCMBRAMRDABUS11</td></tr>
<tr><td>TCELL53:OUT.BEST7.TMIN</td><td>PPC.ISOCMBRAMRDABUS12</td></tr>
<tr><td>TCELL53:OUT.SEC0.TMIN</td><td>PPC.ISOCMBRAMRDABUS13</td></tr>
<tr><td>TCELL53:OUT.SEC1.TMIN</td><td>PPC.ISOCMBRAMRDABUS14</td></tr>
<tr><td>TCELL53:OUT.SEC2.TMIN</td><td>PPC.ISOCMBRAMRDABUS15</td></tr>
<tr><td>TCELL53:OUT.SEC3.TMIN</td><td>PPC.ISOCMBRAMRDABUS16</td></tr>
<tr><td>TCELL53:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405ISOCMABUSO0</td></tr>
<tr><td>TCELL53:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405ISOCMABUSO1</td></tr>
<tr><td>TCELL53:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405ISOCMABUSO2</td></tr>
<tr><td>TCELL53:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405ISOCMABUSO3</td></tr>
<tr><td>TCELL53:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405ISOCMABUSO4</td></tr>
<tr><td>TCELL53:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405ISOCMABUSO5</td></tr>
<tr><td>TCELL53:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405ISOCMABUSO6</td></tr>
<tr><td>TCELL53:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405ISOCMABUSO7</td></tr>
<tr><td>TCELL53:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405ISOCMABUSO0</td></tr>
<tr><td>TCELL53:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405ISOCMABUSO1</td></tr>
<tr><td>TCELL53:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405ISOCMABUSO2</td></tr>
<tr><td>TCELL53:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405ISOCMABUSO3</td></tr>
<tr><td>TCELL53:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405ISOCMABUSO4</td></tr>
<tr><td>TCELL53:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405ISOCMABUSO5</td></tr>
<tr><td>TCELL53:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405ISOCMABUSO6</td></tr>
<tr><td>TCELL53:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405ISOCMABUSO7</td></tr>
<tr><td>TCELL54:IMUX.SR0</td><td>PPC.TIEC405CLOCKSELECTS0</td></tr>
<tr><td>TCELL54:IMUX.SR1</td><td>PPC.TIEC405CLOCKSELECTS1</td></tr>
<tr><td>TCELL54:IMUX.SR2</td><td>PPC.CPMC405CLOCKFBENABLE</td></tr>
<tr><td>TCELL54:IMUX.SR3</td><td>PPC.TSTSEPPCEMACI</td></tr>
<tr><td>TCELL54:IMUX.CLK0</td><td>PPC.BRAMISOCMCLK</td></tr>
<tr><td>TCELL54:IMUX.CE0</td><td>PPC.TIEC405ICUMARGIN</td></tr>
<tr><td>TCELL54:IMUX.CE1</td><td>PPC.TIEC405DCUMARGIN</td></tr>
<tr><td>TCELL54:IMUX.CE2</td><td>PPC.TIEC405TAGMARGIN</td></tr>
<tr><td>TCELL54:IMUX.CE3</td><td>PPC.TIEC405TLBMARGIN</td></tr>
<tr><td>TCELL54:IMUX.IMUX0</td><td>PPC.BRAMISOCMRDDBUS0</td></tr>
<tr><td>TCELL54:IMUX.IMUX1</td><td>PPC.BRAMISOCMRDDBUS1</td></tr>
<tr><td>TCELL54:IMUX.IMUX2</td><td>PPC.BRAMISOCMRDDBUS2</td></tr>
<tr><td>TCELL54:IMUX.IMUX3</td><td>PPC.BRAMISOCMRDDBUS3</td></tr>
<tr><td>TCELL54:IMUX.IMUX4</td><td>PPC.BRAMISOCMRDDBUS16</td></tr>
<tr><td>TCELL54:IMUX.IMUX5</td><td>PPC.BRAMISOCMRDDBUS17</td></tr>
<tr><td>TCELL54:IMUX.IMUX6</td><td>PPC.BRAMISOCMRDDBUS18</td></tr>
<tr><td>TCELL54:IMUX.IMUX7</td><td>PPC.BRAMISOCMRDDBUS19</td></tr>
<tr><td>TCELL54:IMUX.IMUX8</td><td>PPC.JTGC405BNDSCANTDO</td></tr>
<tr><td>TCELL54:IMUX.IMUX9</td><td>PPC.JTGC405TDI</td></tr>
<tr><td>TCELL54:IMUX.IMUX10</td><td>PPC.JTGC405TMS</td></tr>
<tr><td>TCELL54:IMUX.IMUX11</td><td>PPC.JTGC405TRSTNEG</td></tr>
<tr><td>TCELL54:IMUX.IMUX12</td><td>PPC.BRAMISOCMDCRRDDBUS0</td></tr>
<tr><td>TCELL54:IMUX.IMUX13</td><td>PPC.BRAMISOCMDCRRDDBUS1</td></tr>
<tr><td>TCELL54:IMUX.IMUX14</td><td>PPC.BRAMISOCMDCRRDDBUS2</td></tr>
<tr><td>TCELL54:IMUX.IMUX15</td><td>PPC.BRAMISOCMDCRRDDBUS3</td></tr>
<tr><td>TCELL54:IMUX.IMUX16</td><td>PPC.TSTISOCMC405READDATAOUTI32</td></tr>
<tr><td>TCELL54:IMUX.IMUX17</td><td>PPC.TSTISOCMC405READDATAOUTI33</td></tr>
<tr><td>TCELL54:IMUX.IMUX18</td><td>PPC.TSTISOCMC405READDATAOUTI34</td></tr>
<tr><td>TCELL54:IMUX.IMUX19</td><td>PPC.TSTISOCMC405READDATAOUTI35</td></tr>
<tr><td>TCELL54:OUT.BEST0.TMIN</td><td>PPC.ISOCMBRAMRDABUS17</td></tr>
<tr><td>TCELL54:OUT.BEST1.TMIN</td><td>PPC.ISOCMBRAMRDABUS18</td></tr>
<tr><td>TCELL54:OUT.BEST2.TMIN</td><td>PPC.ISOCMBRAMRDABUS19</td></tr>
<tr><td>TCELL54:OUT.BEST3.TMIN</td><td>PPC.ISOCMBRAMRDABUS20</td></tr>
<tr><td>TCELL54:OUT.BEST4.TMIN</td><td>PPC.ISOCMBRAMRDABUS21</td></tr>
<tr><td>TCELL54:OUT.BEST5.TMIN</td><td>PPC.ISOCMBRAMRDABUS22</td></tr>
<tr><td>TCELL54:OUT.BEST6.TMIN</td><td>PPC.ISOCMBRAMRDABUS23</td></tr>
<tr><td>TCELL54:OUT.BEST7.TMIN</td><td>PPC.ISOCMBRAMRDABUS24</td></tr>
<tr><td>TCELL54:OUT.SEC0.TMIN</td><td>PPC.ISOCMBRAMRDABUS25</td></tr>
<tr><td>TCELL54:OUT.SEC1.TMIN</td><td>PPC.ISOCMBRAMRDABUS26</td></tr>
<tr><td>TCELL54:OUT.SEC2.TMIN</td><td>PPC.ISOCMBRAMRDABUS27</td></tr>
<tr><td>TCELL54:OUT.SEC3.TMIN</td><td>PPC.ISOCMBRAMRDABUS28</td></tr>
<tr><td>TCELL55:IMUX.SR0</td><td>PPC.DSARCVALUE4</td></tr>
<tr><td>TCELL55:IMUX.SR1</td><td>PPC.DSARCVALUE5</td></tr>
<tr><td>TCELL55:IMUX.SR2</td><td>PPC.DSARCVALUE6</td></tr>
<tr><td>TCELL55:IMUX.SR3</td><td>PPC.DSARCVALUE7</td></tr>
<tr><td>TCELL55:IMUX.CLK0</td><td>PPC.BRAMDSOCMCLK</td></tr>
<tr><td>TCELL55:IMUX.CE0</td><td>PPC.DSARCVALUE0</td></tr>
<tr><td>TCELL55:IMUX.CE1</td><td>PPC.DSARCVALUE1</td></tr>
<tr><td>TCELL55:IMUX.CE2</td><td>PPC.DSARCVALUE2</td></tr>
<tr><td>TCELL55:IMUX.CE3</td><td>PPC.DSARCVALUE3</td></tr>
<tr><td>TCELL55:IMUX.IMUX0</td><td>PPC.BRAMDSOCMRDDBUS0</td></tr>
<tr><td>TCELL55:IMUX.IMUX1</td><td>PPC.BRAMDSOCMRDDBUS1</td></tr>
<tr><td>TCELL55:IMUX.IMUX2</td><td>PPC.BRAMDSOCMRDDBUS2</td></tr>
<tr><td>TCELL55:IMUX.IMUX3</td><td>PPC.BRAMDSOCMRDDBUS3</td></tr>
<tr><td>TCELL55:IMUX.IMUX4</td><td>PPC.BRAMDSOCMRDDBUS4</td></tr>
<tr><td>TCELL55:IMUX.IMUX5</td><td>PPC.BRAMDSOCMRDDBUS5</td></tr>
<tr><td>TCELL55:IMUX.IMUX6</td><td>PPC.BRAMDSOCMRDDBUS6</td></tr>
<tr><td>TCELL55:IMUX.IMUX7</td><td>PPC.BRAMDSOCMRDDBUS7</td></tr>
<tr><td>TCELL55:IMUX.IMUX8</td><td>PPC.TSTAPUC405EXERESULTI28</td></tr>
<tr><td>TCELL55:IMUX.IMUX9</td><td>PPC.TSTAPUC405EXERESULTI29</td></tr>
<tr><td>TCELL55:IMUX.IMUX10</td><td>PPC.TSTAPUC405EXERESULTI30</td></tr>
<tr><td>TCELL55:IMUX.IMUX11</td><td>PPC.TSTAPUC405EXERESULTI31</td></tr>
<tr><td>TCELL55:IMUX.IMUX12</td><td>PPC.TSTDSOCMC405RDDBUSI28</td></tr>
<tr><td>TCELL55:IMUX.IMUX13</td><td>PPC.TSTDSOCMC405RDDBUSI29</td></tr>
<tr><td>TCELL55:IMUX.IMUX14</td><td>PPC.TSTDSOCMC405RDDBUSI30</td></tr>
<tr><td>TCELL55:IMUX.IMUX15</td><td>PPC.TSTDSOCMC405RDDBUSI31</td></tr>
<tr><td>TCELL55:IMUX.IMUX16</td><td>PPC.TSTDSOCMC405RDDBUSI24</td></tr>
<tr><td>TCELL55:IMUX.IMUX17</td><td>PPC.TSTDSOCMC405RDDBUSI25</td></tr>
<tr><td>TCELL55:IMUX.IMUX18</td><td>PPC.TSTDSOCMC405RDDBUSI26</td></tr>
<tr><td>TCELL55:IMUX.IMUX19</td><td>PPC.TSTDSOCMC405RDDBUSI27</td></tr>
<tr><td>TCELL55:OUT.BEST0.TMIN</td><td>PPC.DSOCMBRAMWRDBUS0</td></tr>
<tr><td>TCELL55:OUT.BEST1.TMIN</td><td>PPC.DSOCMBRAMWRDBUS1</td></tr>
<tr><td>TCELL55:OUT.BEST2.TMIN</td><td>PPC.DSOCMBRAMWRDBUS2</td></tr>
<tr><td>TCELL55:OUT.BEST3.TMIN</td><td>PPC.DSOCMBRAMWRDBUS3</td></tr>
<tr><td>TCELL55:OUT.BEST4.TMIN</td><td>PPC.DSOCMBRAMWRDBUS4</td></tr>
<tr><td>TCELL55:OUT.BEST5.TMIN</td><td>PPC.DSOCMBRAMWRDBUS5</td></tr>
<tr><td>TCELL55:OUT.BEST6.TMIN</td><td>PPC.DSOCMBRAMWRDBUS6</td></tr>
<tr><td>TCELL55:OUT.BEST7.TMIN</td><td>PPC.DSOCMBRAMWRDBUS7</td></tr>
<tr><td>TCELL55:OUT.SEC0.TMIN</td><td>PPC.DSOCMBRAMABUS24</td></tr>
<tr><td>TCELL55:OUT.SEC1.TMIN</td><td>PPC.DSOCMBRAMABUS25</td></tr>
<tr><td>TCELL55:OUT.SEC2.TMIN</td><td>PPC.DSOCMBRAMABUS26</td></tr>
<tr><td>TCELL55:OUT.SEC3.TMIN</td><td>PPC.DSOCMBRAMABUS27</td></tr>
<tr><td>TCELL55:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUEXERADATAO24</td></tr>
<tr><td>TCELL55:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUEXERADATAO25</td></tr>
<tr><td>TCELL55:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUEXERADATAO26</td></tr>
<tr><td>TCELL55:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUEXERADATAO27</td></tr>
<tr><td>TCELL55:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO24</td></tr>
<tr><td>TCELL55:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO25</td></tr>
<tr><td>TCELL55:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO26</td></tr>
<tr><td>TCELL55:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO27</td></tr>
<tr><td>TCELL55:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUEXERADATAO24</td></tr>
<tr><td>TCELL55:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUEXERADATAO25</td></tr>
<tr><td>TCELL55:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUEXERADATAO26</td></tr>
<tr><td>TCELL55:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUEXERADATAO27</td></tr>
<tr><td>TCELL55:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO24</td></tr>
<tr><td>TCELL55:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO25</td></tr>
<tr><td>TCELL55:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO26</td></tr>
<tr><td>TCELL55:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO27</td></tr>
<tr><td>TCELL56:IMUX.SR0</td><td>PPC.DSCNTLVALUE4</td></tr>
<tr><td>TCELL56:IMUX.SR1</td><td>PPC.DSCNTLVALUE5</td></tr>
<tr><td>TCELL56:IMUX.SR2</td><td>PPC.DSCNTLVALUE6</td></tr>
<tr><td>TCELL56:IMUX.SR3</td><td>PPC.DSCNTLVALUE7</td></tr>
<tr><td>TCELL56:IMUX.CE0</td><td>PPC.DSCNTLVALUE0</td></tr>
<tr><td>TCELL56:IMUX.CE1</td><td>PPC.DSCNTLVALUE1</td></tr>
<tr><td>TCELL56:IMUX.CE2</td><td>PPC.DSCNTLVALUE2</td></tr>
<tr><td>TCELL56:IMUX.CE3</td><td>PPC.DSCNTLVALUE3</td></tr>
<tr><td>TCELL56:IMUX.IMUX0</td><td>PPC.FCMAPUDCDLDSTBYTE</td></tr>
<tr><td>TCELL56:IMUX.IMUX1</td><td>PPC.FCMAPUDCDLDSTHW</td></tr>
<tr><td>TCELL56:IMUX.IMUX2</td><td>PPC.FCMAPUDCDLDSTWD</td></tr>
<tr><td>TCELL56:IMUX.IMUX3</td><td>PPC.FCMAPUDCDLDSTDW</td></tr>
<tr><td>TCELL56:IMUX.IMUX4</td><td>PPC.FCMAPUDCDLDSTQW</td></tr>
<tr><td>TCELL56:IMUX.IMUX5</td><td>PPC.FCMAPUDCDTRAPBE</td></tr>
<tr><td>TCELL56:IMUX.IMUX6</td><td>PPC.FCMAPUDCDTRAPLE</td></tr>
<tr><td>TCELL56:IMUX.IMUX7</td><td>PPC.FCMAPULOADWAIT</td></tr>
<tr><td>TCELL56:IMUX.IMUX8</td><td>PPC.TSTAPUC405EXERESULTI20</td></tr>
<tr><td>TCELL56:IMUX.IMUX9</td><td>PPC.TSTAPUC405EXERESULTI21</td></tr>
<tr><td>TCELL56:IMUX.IMUX10</td><td>PPC.TSTAPUC405EXERESULTI22</td></tr>
<tr><td>TCELL56:IMUX.IMUX11</td><td>PPC.TSTAPUC405EXERESULTI23</td></tr>
<tr><td>TCELL56:IMUX.IMUX12</td><td>PPC.TSTAPUC405EXERESULTI24</td></tr>
<tr><td>TCELL56:IMUX.IMUX13</td><td>PPC.TSTAPUC405EXERESULTI25</td></tr>
<tr><td>TCELL56:IMUX.IMUX14</td><td>PPC.TSTAPUC405EXERESULTI26</td></tr>
<tr><td>TCELL56:IMUX.IMUX15</td><td>PPC.TSTAPUC405EXERESULTI27</td></tr>
<tr><td>TCELL56:IMUX.IMUX16</td><td>PPC.TSTDSOCMC405RDDBUSI20</td></tr>
<tr><td>TCELL56:IMUX.IMUX17</td><td>PPC.TSTDSOCMC405RDDBUSI21</td></tr>
<tr><td>TCELL56:IMUX.IMUX18</td><td>PPC.TSTDSOCMC405RDDBUSI22</td></tr>
<tr><td>TCELL56:IMUX.IMUX19</td><td>PPC.TSTDSOCMC405RDDBUSI23</td></tr>
<tr><td>TCELL56:OUT.BEST0.TMIN</td><td>PPC.DSOCMBRAMWRDBUS8</td></tr>
<tr><td>TCELL56:OUT.BEST1.TMIN</td><td>PPC.DSOCMBRAMWRDBUS9</td></tr>
<tr><td>TCELL56:OUT.BEST2.TMIN</td><td>PPC.DSOCMBRAMWRDBUS10</td></tr>
<tr><td>TCELL56:OUT.BEST3.TMIN</td><td>PPC.DSOCMBRAMWRDBUS11</td></tr>
<tr><td>TCELL56:OUT.BEST4.TMIN</td><td>PPC.DSOCMBRAMABUS16</td></tr>
<tr><td>TCELL56:OUT.BEST5.TMIN</td><td>PPC.DSOCMBRAMABUS17</td></tr>
<tr><td>TCELL56:OUT.BEST6.TMIN</td><td>PPC.DSOCMBRAMABUS18</td></tr>
<tr><td>TCELL56:OUT.BEST7.TMIN</td><td>PPC.DSOCMBRAMABUS19</td></tr>
<tr><td>TCELL56:OUT.SEC0.TMIN</td><td>PPC.DSOCMBRAMABUS20</td></tr>
<tr><td>TCELL56:OUT.SEC1.TMIN</td><td>PPC.DSOCMBRAMABUS21</td></tr>
<tr><td>TCELL56:OUT.SEC2.TMIN</td><td>PPC.DSOCMBRAMABUS22</td></tr>
<tr><td>TCELL56:OUT.SEC3.TMIN</td><td>PPC.DSOCMBRAMABUS23</td></tr>
<tr><td>TCELL56:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUEXERADATAO20</td></tr>
<tr><td>TCELL56:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUEXERADATAO21</td></tr>
<tr><td>TCELL56:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUEXERADATAO22</td></tr>
<tr><td>TCELL56:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUEXERADATAO23</td></tr>
<tr><td>TCELL56:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO20</td></tr>
<tr><td>TCELL56:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO21</td></tr>
<tr><td>TCELL56:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO22</td></tr>
<tr><td>TCELL56:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO23</td></tr>
<tr><td>TCELL56:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUEXERADATAO20</td></tr>
<tr><td>TCELL56:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUEXERADATAO21</td></tr>
<tr><td>TCELL56:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUEXERADATAO22</td></tr>
<tr><td>TCELL56:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUEXERADATAO23</td></tr>
<tr><td>TCELL56:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO20</td></tr>
<tr><td>TCELL56:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO21</td></tr>
<tr><td>TCELL56:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO22</td></tr>
<tr><td>TCELL56:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO23</td></tr>
<tr><td>TCELL57:IMUX.SR0</td><td>PPC.TIEAPUCONTROL11</td></tr>
<tr><td>TCELL57:IMUX.SR1</td><td>PPC.TIEAPUCONTROL10</td></tr>
<tr><td>TCELL57:IMUX.SR2</td><td>PPC.TIEAPUCONTROL9</td></tr>
<tr><td>TCELL57:IMUX.SR3</td><td>PPC.TIEAPUCONTROL8</td></tr>
<tr><td>TCELL57:IMUX.CLK0</td><td>EMAC.PHYEMAC1GTXCLK</td></tr>
<tr><td>TCELL57:IMUX.CE0</td><td>PPC.TIEAPUCONTROL15</td></tr>
<tr><td>TCELL57:IMUX.CE1</td><td>PPC.TIEAPUCONTROL14</td></tr>
<tr><td>TCELL57:IMUX.CE2</td><td>PPC.TIEAPUCONTROL13</td></tr>
<tr><td>TCELL57:IMUX.CE3</td><td>PPC.TIEAPUCONTROL12</td></tr>
<tr><td>TCELL57:IMUX.IMUX0</td><td>PPC.BRAMDSOCMRDDBUS8</td></tr>
<tr><td>TCELL57:IMUX.IMUX1</td><td>PPC.BRAMDSOCMRDDBUS9</td></tr>
<tr><td>TCELL57:IMUX.IMUX2</td><td>PPC.BRAMDSOCMRDDBUS10</td></tr>
<tr><td>TCELL57:IMUX.IMUX3</td><td>PPC.BRAMDSOCMRDDBUS11</td></tr>
<tr><td>TCELL57:IMUX.IMUX4</td><td>PPC.FCMAPUEXECRFIELD0</td></tr>
<tr><td>TCELL57:IMUX.IMUX5</td><td>PPC.FCMAPUEXECRFIELD1</td></tr>
<tr><td>TCELL57:IMUX.IMUX6</td><td>PPC.FCMAPUEXECRFIELD2</td></tr>
<tr><td>TCELL57:IMUX.IMUX7</td><td>PPC.DSOCMRWCOMPLETE</td></tr>
<tr><td>TCELL57:IMUX.IMUX8</td><td>PPC.FCMAPUDCDLOAD</td></tr>
<tr><td>TCELL57:IMUX.IMUX9</td><td>PPC.FCMAPUDCDSTORE</td></tr>
<tr><td>TCELL57:IMUX.IMUX10</td><td>PPC.TSTDSOCMC405COMPLETEI</td></tr>
<tr><td>TCELL57:IMUX.IMUX11</td><td>PPC.TSTDSOCMC405DISOPERANDFWDI</td></tr>
<tr><td>TCELL57:IMUX.IMUX12</td><td>PPC.TSTAPUC405EXERESULTI16</td></tr>
<tr><td>TCELL57:IMUX.IMUX13</td><td>PPC.TSTAPUC405EXERESULTI17</td></tr>
<tr><td>TCELL57:IMUX.IMUX14</td><td>PPC.TSTAPUC405EXERESULTI18</td></tr>
<tr><td>TCELL57:IMUX.IMUX15</td><td>PPC.TSTAPUC405EXERESULTI19</td></tr>
<tr><td>TCELL57:IMUX.IMUX16</td><td>PPC.TSTDSOCMC405RDDBUSI16</td></tr>
<tr><td>TCELL57:IMUX.IMUX17</td><td>PPC.TSTDSOCMC405RDDBUSI17</td></tr>
<tr><td>TCELL57:IMUX.IMUX18</td><td>PPC.TSTDSOCMC405RDDBUSI18</td></tr>
<tr><td>TCELL57:IMUX.IMUX19</td><td>PPC.TSTDSOCMC405RDDBUSI19</td></tr>
<tr><td>TCELL57:OUT.BEST0.TMIN</td><td>PPC.DSOCMBRAMWRDBUS12</td></tr>
<tr><td>TCELL57:OUT.BEST1.TMIN</td><td>PPC.DSOCMBRAMWRDBUS13</td></tr>
<tr><td>TCELL57:OUT.BEST2.TMIN</td><td>PPC.DSOCMBRAMWRDBUS14</td></tr>
<tr><td>TCELL57:OUT.BEST3.TMIN</td><td>PPC.DSOCMBRAMWRDBUS15</td></tr>
<tr><td>TCELL57:OUT.BEST4.TMIN</td><td>PPC.DSOCMBRAMBYTEWRITE0</td></tr>
<tr><td>TCELL57:OUT.BEST5.TMIN</td><td>PPC.DSOCMBRAMBYTEWRITE1</td></tr>
<tr><td>TCELL57:OUT.BEST6.TMIN</td><td>PPC.DSOCMBRAMBYTEWRITE2</td></tr>
<tr><td>TCELL57:OUT.BEST7.TMIN</td><td>PPC.DSOCMBRAMBYTEWRITE3</td></tr>
<tr><td>TCELL57:OUT.SEC0.TMIN</td><td>PPC.DSOCMBRAMABUS28</td></tr>
<tr><td>TCELL57:OUT.SEC1.TMIN</td><td>PPC.DSOCMBRAMABUS29</td></tr>
<tr><td>TCELL57:OUT.SEC2.TMIN</td><td>PPC.DSOCMBRAMEN</td></tr>
<tr><td>TCELL57:OUT.SEC3.TMIN</td><td>PPC.DSOCMRDADDRVALID</td></tr>
<tr><td>TCELL57:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUEXERADATAO16</td></tr>
<tr><td>TCELL57:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUEXERADATAO17</td></tr>
<tr><td>TCELL57:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUEXERADATAO18</td></tr>
<tr><td>TCELL57:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUEXERADATAO19</td></tr>
<tr><td>TCELL57:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO16</td></tr>
<tr><td>TCELL57:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO17</td></tr>
<tr><td>TCELL57:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO18</td></tr>
<tr><td>TCELL57:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO19</td></tr>
<tr><td>TCELL57:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUEXERADATAO16</td></tr>
<tr><td>TCELL57:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUEXERADATAO17</td></tr>
<tr><td>TCELL57:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUEXERADATAO18</td></tr>
<tr><td>TCELL57:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUEXERADATAO19</td></tr>
<tr><td>TCELL57:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO16</td></tr>
<tr><td>TCELL57:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO17</td></tr>
<tr><td>TCELL57:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO18</td></tr>
<tr><td>TCELL57:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO19</td></tr>
<tr><td>TCELL58:IMUX.SR0</td><td>PPC.TIEAPUCONTROL3</td></tr>
<tr><td>TCELL58:IMUX.SR1</td><td>PPC.TIEAPUCONTROL2</td></tr>
<tr><td>TCELL58:IMUX.SR2</td><td>PPC.TIEAPUCONTROL1</td></tr>
<tr><td>TCELL58:IMUX.SR3</td><td>PPC.TIEAPUCONTROL0</td></tr>
<tr><td>TCELL58:IMUX.CLK0</td><td>EMAC.PHYEMAC1RXCLK</td></tr>
<tr><td>TCELL58:IMUX.CE0</td><td>PPC.TIEAPUCONTROL7</td></tr>
<tr><td>TCELL58:IMUX.CE1</td><td>PPC.TIEAPUCONTROL6</td></tr>
<tr><td>TCELL58:IMUX.CE2</td><td>PPC.TIEAPUCONTROL5</td></tr>
<tr><td>TCELL58:IMUX.CE3</td><td>PPC.TIEAPUCONTROL4</td></tr>
<tr><td>TCELL58:IMUX.IMUX0</td><td>PPC.BRAMDSOCMRDDBUS12</td></tr>
<tr><td>TCELL58:IMUX.IMUX1</td><td>PPC.BRAMDSOCMRDDBUS13</td></tr>
<tr><td>TCELL58:IMUX.IMUX2</td><td>PPC.BRAMDSOCMRDDBUS14</td></tr>
<tr><td>TCELL58:IMUX.IMUX3</td><td>PPC.BRAMDSOCMRDDBUS15</td></tr>
<tr><td>TCELL58:IMUX.IMUX4</td><td>PPC.BRAMDSOCMRDDBUS16</td></tr>
<tr><td>TCELL58:IMUX.IMUX5</td><td>PPC.BRAMDSOCMRDDBUS17</td></tr>
<tr><td>TCELL58:IMUX.IMUX6</td><td>PPC.BRAMDSOCMRDDBUS18</td></tr>
<tr><td>TCELL58:IMUX.IMUX7</td><td>PPC.BRAMDSOCMRDDBUS19</td></tr>
<tr><td>TCELL58:IMUX.IMUX8</td><td>PPC.FCMAPUEXEBLOCKINGMCO</td></tr>
<tr><td>TCELL58:IMUX.IMUX9</td><td>PPC.TSTAPUC405EXERESULTI12</td></tr>
<tr><td>TCELL58:IMUX.IMUX10</td><td>PPC.TSTAPUC405EXERESULTI13</td></tr>
<tr><td>TCELL58:IMUX.IMUX11</td><td>PPC.TSTAPUC405EXERESULTI14</td></tr>
<tr><td>TCELL58:IMUX.IMUX12</td><td>PPC.TSTAPUC405EXERESULTI15</td></tr>
<tr><td>TCELL58:IMUX.IMUX13</td><td>PPC.TSTDSOCMC405HOLDI</td></tr>
<tr><td>TCELL58:IMUX.IMUX14</td><td>PPC.TSTAPUC405DCDTRAPBEI</td></tr>
<tr><td>TCELL58:IMUX.IMUX15</td><td>PPC.TSTAPUC405DCDTRAPLEI</td></tr>
<tr><td>TCELL58:IMUX.IMUX16</td><td>PPC.TSTDSOCMC405RDDBUSI12</td></tr>
<tr><td>TCELL58:IMUX.IMUX17</td><td>PPC.TSTDSOCMC405RDDBUSI13</td></tr>
<tr><td>TCELL58:IMUX.IMUX18</td><td>PPC.TSTDSOCMC405RDDBUSI14</td></tr>
<tr><td>TCELL58:IMUX.IMUX19</td><td>PPC.TSTDSOCMC405RDDBUSI15</td></tr>
<tr><td>TCELL58:OUT.BEST0.TMIN</td><td>PPC.DSOCMBRAMWRDBUS16</td></tr>
<tr><td>TCELL58:OUT.BEST1.TMIN</td><td>PPC.DSOCMBRAMWRDBUS17</td></tr>
<tr><td>TCELL58:OUT.BEST2.TMIN</td><td>PPC.DSOCMBRAMWRDBUS18</td></tr>
<tr><td>TCELL58:OUT.BEST3.TMIN</td><td>PPC.DSOCMBRAMWRDBUS19</td></tr>
<tr><td>TCELL58:OUT.BEST4.TMIN</td><td>PPC.APUFCMINSTRUCTION31</td></tr>
<tr><td>TCELL58:OUT.BEST5.TMIN</td><td>PPC.APUFCMINSTRUCTION30</td></tr>
<tr><td>TCELL58:OUT.BEST6.TMIN</td><td>PPC.APUFCMINSTRUCTION29</td></tr>
<tr><td>TCELL58:OUT.BEST7.TMIN</td><td>PPC.APUFCMINSTRUCTION28</td></tr>
<tr><td>TCELL58:OUT.SEC0.TMIN</td><td>PPC.APUFCMINSTRUCTION27</td></tr>
<tr><td>TCELL58:OUT.SEC1.TMIN</td><td>PPC.APUFCMINSTRUCTION26</td></tr>
<tr><td>TCELL58:OUT.SEC2.TMIN</td><td>PPC.APUFCMINSTRUCTION25</td></tr>
<tr><td>TCELL58:OUT.SEC3.TMIN</td><td>PPC.APUFCMINSTRUCTION24</td></tr>
<tr><td>TCELL58:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUEXERADATAO12</td></tr>
<tr><td>TCELL58:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUEXERADATAO13</td></tr>
<tr><td>TCELL58:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUEXERADATAO14</td></tr>
<tr><td>TCELL58:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUEXERADATAO15</td></tr>
<tr><td>TCELL58:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO12</td></tr>
<tr><td>TCELL58:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO13</td></tr>
<tr><td>TCELL58:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO14</td></tr>
<tr><td>TCELL58:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO15</td></tr>
<tr><td>TCELL58:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUEXERADATAO12</td></tr>
<tr><td>TCELL58:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUEXERADATAO13</td></tr>
<tr><td>TCELL58:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUEXERADATAO14</td></tr>
<tr><td>TCELL58:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUEXERADATAO15</td></tr>
<tr><td>TCELL58:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO12</td></tr>
<tr><td>TCELL58:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO13</td></tr>
<tr><td>TCELL58:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO14</td></tr>
<tr><td>TCELL58:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO15</td></tr>
<tr><td>TCELL59:IMUX.SR0</td><td>EMAC.TIEEMAC1CONFIGVEC29</td></tr>
<tr><td>TCELL59:IMUX.SR1</td><td>EMAC.TIEEMAC1CONFIGVEC28</td></tr>
<tr><td>TCELL59:IMUX.SR2</td><td>EMAC.TIEEMAC1CONFIGVEC27</td></tr>
<tr><td>TCELL59:IMUX.SR3</td><td>EMAC.TIEEMAC1CONFIGVEC26</td></tr>
<tr><td>TCELL59:IMUX.CLK0</td><td>EMAC.PHYEMAC1MIITXCLK</td></tr>
<tr><td>TCELL59:IMUX.CE0</td><td>EMAC.TIEEMAC1CONFIGVEC33</td></tr>
<tr><td>TCELL59:IMUX.CE1</td><td>EMAC.TIEEMAC1CONFIGVEC32</td></tr>
<tr><td>TCELL59:IMUX.CE2</td><td>EMAC.TIEEMAC1CONFIGVEC31</td></tr>
<tr><td>TCELL59:IMUX.CE3</td><td>EMAC.TIEEMAC1CONFIGVEC30</td></tr>
<tr><td>TCELL59:IMUX.IMUX0</td><td>PPC.BRAMDSOCMRDDBUS20</td></tr>
<tr><td>TCELL59:IMUX.IMUX1</td><td>PPC.BRAMDSOCMRDDBUS21</td></tr>
<tr><td>TCELL59:IMUX.IMUX2</td><td>PPC.BRAMDSOCMRDDBUS22</td></tr>
<tr><td>TCELL59:IMUX.IMUX3</td><td>PPC.BRAMDSOCMRDDBUS23</td></tr>
<tr><td>TCELL59:IMUX.IMUX4</td><td>PPC.FCMAPUEXENONBLOCKINGMCO</td></tr>
<tr><td>TCELL59:IMUX.IMUX5</td><td>PPC.TSTAPUC405EXERESULTI8</td></tr>
<tr><td>TCELL59:IMUX.IMUX6</td><td>PPC.TSTAPUC405EXERESULTI9</td></tr>
<tr><td>TCELL59:IMUX.IMUX7</td><td>PPC.TSTAPUC405EXERESULTI10</td></tr>
<tr><td>TCELL59:IMUX.IMUX8</td><td>PPC.TSTAPUC405EXERESULTI11</td></tr>
<tr><td>TCELL59:IMUX.IMUX9</td><td>PPC.TSTAPUC405DCDLOADI</td></tr>
<tr><td>TCELL59:IMUX.IMUX10</td><td>PPC.TSTAPUC405DCDSTOREI</td></tr>
<tr><td>TCELL59:IMUX.IMUX11</td><td>PPC.TSTAPUC405DCDXERCAENI</td></tr>
<tr><td>TCELL59:IMUX.IMUX12</td><td>PPC.TSTAPUC405DCDXEROVENI</td></tr>
<tr><td>TCELL59:IMUX.IMUX13</td><td>PPC.TSTAPUC405DCDPRIVOPI</td></tr>
<tr><td>TCELL59:IMUX.IMUX14</td><td>PPC.TSTAPUC405DCDCRENI</td></tr>
<tr><td>TCELL59:IMUX.IMUX15</td><td>PPC.TSTAPUC405DCDUPDATEI</td></tr>
<tr><td>TCELL59:IMUX.IMUX16</td><td>PPC.TSTDSOCMC405RDDBUSI8</td></tr>
<tr><td>TCELL59:IMUX.IMUX17</td><td>PPC.TSTDSOCMC405RDDBUSI9</td></tr>
<tr><td>TCELL59:IMUX.IMUX18</td><td>PPC.TSTDSOCMC405RDDBUSI10</td></tr>
<tr><td>TCELL59:IMUX.IMUX19</td><td>PPC.TSTDSOCMC405RDDBUSI11</td></tr>
<tr><td>TCELL59:OUT.BEST0.TMIN</td><td>PPC.DSOCMBRAMWRDBUS20</td></tr>
<tr><td>TCELL59:OUT.BEST1.TMIN</td><td>PPC.DSOCMBRAMWRDBUS21</td></tr>
<tr><td>TCELL59:OUT.BEST2.TMIN</td><td>PPC.DSOCMBRAMWRDBUS22</td></tr>
<tr><td>TCELL59:OUT.BEST3.TMIN</td><td>PPC.DSOCMBRAMWRDBUS23</td></tr>
<tr><td>TCELL59:OUT.BEST4.TMIN</td><td>PPC.APUFCMINSTRUCTION23</td></tr>
<tr><td>TCELL59:OUT.BEST5.TMIN</td><td>PPC.APUFCMINSTRUCTION22</td></tr>
<tr><td>TCELL59:OUT.BEST6.TMIN</td><td>PPC.APUFCMINSTRUCTION21</td></tr>
<tr><td>TCELL59:OUT.BEST7.TMIN</td><td>PPC.APUFCMINSTRUCTION20</td></tr>
<tr><td>TCELL59:OUT.SEC0.TMIN</td><td>PPC.APUFCMINSTRUCTION19</td></tr>
<tr><td>TCELL59:OUT.SEC1.TMIN</td><td>PPC.APUFCMINSTRUCTION18</td></tr>
<tr><td>TCELL59:OUT.SEC2.TMIN</td><td>PPC.APUFCMINSTRUCTION17</td></tr>
<tr><td>TCELL59:OUT.SEC3.TMIN</td><td>PPC.APUFCMINSTRUCTION16</td></tr>
<tr><td>TCELL59:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUEXERADATAO8</td></tr>
<tr><td>TCELL59:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUEXERADATAO9</td></tr>
<tr><td>TCELL59:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUEXERADATAO10</td></tr>
<tr><td>TCELL59:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUEXERADATAO11</td></tr>
<tr><td>TCELL59:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO8</td></tr>
<tr><td>TCELL59:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO9</td></tr>
<tr><td>TCELL59:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO10</td></tr>
<tr><td>TCELL59:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO11</td></tr>
<tr><td>TCELL59:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUEXERADATAO8</td></tr>
<tr><td>TCELL59:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUEXERADATAO9</td></tr>
<tr><td>TCELL59:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUEXERADATAO10</td></tr>
<tr><td>TCELL59:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUEXERADATAO11</td></tr>
<tr><td>TCELL59:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO8</td></tr>
<tr><td>TCELL59:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO9</td></tr>
<tr><td>TCELL59:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO10</td></tr>
<tr><td>TCELL59:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO11</td></tr>
<tr><td>TCELL60:IMUX.SR0</td><td>EMAC.TIEEMAC1CONFIGVEC37</td></tr>
<tr><td>TCELL60:IMUX.SR1</td><td>EMAC.TIEEMAC1CONFIGVEC36</td></tr>
<tr><td>TCELL60:IMUX.SR2</td><td>EMAC.TIEEMAC1CONFIGVEC35</td></tr>
<tr><td>TCELL60:IMUX.SR3</td><td>EMAC.TIEEMAC1CONFIGVEC34</td></tr>
<tr><td>TCELL60:IMUX.CLK0</td><td>PPC.CPMFCMCLK</td></tr>
<tr><td>TCELL60:IMUX.CE0</td><td>EMAC.TIEEMAC1CONFIGVEC41</td></tr>
<tr><td>TCELL60:IMUX.CE1</td><td>EMAC.TIEEMAC1CONFIGVEC40</td></tr>
<tr><td>TCELL60:IMUX.CE2</td><td>EMAC.TIEEMAC1CONFIGVEC39</td></tr>
<tr><td>TCELL60:IMUX.CE3</td><td>EMAC.TIEEMAC1CONFIGVEC38</td></tr>
<tr><td>TCELL60:IMUX.IMUX0</td><td>PPC.BRAMDSOCMRDDBUS24</td></tr>
<tr><td>TCELL60:IMUX.IMUX1</td><td>PPC.BRAMDSOCMRDDBUS25</td></tr>
<tr><td>TCELL60:IMUX.IMUX2</td><td>PPC.BRAMDSOCMRDDBUS26</td></tr>
<tr><td>TCELL60:IMUX.IMUX3</td><td>PPC.BRAMDSOCMRDDBUS27</td></tr>
<tr><td>TCELL60:IMUX.IMUX4</td><td>PPC.FCMAPUDCDFORCEBESTEERING</td></tr>
<tr><td>TCELL60:IMUX.IMUX5</td><td>PPC.TSTAPUC405EXERESULTI4</td></tr>
<tr><td>TCELL60:IMUX.IMUX6</td><td>PPC.TSTAPUC405EXERESULTI5</td></tr>
<tr><td>TCELL60:IMUX.IMUX7</td><td>PPC.TSTAPUC405EXERESULTI6</td></tr>
<tr><td>TCELL60:IMUX.IMUX8</td><td>PPC.TSTAPUC405EXERESULTI7</td></tr>
<tr><td>TCELL60:IMUX.IMUX9</td><td>PPC.TSTAPUC405EXECRFIELDI0</td></tr>
<tr><td>TCELL60:IMUX.IMUX10</td><td>PPC.TSTAPUC405EXECRFIELDI1</td></tr>
<tr><td>TCELL60:IMUX.IMUX11</td><td>PPC.TSTAPUC405EXECRFIELDI2</td></tr>
<tr><td>TCELL60:IMUX.IMUX12</td><td>PPC.TSTAPUC405DCDFPUOPI</td></tr>
<tr><td>TCELL60:IMUX.IMUX13</td><td>PPC.TSTAPUC405DCDGPRWRITEI</td></tr>
<tr><td>TCELL60:IMUX.IMUX14</td><td>PPC.TSTAPUC405DCDRAENI</td></tr>
<tr><td>TCELL60:IMUX.IMUX15</td><td>PPC.TSTAPUC405DCDRBENI</td></tr>
<tr><td>TCELL60:IMUX.IMUX16</td><td>PPC.TSTDSOCMC405RDDBUSI4</td></tr>
<tr><td>TCELL60:IMUX.IMUX17</td><td>PPC.TSTDSOCMC405RDDBUSI5</td></tr>
<tr><td>TCELL60:IMUX.IMUX18</td><td>PPC.TSTDSOCMC405RDDBUSI6</td></tr>
<tr><td>TCELL60:IMUX.IMUX19</td><td>PPC.TSTDSOCMC405RDDBUSI7</td></tr>
<tr><td>TCELL60:OUT.BEST0.TMIN</td><td>PPC.DSOCMBRAMWRDBUS24</td></tr>
<tr><td>TCELL60:OUT.BEST1.TMIN</td><td>PPC.DSOCMBRAMWRDBUS25</td></tr>
<tr><td>TCELL60:OUT.BEST2.TMIN</td><td>PPC.DSOCMBRAMWRDBUS26</td></tr>
<tr><td>TCELL60:OUT.BEST3.TMIN</td><td>PPC.DSOCMBRAMWRDBUS27</td></tr>
<tr><td>TCELL60:OUT.BEST4.TMIN</td><td>PPC.APUFCMINSTRUCTION15</td></tr>
<tr><td>TCELL60:OUT.BEST5.TMIN</td><td>PPC.APUFCMINSTRUCTION14</td></tr>
<tr><td>TCELL60:OUT.BEST6.TMIN</td><td>PPC.APUFCMINSTRUCTION13</td></tr>
<tr><td>TCELL60:OUT.BEST7.TMIN</td><td>PPC.APUFCMINSTRUCTION12</td></tr>
<tr><td>TCELL60:OUT.SEC0.TMIN</td><td>PPC.APUFCMINSTRUCTION11</td></tr>
<tr><td>TCELL60:OUT.SEC1.TMIN</td><td>PPC.APUFCMINSTRUCTION10</td></tr>
<tr><td>TCELL60:OUT.SEC2.TMIN</td><td>PPC.APUFCMINSTRUCTION9</td></tr>
<tr><td>TCELL60:OUT.SEC3.TMIN</td><td>PPC.APUFCMINSTRUCTION8</td></tr>
<tr><td>TCELL60:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUEXERADATAO4</td></tr>
<tr><td>TCELL60:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUEXERADATAO5</td></tr>
<tr><td>TCELL60:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUEXERADATAO6</td></tr>
<tr><td>TCELL60:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUEXERADATAO7</td></tr>
<tr><td>TCELL60:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO4</td></tr>
<tr><td>TCELL60:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO5</td></tr>
<tr><td>TCELL60:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO6</td></tr>
<tr><td>TCELL60:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO7</td></tr>
<tr><td>TCELL60:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUEXERADATAO4</td></tr>
<tr><td>TCELL60:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUEXERADATAO5</td></tr>
<tr><td>TCELL60:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUEXERADATAO6</td></tr>
<tr><td>TCELL60:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUEXERADATAO7</td></tr>
<tr><td>TCELL60:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO4</td></tr>
<tr><td>TCELL60:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO5</td></tr>
<tr><td>TCELL60:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO6</td></tr>
<tr><td>TCELL60:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO7</td></tr>
<tr><td>TCELL61:IMUX.SR0</td><td>EMAC.TIEEMAC1CONFIGVEC45</td></tr>
<tr><td>TCELL61:IMUX.SR1</td><td>EMAC.TIEEMAC1CONFIGVEC44</td></tr>
<tr><td>TCELL61:IMUX.SR2</td><td>EMAC.TIEEMAC1CONFIGVEC43</td></tr>
<tr><td>TCELL61:IMUX.SR3</td><td>EMAC.TIEEMAC1CONFIGVEC42</td></tr>
<tr><td>TCELL61:IMUX.CE0</td><td>EMAC.TIEEMAC1CONFIGVEC49</td></tr>
<tr><td>TCELL61:IMUX.CE1</td><td>EMAC.TIEEMAC1CONFIGVEC48</td></tr>
<tr><td>TCELL61:IMUX.CE2</td><td>EMAC.TIEEMAC1CONFIGVEC47</td></tr>
<tr><td>TCELL61:IMUX.CE3</td><td>EMAC.TIEEMAC1CONFIGVEC46</td></tr>
<tr><td>TCELL61:IMUX.IMUX0</td><td>PPC.BRAMDSOCMRDDBUS28</td></tr>
<tr><td>TCELL61:IMUX.IMUX1</td><td>PPC.BRAMDSOCMRDDBUS29</td></tr>
<tr><td>TCELL61:IMUX.IMUX2</td><td>PPC.BRAMDSOCMRDDBUS30</td></tr>
<tr><td>TCELL61:IMUX.IMUX3</td><td>PPC.BRAMDSOCMRDDBUS31</td></tr>
<tr><td>TCELL61:IMUX.IMUX4</td><td>PPC.FCMAPUDCDUPDATE</td></tr>
<tr><td>TCELL61:IMUX.IMUX5</td><td>PPC.FCMAPUDCDGPRWRITE</td></tr>
<tr><td>TCELL61:IMUX.IMUX6</td><td>PPC.FCMAPUDCDRAEN</td></tr>
<tr><td>TCELL61:IMUX.IMUX7</td><td>PPC.FCMAPUDCDRBEN</td></tr>
<tr><td>TCELL61:IMUX.IMUX8</td><td>PPC.TSTAPUC405EXERESULTI0</td></tr>
<tr><td>TCELL61:IMUX.IMUX9</td><td>PPC.TSTAPUC405EXERESULTI1</td></tr>
<tr><td>TCELL61:IMUX.IMUX10</td><td>PPC.TSTAPUC405EXERESULTI2</td></tr>
<tr><td>TCELL61:IMUX.IMUX11</td><td>PPC.TSTAPUC405EXERESULTI3</td></tr>
<tr><td>TCELL61:IMUX.IMUX12</td><td>PPC.TSTAPUC405EXECRI0</td></tr>
<tr><td>TCELL61:IMUX.IMUX13</td><td>PPC.TSTAPUC405EXECRI1</td></tr>
<tr><td>TCELL61:IMUX.IMUX14</td><td>PPC.TSTAPUC405EXECRI2</td></tr>
<tr><td>TCELL61:IMUX.IMUX15</td><td>PPC.TSTAPUC405EXECRI3</td></tr>
<tr><td>TCELL61:IMUX.IMUX16</td><td>PPC.TSTDSOCMC405RDDBUSI0</td></tr>
<tr><td>TCELL61:IMUX.IMUX17</td><td>PPC.TSTDSOCMC405RDDBUSI1</td></tr>
<tr><td>TCELL61:IMUX.IMUX18</td><td>PPC.TSTDSOCMC405RDDBUSI2</td></tr>
<tr><td>TCELL61:IMUX.IMUX19</td><td>PPC.TSTDSOCMC405RDDBUSI3</td></tr>
<tr><td>TCELL61:OUT.BEST0.TMIN</td><td>PPC.DSOCMBRAMWRDBUS28</td></tr>
<tr><td>TCELL61:OUT.BEST1.TMIN</td><td>PPC.DSOCMBRAMWRDBUS29</td></tr>
<tr><td>TCELL61:OUT.BEST2.TMIN</td><td>PPC.DSOCMBRAMWRDBUS30</td></tr>
<tr><td>TCELL61:OUT.BEST3.TMIN</td><td>PPC.DSOCMBRAMWRDBUS31</td></tr>
<tr><td>TCELL61:OUT.BEST4.TMIN</td><td>PPC.APUFCMINSTRUCTION7</td></tr>
<tr><td>TCELL61:OUT.BEST5.TMIN</td><td>PPC.APUFCMINSTRUCTION6</td></tr>
<tr><td>TCELL61:OUT.BEST6.TMIN</td><td>PPC.APUFCMINSTRUCTION5</td></tr>
<tr><td>TCELL61:OUT.BEST7.TMIN</td><td>PPC.APUFCMINSTRUCTION4</td></tr>
<tr><td>TCELL61:OUT.SEC0.TMIN</td><td>PPC.APUFCMINSTRUCTION3</td></tr>
<tr><td>TCELL61:OUT.SEC1.TMIN</td><td>PPC.APUFCMINSTRUCTION2</td></tr>
<tr><td>TCELL61:OUT.SEC2.TMIN</td><td>PPC.APUFCMINSTRUCTION1</td></tr>
<tr><td>TCELL61:OUT.SEC3.TMIN</td><td>PPC.APUFCMINSTRUCTION0</td></tr>
<tr><td>TCELL61:OUT.HALF.BOT0.TMIN</td><td>PPC.TSTC405APUEXERADATAO0</td></tr>
<tr><td>TCELL61:OUT.HALF.BOT1.TMIN</td><td>PPC.TSTC405APUEXERADATAO1</td></tr>
<tr><td>TCELL61:OUT.HALF.BOT2.TMIN</td><td>PPC.TSTC405APUEXERADATAO2</td></tr>
<tr><td>TCELL61:OUT.HALF.BOT3.TMIN</td><td>PPC.TSTC405APUEXERADATAO3</td></tr>
<tr><td>TCELL61:OUT.HALF.BOT4.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO0</td></tr>
<tr><td>TCELL61:OUT.HALF.BOT5.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO1</td></tr>
<tr><td>TCELL61:OUT.HALF.BOT6.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO2</td></tr>
<tr><td>TCELL61:OUT.HALF.BOT7.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO3</td></tr>
<tr><td>TCELL61:OUT.HALT.TOP0.TMIN</td><td>PPC.TSTC405APUEXERADATAO0</td></tr>
<tr><td>TCELL61:OUT.HALT.TOP1.TMIN</td><td>PPC.TSTC405APUEXERADATAO1</td></tr>
<tr><td>TCELL61:OUT.HALT.TOP2.TMIN</td><td>PPC.TSTC405APUEXERADATAO2</td></tr>
<tr><td>TCELL61:OUT.HALT.TOP3.TMIN</td><td>PPC.TSTC405APUEXERADATAO3</td></tr>
<tr><td>TCELL61:OUT.HALT.TOP4.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO0</td></tr>
<tr><td>TCELL61:OUT.HALT.TOP5.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO1</td></tr>
<tr><td>TCELL61:OUT.HALT.TOP6.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO2</td></tr>
<tr><td>TCELL61:OUT.HALT.TOP7.TMIN</td><td>PPC.TSTC405APUDCDINSTRUCTIONO3</td></tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex4/sysmon.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../virtex4/gt.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex4/sysmon.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../virtex4/gt.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
