
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 158588                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489696                       # Number of bytes of host memory used
host_op_rate                                   186187                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29057.73                       # Real time elapsed on the host
host_tick_rate                               34992664                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4608218390                       # Number of instructions simulated
sim_ops                                    5410177021                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016807                       # Number of seconds simulated
sim_ticks                                1016807431352                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6292330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12563509                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.784413                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       253620493                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    264782636                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1218529                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    383906775                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8411500                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      8628089                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       216589                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       525509873                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        58816671                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          155                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         966121131                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        953770162                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1217613                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          515332987                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     192798265                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     11079597                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     60210403                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2608218389                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3052691296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2430463993                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.256012                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.394210                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1664182819     68.47%     68.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    159874774      6.58%     75.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    194196661      7.99%     83.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     36766155      1.51%     84.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    116416538      4.79%     89.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     29791609      1.23%     90.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     17945786      0.74%     91.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     18491386      0.76%     92.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    192798265      7.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2430463993                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     57714698                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2626057226                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             542925790                       # Number of loads committed
system.switch_cpus.commit.membars            12310455                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1895384676     62.09%     62.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    156920202      5.14%     67.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     67.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     20466319      0.67%     67.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     13541623      0.44%     68.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      5571563      0.18%     68.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     18465726      0.60%     69.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     22219920      0.73%     69.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      3108430      0.10%     69.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     19273568      0.63%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1231008      0.04%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    542925790     17.79%     88.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    353582471     11.58%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3052691296                       # Class of committed instruction
system.switch_cpus.commit.refs              896508261                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         172082144                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2608218389                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3052691296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.934886                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.934886                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1761038808                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           939                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    253076649                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3125291340                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        174896337                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         406501033                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1260446                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          3561                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      94688200                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           525509873                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         311706150                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2124458723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        250923                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2689399078                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2522724                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.215515                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    312664715                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    320848664                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.102942                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2438384833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.287988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.584227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1830021002     75.05%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         95690320      3.92%     78.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         35487413      1.46%     80.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         60443189      2.48%     82.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         41912918      1.72%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         48389391      1.98%     86.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        101307676      4.15%     90.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         25892740      1.06%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        199240184      8.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2438384833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2292                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1422553                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        519883997                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.270584                       # Inst execution rate
system.switch_cpus.iew.exec_refs            920291793                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          355697651                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       231992549                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     552460098                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     11118403                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        45906                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    357279797                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3112888652                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     564594142                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1915776                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3098176352                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         674573                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      94144353                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1260446                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      95842161                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        59365                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    156108014                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1215                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        61562                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     12543104                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9534275                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3697300                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        61562                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       707081                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       715472                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3113652015                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3084536474                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.581298                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1809958177                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.264990                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3084831452                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3736118961                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2208288843                       # number of integer regfile writes
system.switch_cpus.ipc                       1.069649                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.069649                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1910843827     61.64%     61.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    156945978      5.06%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     21705442      0.70%     67.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     13542014      0.44%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      5865896      0.19%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     19065423      0.61%     68.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     22219923      0.72%     69.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3721328      0.12%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     23828089      0.77%     70.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1231008      0.04%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           75      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    564663371     18.21%     88.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    356459754     11.50%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3100092128                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            52585851                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016963                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6429525     12.23%     12.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        2447613      4.65%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            38      0.00%     16.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      1837670      3.49%     20.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      1431731      2.72%     23.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             3      0.00%     23.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       606048      1.15%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       19058281     36.24%     60.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      20774942     39.51%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2950810266                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   8294480517                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2898266144                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2930054968                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3101770248                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3100092128                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     11118404                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     60197224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9885                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        38807                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    119191132                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2438384833                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.271371                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.002179                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1463664292     60.03%     60.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    262582155     10.77%     70.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    194053512      7.96%     78.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    127813836      5.24%     83.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    129768116      5.32%     89.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    112194357      4.60%     93.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     81212965      3.33%     97.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     38125398      1.56%     98.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     28970202      1.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2438384833                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.271370                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      201867713                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    396684308                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    186270330                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    243092161                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     24469405                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     25845046                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    552460098                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    357279797                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3412888706                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      127691672                       # number of misc regfile writes
system.switch_cpus.numCycles               2438387125                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       366142293                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3382179533                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       64695721                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        215171178                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      219572033                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents      15734243                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5514510687                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3117341805                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3464517747                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         457872148                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22567209                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1260446                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     346920891                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         82338075                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3736205578                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1051017868                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     17051614                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         520113399                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     11118424                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    274511609                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5350566452                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6233736877                       # The number of ROB writes
system.switch_cpus.timesIdled                      18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        226356833                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       143587771                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        29163                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        16594                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7868912                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       890693                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15737826                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         907287                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6267876                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       788963                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5482173                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24495                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24495                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6267878                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      9564419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      9291461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     18855880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18855880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    459170176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    447240576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    906410752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               906410752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6292373                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6292373    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6292373                       # Request fanout histogram
system.membus.reqLayer0.occupancy         12623528477                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12323533731                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        58989268540                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7802570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1855385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           51                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12512283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66342                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            51                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7802521                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     23606585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              23606738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1143716224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1143729280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6498807                       # Total snoops (count)
system.tol2bus.snoopTraffic                 100987264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14367721                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.066332                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.253461                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13431271     93.48%     93.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 919856      6.40%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  16594      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14367721                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8341550406                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16406575185                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            106335                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    408548224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         408551296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     50618880                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       50618880                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3191783                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3191807                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       395460                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            395460                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    401795081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            401798102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         3021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            3021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      49782170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            49782170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      49782170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    401795081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           451580272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    788443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   6312808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000549942436                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        44389                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        44389                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           10022514                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            744938                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3191808                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    395460                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  6383616                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  790920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 70760                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                 2477                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           815484                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1012167                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           887247                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           618022                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           159470                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           192194                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           195274                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           169463                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           211107                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           168896                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          160791                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          184979                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          755595                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          238728                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          211122                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          332317                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            84881                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            49013                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            55626                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            22522                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            49940                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            42025                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            25858                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            20530                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            21820                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            20797                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           22074                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           28058                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           24812                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           20254                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           98429                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          201781                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.12                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.22                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                121353221034                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               31564280000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           239719271034                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    19223.19                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37973.19                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4456446                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 515409                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                70.59                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               65.37                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              6383616                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              790920                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2940516                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2941178                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 211329                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 208979                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   5502                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   5345                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 37359                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 37999                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 44125                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 44315                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 44428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 44424                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 44416                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 44428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 44461                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 44497                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 44627                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 44744                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 44651                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 44874                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 44815                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 44411                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 44395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 44394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1060                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2129418                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   213.429750                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   163.486747                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   228.966535                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        43987      2.07%      2.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1673768     78.60%     80.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       159905      7.51%     88.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        55691      2.62%     90.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        28825      1.35%     92.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        18806      0.88%     93.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        14432      0.68%     93.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        12057      0.57%     94.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       121947      5.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2129418                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        44389                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    142.215729                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean   110.979165                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   127.986551                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-31           113      0.25%      0.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-63         5512     12.42%     12.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-95        15649     35.25%     47.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-127        11439     25.77%     73.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-159         4217      9.50%     83.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-191         1273      2.87%     86.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-223          419      0.94%     87.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-255          204      0.46%     87.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-287          103      0.23%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-319           87      0.20%     87.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-351          142      0.32%     88.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::352-383          284      0.64%     88.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-415          516      1.16%     90.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::416-447          864      1.95%     91.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::448-479         1112      2.51%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::480-511         1112      2.51%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-543          810      1.82%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::544-575          395      0.89%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::576-607          115      0.26%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::608-639           17      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::640-671            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::672-703            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::800-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        44389                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        44389                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.761608                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.742978                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.800465                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6369     14.35%     14.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             632      1.42%     15.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           35589     80.18%     95.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             847      1.91%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             923      2.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              21      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               8      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        44389                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             404022784                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                4528640                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               50458880                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              408551424                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            50618880                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      397.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       49.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   401.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    49.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.49                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.10                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016807394012                       # Total gap between requests
system.mem_ctrls0.avgGap                    283448.96                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    404019712                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     50458880                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 3021.221034857416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 397341423.304503619671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 49624814.339630909264                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      6383568                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       790920                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      2094330                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 239717176704                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23637166839354                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     43631.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37552.22                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  29885660.80                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   70.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          7018755660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3730549515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        16161639900                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2286490500                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    315811578000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    124507455840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      549782307015                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       540.694619                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 320778694020                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 662075337332                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          8185310280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4350591795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        28912151940                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1829061900                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    423166841190                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     34103013120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      580812807825                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       571.212198                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  84180022409                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 898674008943                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    396868864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         396872192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     50368384                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       50368384                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3100538                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3100564                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       393503                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            393503                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    390308776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            390312049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      49535814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            49535814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      49535814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    390308776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           439847863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    784101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6126293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000539263932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        44092                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        44092                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            9753701                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            740937                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3100565                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    393503                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6201130                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  787006                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 74785                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                 2905                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           769967                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           998578                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           892943                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           610573                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           177394                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           193580                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           189065                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           143655                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           156227                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           156352                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          146824                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          166678                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          750673                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          246930                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          209131                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          317775                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            86521                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            49351                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            54690                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            22863                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            48649                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            42008                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            26504                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            20058                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            22102                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            20068                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           22900                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           28476                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           25538                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           21116                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           77259                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          215973                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.11                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                114878918197                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               30631725000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           229747886947                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18751.62                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               37501.62                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4355570                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 511548                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                71.10                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               65.24                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6201130                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              787006                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2869330                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2869232                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 191407                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 189872                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   3358                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   3142                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 37464                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 38099                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 43831                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 44030                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 44135                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 44139                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 44144                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 44151                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 44187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 44212                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 44318                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 44448                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 44380                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 44629                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 44546                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 44112                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 44095                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 44092                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1066                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2043301                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   216.447155                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   164.658512                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   233.101844                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        44674      2.19%      2.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1594294     78.03%     80.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       154599      7.57%     87.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        52909      2.59%     90.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        28949      1.42%     91.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        19376      0.95%     92.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        14650      0.72%     93.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        12193      0.60%     94.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       121657      5.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2043301                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        44092                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    138.943187                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean   108.839191                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   123.642367                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-31           138      0.31%      0.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-63         5851     13.27%     13.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-95        15894     36.05%     49.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-127        11129     25.24%     74.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-159         3844      8.72%     83.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-191         1176      2.67%     86.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-223          415      0.94%     87.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-255          132      0.30%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-287           89      0.20%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-319           92      0.21%     87.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-351          211      0.48%     88.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::352-383          376      0.85%     89.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-415          655      1.49%     90.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::416-447          988      2.24%     92.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-479         1244      2.82%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::480-511         1004      2.28%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-543          613      1.39%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::544-575          195      0.44%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::576-607           40      0.09%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::608-639            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        44092                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        44092                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.782727                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.764513                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.792685                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            5965     13.53%     13.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             617      1.40%     14.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           35632     80.81%     95.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             850      1.93%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             985      2.23%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              27      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              15      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        44092                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             392086080                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                4786240                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               50180864                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              396872320                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            50368384                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      385.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       49.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   390.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    49.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.40                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.01                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016807156322                       # Total gap between requests
system.mem_ctrls1.avgGap                    291009.55                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    392082752                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     50180864                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3272.989454428867                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 385601776.610411286354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 49351393.835976317525                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6201078                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       787006                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1961060                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 229745925887                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23617412088069                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     37712.69                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     37049.35                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  30009189.37                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   70.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          6621021960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3519152835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        15355205460                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2262515040                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    314448075870                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    125655491520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      548127300285                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       539.066969                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 323773577388                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 659080453964                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7968161460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4235174460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        28386890700                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1830361680                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    421528934220                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     35482224480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      579697584600                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       570.115409                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  87780443160                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 895073588192                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      1576540                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1576541                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      1576540                       # number of overall hits
system.l2.overall_hits::total                 1576541                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      6292323                       # number of demand (read+write) misses
system.l2.demand_misses::total                6292373                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      6292323                       # number of overall misses
system.l2.overall_misses::total               6292373                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4642878                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 559287541125                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     559292184003                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4642878                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 559287541125                       # number of overall miss cycles
system.l2.overall_miss_latency::total    559292184003                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      7868863                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7868914                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7868863                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7868914                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.980392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.799648                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.799649                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.980392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.799648                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.799649                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 92857.560000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88884.111818                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88884.143391                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 92857.560000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88884.111818                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88884.143391                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              788963                       # number of writebacks
system.l2.writebacks::total                    788963                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      6292323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6292373                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6292323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6292373                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4215130                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 505566897918                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 505571113048                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4215130                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 505566897918                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 505571113048                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.980392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.799648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.799649                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.980392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.799648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.799649                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84302.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80346.622053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80346.653488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84302.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80346.622053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80346.653488                       # average overall mshr miss latency
system.l2.replacements                        6498807                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1066422                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1066422                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1066422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1066422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           51                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               51                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           51                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           51                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       679616                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        679616                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        41847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 41847                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        24495                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               24495                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1833731229                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1833731229                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        66342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.369223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.369223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74861.450459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74861.450459                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        24495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          24495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1624271858                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1624271858                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.369223                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.369223                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66310.343254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66310.343254                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4642878                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4642878                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.980392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 92857.560000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92857.560000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4215130                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4215130                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.980392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84302.600000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84302.600000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1534693                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1534693                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      6267828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6267828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 557453809896                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 557453809896                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7802521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7802521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.803308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.803308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88938.913112                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88938.913112                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6267828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6267828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 503942626060                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 503942626060                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.803308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.803308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80401.476566                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80401.476566                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                    15029897                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6499319                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.312534                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.566354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.027727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.002371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   498.403549                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.973444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 257837415                       # Number of tag accesses
system.l2.tags.data_accesses                257837415                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192568648                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807431352                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    311706076                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2311995367                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289291                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    311706076                       # number of overall hits
system.cpu.icache.overall_hits::total      2311995367                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          930                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           73                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1003                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          930                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           73                       # number of overall misses
system.cpu.icache.overall_misses::total          1003                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6115305                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6115305                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6115305                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6115305                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    311706149                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2311996370                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    311706149                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2311996370                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83771.301370                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6097.013958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83771.301370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6097.013958                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          357                       # number of writebacks
system.cpu.icache.writebacks::total               357                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4720023                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4720023                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4720023                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4720023                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92549.470588                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92549.470588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92549.470588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92549.470588                       # average overall mshr miss latency
system.cpu.icache.replacements                    357                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    311706076                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2311995367                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          930                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           73                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1003                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6115305                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6115305                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    311706149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2311996370                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83771.301370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6097.013958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4720023                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4720023                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92549.470588                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92549.470588                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.934721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2311996348                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               981                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2356775.074414                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   598.704588                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    25.230134                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.040433                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       90167859411                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      90167859411                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666222021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    704516421                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1370738442                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666222021                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    704516421                       # number of overall hits
system.cpu.dcache.overall_hits::total      1370738442                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5609662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     25487956                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       31097618                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5609662                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     25487956                       # number of overall misses
system.cpu.dcache.overall_misses::total      31097618                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1949159913892                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1949159913892                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1949159913892                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1949159913892                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    730004377                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1401836060                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    730004377                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1401836060                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034915                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022183                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.034915                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022183                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 76473.763290                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62678.752884                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 76473.763290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62678.752884                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5143720                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         8873                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             71376                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              56                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.065120                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   158.446429                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2007639                       # number of writebacks
system.cpu.dcache.writebacks::total           2007639                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     17624603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     17624603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     17624603                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     17624603                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7863353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7863353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7863353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7863353                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 583183006383                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 583183006383                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 583183006383                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 583183006383                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010772                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005609                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010772                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005609                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 74164.673312                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74164.673312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 74164.673312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74164.673312                       # average overall mshr miss latency
system.cpu.dcache.replacements               13483201                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402277453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    362162538                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       764439991                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5247261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     25337769                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      30585030                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1940936084745                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1940936084745                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    387500307                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    795025021                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065388                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76602.485592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63460.329604                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     17540758                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     17540758                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7797011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7797011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 580885494009                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 580885494009                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.020121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009807                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 74501.048416                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74501.048416                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263944568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    342353883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      606298451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       362401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       150187                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       512588                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8223829147                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8223829147                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    342504070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    606811039                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 54757.263591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16043.741069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        83845                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        83845                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        66342                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        66342                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2297512374                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2297512374                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 34631.340237                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34631.340237                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     11072500                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     17000308                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         7200                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        12134                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    178315038                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    178315038                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     11079700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     17012442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000650                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000713                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 24765.977500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14695.486896                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data         1690                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         1690                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         5510                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5510                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data    149560386                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    149560386                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000497                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000324                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 27143.445735                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27143.445735                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     11079522                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     17012264                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     11079522                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     17012264                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1418234471                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13483457                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.183298                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.931281                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   128.068033                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.499732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.500266                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       45961027969                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      45961027969                       # Number of data accesses

---------- End Simulation Statistics   ----------
