<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\impl\gwsynthesis\epaper_spi_3.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\epaper_spi_3.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Apr 27 22:33:45 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>475</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>360</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>127.354(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.148</td>
<td>init_addr_5_s1/Q</td>
<td>spi_data_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.817</td>
</tr>
<tr>
<td>2</td>
<td>2.148</td>
<td>init_addr_5_s1/Q</td>
<td>spi_data_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.817</td>
</tr>
<tr>
<td>3</td>
<td>2.166</td>
<td>counter_18_s1/Q</td>
<td>state_0_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.799</td>
</tr>
<tr>
<td>4</td>
<td>2.364</td>
<td>init_addr_5_s1/Q</td>
<td>spi_data_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.601</td>
</tr>
<tr>
<td>5</td>
<td>2.364</td>
<td>init_addr_5_s1/Q</td>
<td>spi_data_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.601</td>
</tr>
<tr>
<td>6</td>
<td>2.745</td>
<td>counter_18_s1/Q</td>
<td>state_1_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.220</td>
</tr>
<tr>
<td>7</td>
<td>2.805</td>
<td>counter_18_s1/Q</td>
<td>counter_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.160</td>
</tr>
<tr>
<td>8</td>
<td>2.931</td>
<td>counter_1_s1/Q</td>
<td>counter_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.034</td>
</tr>
<tr>
<td>9</td>
<td>2.933</td>
<td>init_addr_5_s1/Q</td>
<td>spi_data_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.032</td>
</tr>
<tr>
<td>10</td>
<td>3.068</td>
<td>counter_1_s1/Q</td>
<td>counter_18_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.897</td>
</tr>
<tr>
<td>11</td>
<td>3.145</td>
<td>init_addr_5_s1/Q</td>
<td>spi_data_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.820</td>
</tr>
<tr>
<td>12</td>
<td>3.182</td>
<td>counter_18_s1/Q</td>
<td>counter_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.783</td>
</tr>
<tr>
<td>13</td>
<td>3.249</td>
<td>counter_18_s1/Q</td>
<td>counter_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.716</td>
</tr>
<tr>
<td>14</td>
<td>3.279</td>
<td>counter_28_s1/Q</td>
<td>counter_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.686</td>
</tr>
<tr>
<td>15</td>
<td>3.332</td>
<td>counter_28_s1/Q</td>
<td>counter_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.633</td>
</tr>
<tr>
<td>16</td>
<td>3.339</td>
<td>counter_1_s1/Q</td>
<td>counter_25_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.626</td>
</tr>
<tr>
<td>17</td>
<td>3.369</td>
<td>counter_18_s1/Q</td>
<td>counter_11_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.596</td>
</tr>
<tr>
<td>18</td>
<td>3.427</td>
<td>counter_18_s1/Q</td>
<td>counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.538</td>
</tr>
<tr>
<td>19</td>
<td>3.456</td>
<td>counter_1_s1/Q</td>
<td>counter_24_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.509</td>
</tr>
<tr>
<td>20</td>
<td>3.456</td>
<td>counter_18_s1/Q</td>
<td>counter_9_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.509</td>
</tr>
<tr>
<td>21</td>
<td>3.476</td>
<td>counter_1_s1/Q</td>
<td>counter_30_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.489</td>
</tr>
<tr>
<td>22</td>
<td>3.482</td>
<td>counter_28_s1/Q</td>
<td>counter_10_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.483</td>
</tr>
<tr>
<td>23</td>
<td>3.506</td>
<td>counter_18_s1/Q</td>
<td>counter_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.459</td>
</tr>
<tr>
<td>24</td>
<td>3.511</td>
<td>counter_28_s1/Q</td>
<td>counter_21_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.454</td>
</tr>
<tr>
<td>25</td>
<td>3.560</td>
<td>counter_1_s1/Q</td>
<td>counter_17_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.405</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>busy_wait_inst/counter_6_s1/Q</td>
<td>busy_wait_inst/counter_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>busy_wait_inst/counter_20_s1/Q</td>
<td>busy_wait_inst/counter_20_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>busy_wait_inst/counter_25_s1/Q</td>
<td>busy_wait_inst/counter_25_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>init_step_2_s1/Q</td>
<td>init_step_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>init_step_31_s1/Q</td>
<td>init_step_31_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>data_counter_1_s1/Q</td>
<td>data_counter_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>data_counter_3_s1/Q</td>
<td>data_counter_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>data_counter_14_s1/Q</td>
<td>data_counter_14_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>spi_data_6_s0/Q</td>
<td>spi_data_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.427</td>
<td>busy_wait_inst/counter_4_s1/Q</td>
<td>busy_wait_inst/counter_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>11</td>
<td>0.427</td>
<td>busy_wait_inst/counter_17_s1/Q</td>
<td>busy_wait_inst/counter_17_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>sclk_s4/Q</td>
<td>sclk_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>counter_24_s1/Q</td>
<td>counter_24_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>data_counter_11_s1/Q</td>
<td>data_counter_11_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>data_counter_12_s1/Q</td>
<td>data_counter_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.428</td>
<td>busy_wait_inst/counter_24_s1/Q</td>
<td>busy_wait_inst/counter_24_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>busy_wait_inst/counter_27_s1/Q</td>
<td>busy_wait_inst/counter_27_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>busy_wait_inst/counter_29_s1/Q</td>
<td>busy_wait_inst/counter_29_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>19</td>
<td>0.428</td>
<td>counter_28_s1/Q</td>
<td>counter_28_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>20</td>
<td>0.428</td>
<td>state_1_s1/Q</td>
<td>state_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>21</td>
<td>0.428</td>
<td>clear_step_0_s1/Q</td>
<td>clear_step_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>22</td>
<td>0.428</td>
<td>clear_step_2_s1/Q</td>
<td>clear_step_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>23</td>
<td>0.428</td>
<td>data_counter_5_s1/Q</td>
<td>data_counter_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>24</td>
<td>0.428</td>
<td>data_counter_10_s1/Q</td>
<td>data_counter_10_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>25</td>
<td>0.429</td>
<td>counter_21_s1/Q</td>
<td>counter_21_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_start_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>wait_busy_start_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_data_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_data_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>bit_count_0_s1</td>
</tr>
<tr>
<td>6</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>data_counter_8_s1</td>
</tr>
<tr>
<td>7</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>counter_21_s1</td>
</tr>
<tr>
<td>8</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>counter_22_s1</td>
</tr>
<tr>
<td>9</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>data_counter_9_s1</td>
</tr>
<tr>
<td>10</td>
<td>1.123</td>
<td>2.123</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>counter_23_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>init_addr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C33[0][B]</td>
<td>init_addr_5_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R40C33[0][B]</td>
<td style=" font-weight:bold;">init_addr_5_s1/Q</td>
</tr>
<tr>
<td>7.301</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C32[0][A]</td>
<td>init_rom/init_command_4_s1/I0</td>
</tr>
<tr>
<td>7.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C32[0][A]</td>
<td style=" background: #97FFFF;">init_rom/init_command_4_s1/F</td>
</tr>
<tr>
<td>8.472</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td>n2689_s20/I3</td>
</tr>
<tr>
<td>9.027</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R39C37[1][A]</td>
<td style=" background: #97FFFF;">n2689_s20/F</td>
</tr>
<tr>
<td>9.724</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>counter_31_s5/I1</td>
</tr>
<tr>
<td>10.241</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C27[0][B]</td>
<td style=" background: #97FFFF;">counter_31_s5/F</td>
</tr>
<tr>
<td>10.934</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C34[2][A]</td>
<td>spi_data_4_s7/I3</td>
</tr>
<tr>
<td>11.451</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C34[2][A]</td>
<td style=" background: #97FFFF;">spi_data_4_s7/F</td>
</tr>
<tr>
<td>11.869</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td>spi_data_4_s5/I2</td>
</tr>
<tr>
<td>12.424</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C33[1][A]</td>
<td style=" background: #97FFFF;">spi_data_4_s5/F</td>
</tr>
<tr>
<td>12.991</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C32[2][B]</td>
<td>spi_data_5_s5/I3</td>
</tr>
<tr>
<td>13.561</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R40C32[2][B]</td>
<td style=" background: #97FFFF;">spi_data_5_s5/F</td>
</tr>
<tr>
<td>14.461</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[2][A]</td>
<td style=" font-weight:bold;">spi_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[2][A]</td>
<td>spi_data_3_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C37[2][A]</td>
<td>spi_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.167, 40.513%; route: 4.418, 56.519%; tC2Q: 0.232, 2.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>init_addr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C33[0][B]</td>
<td>init_addr_5_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R40C33[0][B]</td>
<td style=" font-weight:bold;">init_addr_5_s1/Q</td>
</tr>
<tr>
<td>7.301</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C32[0][A]</td>
<td>init_rom/init_command_4_s1/I0</td>
</tr>
<tr>
<td>7.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C32[0][A]</td>
<td style=" background: #97FFFF;">init_rom/init_command_4_s1/F</td>
</tr>
<tr>
<td>8.472</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td>n2689_s20/I3</td>
</tr>
<tr>
<td>9.027</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R39C37[1][A]</td>
<td style=" background: #97FFFF;">n2689_s20/F</td>
</tr>
<tr>
<td>9.724</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>counter_31_s5/I1</td>
</tr>
<tr>
<td>10.241</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C27[0][B]</td>
<td style=" background: #97FFFF;">counter_31_s5/F</td>
</tr>
<tr>
<td>10.934</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C34[2][A]</td>
<td>spi_data_4_s7/I3</td>
</tr>
<tr>
<td>11.451</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C34[2][A]</td>
<td style=" background: #97FFFF;">spi_data_4_s7/F</td>
</tr>
<tr>
<td>11.869</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td>spi_data_4_s5/I2</td>
</tr>
<tr>
<td>12.424</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C33[1][A]</td>
<td style=" background: #97FFFF;">spi_data_4_s5/F</td>
</tr>
<tr>
<td>12.991</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C32[2][B]</td>
<td>spi_data_5_s5/I3</td>
</tr>
<tr>
<td>13.561</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R40C32[2][B]</td>
<td style=" background: #97FFFF;">spi_data_5_s5/F</td>
</tr>
<tr>
<td>14.461</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td style=" font-weight:bold;">spi_data_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>spi_data_5_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>spi_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.167, 40.513%; route: 4.418, 56.519%; tC2Q: 0.232, 2.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>counter_18_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R39C18[0][B]</td>
<td style=" font-weight:bold;">counter_18_s1/Q</td>
</tr>
<tr>
<td>7.288</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td>n2600_s38/I2</td>
</tr>
<tr>
<td>7.843</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td style=" background: #97FFFF;">n2600_s38/F</td>
</tr>
<tr>
<td>8.240</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[2][A]</td>
<td>n2600_s30/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R41C20[2][A]</td>
<td style=" background: #97FFFF;">n2600_s30/F</td>
</tr>
<tr>
<td>9.391</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>n2600_s27/I2</td>
</tr>
<tr>
<td>9.762</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">n2600_s27/F</td>
</tr>
<tr>
<td>10.919</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C32[3][B]</td>
<td>n2599_s13/I1</td>
</tr>
<tr>
<td>11.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C32[3][B]</td>
<td style=" background: #97FFFF;">n2599_s13/F</td>
</tr>
<tr>
<td>12.444</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td>state_0_s7/I0</td>
</tr>
<tr>
<td>12.897</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C27[0][A]</td>
<td style=" background: #97FFFF;">state_0_s7/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[3][A]</td>
<td>state_0_s3/I3</td>
</tr>
<tr>
<td>13.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C25[3][A]</td>
<td style=" background: #97FFFF;">state_0_s3/F</td>
</tr>
<tr>
<td>14.443</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" font-weight:bold;">state_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>state_0_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.676, 34.311%; route: 4.891, 62.714%; tC2Q: 0.232, 2.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>init_addr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C33[0][B]</td>
<td>init_addr_5_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R40C33[0][B]</td>
<td style=" font-weight:bold;">init_addr_5_s1/Q</td>
</tr>
<tr>
<td>7.301</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C32[0][A]</td>
<td>init_rom/init_command_4_s1/I0</td>
</tr>
<tr>
<td>7.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C32[0][A]</td>
<td style=" background: #97FFFF;">init_rom/init_command_4_s1/F</td>
</tr>
<tr>
<td>8.472</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td>n2689_s20/I3</td>
</tr>
<tr>
<td>9.027</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R39C37[1][A]</td>
<td style=" background: #97FFFF;">n2689_s20/F</td>
</tr>
<tr>
<td>9.724</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>counter_31_s5/I1</td>
</tr>
<tr>
<td>10.241</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C27[0][B]</td>
<td style=" background: #97FFFF;">counter_31_s5/F</td>
</tr>
<tr>
<td>10.934</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C34[2][A]</td>
<td>spi_data_4_s7/I3</td>
</tr>
<tr>
<td>11.451</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C34[2][A]</td>
<td style=" background: #97FFFF;">spi_data_4_s7/F</td>
</tr>
<tr>
<td>11.869</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td>spi_data_4_s5/I2</td>
</tr>
<tr>
<td>12.424</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C33[1][A]</td>
<td style=" background: #97FFFF;">spi_data_4_s5/F</td>
</tr>
<tr>
<td>12.991</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C32[2][B]</td>
<td>spi_data_5_s5/I3</td>
</tr>
<tr>
<td>13.561</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R40C32[2][B]</td>
<td style=" background: #97FFFF;">spi_data_5_s5/F</td>
</tr>
<tr>
<td>14.245</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" font-weight:bold;">spi_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td>spi_data_1_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C34[0][A]</td>
<td>spi_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.167, 41.663%; route: 4.202, 55.285%; tC2Q: 0.232, 3.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>init_addr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C33[0][B]</td>
<td>init_addr_5_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R40C33[0][B]</td>
<td style=" font-weight:bold;">init_addr_5_s1/Q</td>
</tr>
<tr>
<td>7.301</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C32[0][A]</td>
<td>init_rom/init_command_4_s1/I0</td>
</tr>
<tr>
<td>7.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C32[0][A]</td>
<td style=" background: #97FFFF;">init_rom/init_command_4_s1/F</td>
</tr>
<tr>
<td>8.472</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td>n2689_s20/I3</td>
</tr>
<tr>
<td>9.027</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R39C37[1][A]</td>
<td style=" background: #97FFFF;">n2689_s20/F</td>
</tr>
<tr>
<td>9.724</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>counter_31_s5/I1</td>
</tr>
<tr>
<td>10.241</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C27[0][B]</td>
<td style=" background: #97FFFF;">counter_31_s5/F</td>
</tr>
<tr>
<td>10.934</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C34[2][A]</td>
<td>spi_data_4_s7/I3</td>
</tr>
<tr>
<td>11.451</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C34[2][A]</td>
<td style=" background: #97FFFF;">spi_data_4_s7/F</td>
</tr>
<tr>
<td>11.869</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td>spi_data_4_s5/I2</td>
</tr>
<tr>
<td>12.424</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C33[1][A]</td>
<td style=" background: #97FFFF;">spi_data_4_s5/F</td>
</tr>
<tr>
<td>12.991</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C32[2][B]</td>
<td>spi_data_5_s5/I3</td>
</tr>
<tr>
<td>13.561</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R40C32[2][B]</td>
<td style=" background: #97FFFF;">spi_data_5_s5/F</td>
</tr>
<tr>
<td>14.245</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" font-weight:bold;">spi_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td>spi_data_2_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C34[0][B]</td>
<td>spi_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.167, 41.663%; route: 4.202, 55.285%; tC2Q: 0.232, 3.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>counter_18_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R39C18[0][B]</td>
<td style=" font-weight:bold;">counter_18_s1/Q</td>
</tr>
<tr>
<td>7.288</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td>n2600_s38/I2</td>
</tr>
<tr>
<td>7.843</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td style=" background: #97FFFF;">n2600_s38/F</td>
</tr>
<tr>
<td>8.240</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[2][A]</td>
<td>n2600_s30/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R41C20[2][A]</td>
<td style=" background: #97FFFF;">n2600_s30/F</td>
</tr>
<tr>
<td>9.391</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>n2600_s27/I2</td>
</tr>
<tr>
<td>9.762</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">n2600_s27/F</td>
</tr>
<tr>
<td>10.919</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C32[3][B]</td>
<td>n2599_s13/I1</td>
</tr>
<tr>
<td>11.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C32[3][B]</td>
<td style=" background: #97FFFF;">n2599_s13/F</td>
</tr>
<tr>
<td>12.444</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td>state_0_s7/I0</td>
</tr>
<tr>
<td>12.897</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C27[0][A]</td>
<td style=" background: #97FFFF;">state_0_s7/F</td>
</tr>
<tr>
<td>13.393</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[2][A]</td>
<td>state_1_s5/I1</td>
</tr>
<tr>
<td>13.720</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C25[2][A]</td>
<td style=" background: #97FFFF;">state_1_s5/F</td>
</tr>
<tr>
<td>13.864</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[0][A]</td>
<td style=" font-weight:bold;">state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[0][A]</td>
<td>state_1_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C25[0][A]</td>
<td>state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.676, 37.064%; route: 4.312, 59.723%; tC2Q: 0.232, 3.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>counter_18_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R39C18[0][B]</td>
<td style=" font-weight:bold;">counter_18_s1/Q</td>
</tr>
<tr>
<td>7.288</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td>n2600_s38/I2</td>
</tr>
<tr>
<td>7.843</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td style=" background: #97FFFF;">n2600_s38/F</td>
</tr>
<tr>
<td>8.240</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[2][A]</td>
<td>n2600_s30/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R41C20[2][A]</td>
<td style=" background: #97FFFF;">n2600_s30/F</td>
</tr>
<tr>
<td>9.121</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>n2602_s19/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">n2602_s19/F</td>
</tr>
<tr>
<td>10.122</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[0][A]</td>
<td>n2689_s16/I3</td>
</tr>
<tr>
<td>10.639</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R41C14[0][A]</td>
<td style=" background: #97FFFF;">n2689_s16/F</td>
</tr>
<tr>
<td>11.079</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n2633_s28/I1</td>
</tr>
<tr>
<td>11.450</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n2633_s28/F</td>
</tr>
<tr>
<td>11.882</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[3][A]</td>
<td>n2627_s31/I3</td>
</tr>
<tr>
<td>12.335</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[3][A]</td>
<td style=" background: #97FFFF;">n2627_s31/F</td>
</tr>
<tr>
<td>12.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[3][A]</td>
<td>n2627_s20/I0</td>
</tr>
<tr>
<td>12.438</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[3][A]</td>
<td style=" background: #97FFFF;">n2627_s20/O</td>
</tr>
<tr>
<td>13.342</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td>n2627_s29/I2</td>
</tr>
<tr>
<td>13.804</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" background: #97FFFF;">n2627_s29/F</td>
</tr>
<tr>
<td>13.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td style=" font-weight:bold;">counter_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[0][A]</td>
<td>counter_7_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C14[0][A]</td>
<td>counter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.469, 48.449%; route: 3.459, 48.310%; tC2Q: 0.232, 3.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][B]</td>
<td>counter_1_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R42C26[2][B]</td>
<td style=" font-weight:bold;">counter_1_s1/Q</td>
</tr>
<tr>
<td>7.568</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td>n2631_s25/I1</td>
</tr>
<tr>
<td>8.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R40C23[2][B]</td>
<td style=" background: #97FFFF;">n2631_s25/F</td>
</tr>
<tr>
<td>8.582</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td>n2628_s27/I0</td>
</tr>
<tr>
<td>9.035</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">n2628_s27/F</td>
</tr>
<tr>
<td>9.624</td>
<td>0.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C15[0][A]</td>
<td>n2627_s25/I1</td>
</tr>
<tr>
<td>9.995</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C15[0][A]</td>
<td style=" background: #97FFFF;">n2627_s25/F</td>
</tr>
<tr>
<td>9.999</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C15[0][B]</td>
<td>n2624_s27/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R40C15[0][B]</td>
<td style=" background: #97FFFF;">n2624_s27/F</td>
</tr>
<tr>
<td>10.554</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td>n2622_s24/I2</td>
</tr>
<tr>
<td>10.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C16[0][A]</td>
<td style=" background: #97FFFF;">n2622_s24/F</td>
</tr>
<tr>
<td>11.590</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[3][B]</td>
<td>n2622_s22/I2</td>
</tr>
<tr>
<td>12.145</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C21[3][B]</td>
<td style=" background: #97FFFF;">n2622_s22/F</td>
</tr>
<tr>
<td>12.558</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[0][B]</td>
<td>n2622_s34/I2</td>
</tr>
<tr>
<td>13.107</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C22[0][B]</td>
<td style=" background: #97FFFF;">n2622_s34/F</td>
</tr>
<tr>
<td>13.108</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[0][A]</td>
<td>n2622_s32/I0</td>
</tr>
<tr>
<td>13.678</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C22[0][A]</td>
<td style=" background: #97FFFF;">n2622_s32/F</td>
</tr>
<tr>
<td>13.678</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[0][A]</td>
<td style=" font-weight:bold;">counter_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[0][A]</td>
<td>counter_12_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C22[0][A]</td>
<td>counter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 53.951%; route: 3.007, 42.751%; tC2Q: 0.232, 3.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>init_addr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C33[0][B]</td>
<td>init_addr_5_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R40C33[0][B]</td>
<td style=" font-weight:bold;">init_addr_5_s1/Q</td>
</tr>
<tr>
<td>7.301</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C32[0][A]</td>
<td>init_rom/init_command_4_s1/I0</td>
</tr>
<tr>
<td>7.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C32[0][A]</td>
<td style=" background: #97FFFF;">init_rom/init_command_4_s1/F</td>
</tr>
<tr>
<td>8.472</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td>n2689_s20/I3</td>
</tr>
<tr>
<td>9.027</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R39C37[1][A]</td>
<td style=" background: #97FFFF;">n2689_s20/F</td>
</tr>
<tr>
<td>9.724</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>counter_31_s5/I1</td>
</tr>
<tr>
<td>10.241</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C27[0][B]</td>
<td style=" background: #97FFFF;">counter_31_s5/F</td>
</tr>
<tr>
<td>10.934</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C34[2][A]</td>
<td>spi_data_4_s7/I3</td>
</tr>
<tr>
<td>11.451</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C34[2][A]</td>
<td style=" background: #97FFFF;">spi_data_4_s7/F</td>
</tr>
<tr>
<td>11.869</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td>spi_data_4_s5/I2</td>
</tr>
<tr>
<td>12.424</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C33[1][A]</td>
<td style=" background: #97FFFF;">spi_data_4_s5/F</td>
</tr>
<tr>
<td>12.991</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C32[1][B]</td>
<td>spi_data_7_s7/I3</td>
</tr>
<tr>
<td>13.318</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C32[1][B]</td>
<td style=" background: #97FFFF;">spi_data_7_s7/F</td>
</tr>
<tr>
<td>13.676</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td style=" font-weight:bold;">spi_data_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td>spi_data_7_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C30[0][A]</td>
<td>spi_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.924, 41.582%; route: 3.876, 55.119%; tC2Q: 0.232, 3.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][B]</td>
<td>counter_1_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R42C26[2][B]</td>
<td style=" font-weight:bold;">counter_1_s1/Q</td>
</tr>
<tr>
<td>7.568</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td>n2631_s25/I1</td>
</tr>
<tr>
<td>8.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R40C23[2][B]</td>
<td style=" background: #97FFFF;">n2631_s25/F</td>
</tr>
<tr>
<td>8.582</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td>n2628_s27/I0</td>
</tr>
<tr>
<td>9.035</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">n2628_s27/F</td>
</tr>
<tr>
<td>9.709</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[3][B]</td>
<td>n2621_s24/I3</td>
</tr>
<tr>
<td>10.080</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R41C17[3][B]</td>
<td style=" background: #97FFFF;">n2621_s24/F</td>
</tr>
<tr>
<td>10.594</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[3][B]</td>
<td>n2618_s26/I3</td>
</tr>
<tr>
<td>11.143</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R39C19[3][B]</td>
<td style=" background: #97FFFF;">n2618_s26/F</td>
</tr>
<tr>
<td>11.146</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[2][B]</td>
<td>n2617_s24/I1</td>
</tr>
<tr>
<td>11.663</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C19[2][B]</td>
<td style=" background: #97FFFF;">n2617_s24/F</td>
</tr>
<tr>
<td>12.066</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[2][B]</td>
<td>n2616_s22/I1</td>
</tr>
<tr>
<td>12.528</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C18[2][B]</td>
<td style=" background: #97FFFF;">n2616_s22/F</td>
</tr>
<tr>
<td>12.529</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[3][A]</td>
<td>n2616_s26/I2</td>
</tr>
<tr>
<td>13.078</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C18[3][A]</td>
<td style=" background: #97FFFF;">n2616_s26/F</td>
</tr>
<tr>
<td>13.079</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>n2616_s24/I0</td>
</tr>
<tr>
<td>13.541</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td style=" background: #97FFFF;">n2616_s24/F</td>
</tr>
<tr>
<td>13.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td style=" font-weight:bold;">counter_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>counter_18_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>counter_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 56.805%; route: 2.747, 39.832%; tC2Q: 0.232, 3.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>init_addr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C33[0][B]</td>
<td>init_addr_5_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R40C33[0][B]</td>
<td style=" font-weight:bold;">init_addr_5_s1/Q</td>
</tr>
<tr>
<td>7.301</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C32[0][A]</td>
<td>init_rom/init_command_4_s1/I0</td>
</tr>
<tr>
<td>7.754</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C32[0][A]</td>
<td style=" background: #97FFFF;">init_rom/init_command_4_s1/F</td>
</tr>
<tr>
<td>8.472</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td>n2689_s20/I3</td>
</tr>
<tr>
<td>9.027</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R39C37[1][A]</td>
<td style=" background: #97FFFF;">n2689_s20/F</td>
</tr>
<tr>
<td>9.724</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>counter_31_s5/I1</td>
</tr>
<tr>
<td>10.241</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C27[0][B]</td>
<td style=" background: #97FFFF;">counter_31_s5/F</td>
</tr>
<tr>
<td>10.934</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C34[2][A]</td>
<td>spi_data_4_s7/I3</td>
</tr>
<tr>
<td>11.451</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C34[2][A]</td>
<td style=" background: #97FFFF;">spi_data_4_s7/F</td>
</tr>
<tr>
<td>11.869</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C33[1][A]</td>
<td>spi_data_4_s5/I2</td>
</tr>
<tr>
<td>12.424</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C33[1][A]</td>
<td style=" background: #97FFFF;">spi_data_4_s5/F</td>
</tr>
<tr>
<td>12.991</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C32[1][B]</td>
<td>spi_data_7_s7/I3</td>
</tr>
<tr>
<td>13.318</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R39C32[1][B]</td>
<td style=" background: #97FFFF;">spi_data_7_s7/F</td>
</tr>
<tr>
<td>13.464</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[0][A]</td>
<td style=" font-weight:bold;">spi_data_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[0][A]</td>
<td>spi_data_6_s0/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C32[0][A]</td>
<td>spi_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.924, 42.874%; route: 3.664, 53.724%; tC2Q: 0.232, 3.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>counter_18_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R39C18[0][B]</td>
<td style=" font-weight:bold;">counter_18_s1/Q</td>
</tr>
<tr>
<td>7.288</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td>n2600_s38/I2</td>
</tr>
<tr>
<td>7.843</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td style=" background: #97FFFF;">n2600_s38/F</td>
</tr>
<tr>
<td>8.240</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[2][A]</td>
<td>n2600_s30/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R41C20[2][A]</td>
<td style=" background: #97FFFF;">n2600_s30/F</td>
</tr>
<tr>
<td>9.121</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>n2602_s19/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">n2602_s19/F</td>
</tr>
<tr>
<td>10.122</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[0][A]</td>
<td>n2689_s16/I3</td>
</tr>
<tr>
<td>10.639</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R41C14[0][A]</td>
<td style=" background: #97FFFF;">n2689_s16/F</td>
</tr>
<tr>
<td>11.079</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n2633_s28/I1</td>
</tr>
<tr>
<td>11.450</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n2633_s28/F</td>
</tr>
<tr>
<td>12.660</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[3][A]</td>
<td>n2632_s33/I3</td>
</tr>
<tr>
<td>13.209</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C27[3][A]</td>
<td style=" background: #97FFFF;">n2632_s33/F</td>
</tr>
<tr>
<td>13.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[3][A]</td>
<td>n2632_s31/I0</td>
</tr>
<tr>
<td>13.314</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C27[3][A]</td>
<td style=" background: #97FFFF;">n2632_s31/O</td>
</tr>
<tr>
<td>13.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[2][B]</td>
<td>n2632_s19/I0</td>
</tr>
<tr>
<td>13.419</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C27[2][B]</td>
<td style=" background: #97FFFF;">n2632_s19/O</td>
</tr>
<tr>
<td>13.427</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[2][B]</td>
<td style=" font-weight:bold;">counter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[2][B]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C27[2][B]</td>
<td>counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.210, 47.327%; route: 3.341, 49.252%; tC2Q: 0.232, 3.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>counter_18_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R39C18[0][B]</td>
<td style=" font-weight:bold;">counter_18_s1/Q</td>
</tr>
<tr>
<td>7.288</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td>n2600_s38/I2</td>
</tr>
<tr>
<td>7.843</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td style=" background: #97FFFF;">n2600_s38/F</td>
</tr>
<tr>
<td>8.240</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[2][A]</td>
<td>n2600_s30/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R41C20[2][A]</td>
<td style=" background: #97FFFF;">n2600_s30/F</td>
</tr>
<tr>
<td>9.391</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>n2600_s27/I2</td>
</tr>
<tr>
<td>9.762</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">n2600_s27/F</td>
</tr>
<tr>
<td>10.919</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C33[0][A]</td>
<td>n2632_s30/I3</td>
</tr>
<tr>
<td>11.290</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C33[0][A]</td>
<td style=" background: #97FFFF;">n2632_s30/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[0][B]</td>
<td>n2632_s26/I3</td>
</tr>
<tr>
<td>12.507</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C27[0][B]</td>
<td style=" background: #97FFFF;">n2632_s26/F</td>
</tr>
<tr>
<td>12.681</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][A]</td>
<td>n2633_s37/I0</td>
</tr>
<tr>
<td>13.143</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][A]</td>
<td style=" background: #97FFFF;">n2633_s37/F</td>
</tr>
<tr>
<td>13.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][A]</td>
<td>n2633_s34/I0</td>
</tr>
<tr>
<td>13.248</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][A]</td>
<td style=" background: #97FFFF;">n2633_s34/O</td>
</tr>
<tr>
<td>13.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][B]</td>
<td>n2633_s19/I1</td>
</tr>
<tr>
<td>13.353</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][B]</td>
<td style=" background: #97FFFF;">n2633_s19/O</td>
</tr>
<tr>
<td>13.360</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][B]</td>
<td style=" font-weight:bold;">counter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][B]</td>
<td>counter_1_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C26[2][B]</td>
<td>counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.971, 44.237%; route: 3.513, 52.309%; tC2Q: 0.232, 3.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>counter_28_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R42C24[0][A]</td>
<td style=" font-weight:bold;">counter_28_s1/Q</td>
</tr>
<tr>
<td>7.546</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[1][B]</td>
<td>n2600_s40/I1</td>
</tr>
<tr>
<td>7.917</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C21[1][B]</td>
<td style=" background: #97FFFF;">n2600_s40/F</td>
</tr>
<tr>
<td>8.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>n2602_s18/I0</td>
</tr>
<tr>
<td>8.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C23[0][A]</td>
<td style=" background: #97FFFF;">n2602_s18/F</td>
</tr>
<tr>
<td>9.263</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[1][B]</td>
<td>n2622_s27/I3</td>
</tr>
<tr>
<td>9.780</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R41C21[1][B]</td>
<td style=" background: #97FFFF;">n2622_s27/F</td>
</tr>
<tr>
<td>10.461</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[3][B]</td>
<td>n2634_s29/I2</td>
</tr>
<tr>
<td>10.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R40C17[3][B]</td>
<td style=" background: #97FFFF;">n2634_s29/F</td>
</tr>
<tr>
<td>11.382</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[3][B]</td>
<td>n2631_s30/I2</td>
</tr>
<tr>
<td>11.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C13[3][B]</td>
<td style=" background: #97FFFF;">n2631_s30/F</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[3][A]</td>
<td>n2631_s20/I1</td>
</tr>
<tr>
<td>11.856</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C13[3][A]</td>
<td style=" background: #97FFFF;">n2631_s20/O</td>
</tr>
<tr>
<td>12.760</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][A]</td>
<td>n2631_s27/I2</td>
</tr>
<tr>
<td>13.330</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C13[0][A]</td>
<td style=" background: #97FFFF;">n2631_s27/F</td>
</tr>
<tr>
<td>13.330</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C13[0][A]</td>
<td style=" font-weight:bold;">counter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C13[0][A]</td>
<td>counter_3_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C13[0][A]</td>
<td>counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.820, 42.178%; route: 3.634, 54.353%; tC2Q: 0.232, 3.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>counter_28_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R42C24[0][A]</td>
<td style=" font-weight:bold;">counter_28_s1/Q</td>
</tr>
<tr>
<td>7.546</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[1][B]</td>
<td>n2600_s40/I1</td>
</tr>
<tr>
<td>7.917</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C21[1][B]</td>
<td style=" background: #97FFFF;">n2600_s40/F</td>
</tr>
<tr>
<td>8.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>n2602_s18/I0</td>
</tr>
<tr>
<td>8.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C23[0][A]</td>
<td style=" background: #97FFFF;">n2602_s18/F</td>
</tr>
<tr>
<td>9.263</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[1][B]</td>
<td>n2622_s27/I3</td>
</tr>
<tr>
<td>9.780</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R41C21[1][B]</td>
<td style=" background: #97FFFF;">n2622_s27/F</td>
</tr>
<tr>
<td>10.461</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[3][B]</td>
<td>n2634_s29/I2</td>
</tr>
<tr>
<td>10.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R40C17[3][B]</td>
<td style=" background: #97FFFF;">n2634_s29/F</td>
</tr>
<tr>
<td>11.287</td>
<td>0.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][B]</td>
<td>n2628_s32/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][B]</td>
<td style=" background: #97FFFF;">n2628_s32/F</td>
</tr>
<tr>
<td>11.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n2628_s20/I1</td>
</tr>
<tr>
<td>11.761</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n2628_s20/O</td>
</tr>
<tr>
<td>12.815</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[0][A]</td>
<td>n2628_s29/I2</td>
</tr>
<tr>
<td>13.277</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C16[0][A]</td>
<td style=" background: #97FFFF;">n2628_s29/F</td>
</tr>
<tr>
<td>13.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[0][A]</td>
<td style=" font-weight:bold;">counter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[0][A]</td>
<td>counter_6_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C16[0][A]</td>
<td>counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.712, 40.887%; route: 3.689, 55.615%; tC2Q: 0.232, 3.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][B]</td>
<td>counter_1_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R42C26[2][B]</td>
<td style=" font-weight:bold;">counter_1_s1/Q</td>
</tr>
<tr>
<td>7.568</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td>n2631_s25/I1</td>
</tr>
<tr>
<td>8.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R40C23[2][B]</td>
<td style=" background: #97FFFF;">n2631_s25/F</td>
</tr>
<tr>
<td>8.582</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td>n2628_s27/I0</td>
</tr>
<tr>
<td>9.035</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">n2628_s27/F</td>
</tr>
<tr>
<td>9.709</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[3][B]</td>
<td>n2621_s24/I3</td>
</tr>
<tr>
<td>10.080</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R41C17[3][B]</td>
<td style=" background: #97FFFF;">n2621_s24/F</td>
</tr>
<tr>
<td>10.291</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[3][A]</td>
<td>n2610_s26/I2</td>
</tr>
<tr>
<td>10.846</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C18[3][A]</td>
<td style=" background: #97FFFF;">n2610_s26/F</td>
</tr>
<tr>
<td>11.269</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[2][B]</td>
<td>n2609_s22/I1</td>
</tr>
<tr>
<td>11.824</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C21[2][B]</td>
<td style=" background: #97FFFF;">n2609_s22/F</td>
</tr>
<tr>
<td>12.237</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[2][A]</td>
<td>n2609_s26/I2</td>
</tr>
<tr>
<td>12.807</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C22[2][A]</td>
<td style=" background: #97FFFF;">n2609_s26/F</td>
</tr>
<tr>
<td>12.808</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][B]</td>
<td>n2609_s24/I0</td>
</tr>
<tr>
<td>13.270</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][B]</td>
<td style=" background: #97FFFF;">n2609_s24/F</td>
</tr>
<tr>
<td>13.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][B]</td>
<td style=" font-weight:bold;">counter_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][B]</td>
<td>counter_25_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C22[0][B]</td>
<td>counter_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.521, 53.136%; route: 2.873, 43.362%; tC2Q: 0.232, 3.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>counter_18_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R39C18[0][B]</td>
<td style=" font-weight:bold;">counter_18_s1/Q</td>
</tr>
<tr>
<td>7.288</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td>n2600_s38/I2</td>
</tr>
<tr>
<td>7.843</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td style=" background: #97FFFF;">n2600_s38/F</td>
</tr>
<tr>
<td>8.240</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[2][A]</td>
<td>n2600_s30/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R41C20[2][A]</td>
<td style=" background: #97FFFF;">n2600_s30/F</td>
</tr>
<tr>
<td>9.121</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>n2602_s19/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">n2602_s19/F</td>
</tr>
<tr>
<td>10.122</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[0][A]</td>
<td>n2689_s16/I3</td>
</tr>
<tr>
<td>10.639</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R41C14[0][A]</td>
<td style=" background: #97FFFF;">n2689_s16/F</td>
</tr>
<tr>
<td>11.079</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n2633_s28/I1</td>
</tr>
<tr>
<td>11.450</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n2633_s28/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C15[3][A]</td>
<td>n2623_s27/I3</td>
</tr>
<tr>
<td>12.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C15[3][A]</td>
<td style=" background: #97FFFF;">n2623_s27/F</td>
</tr>
<tr>
<td>12.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C15[3][A]</td>
<td>n2623_s20/I0</td>
</tr>
<tr>
<td>12.616</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C15[3][A]</td>
<td style=" background: #97FFFF;">n2623_s20/O</td>
</tr>
<tr>
<td>12.869</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C15[0][A]</td>
<td>n2623_s25/I2</td>
</tr>
<tr>
<td>13.240</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C15[0][A]</td>
<td style=" background: #97FFFF;">n2623_s25/F</td>
</tr>
<tr>
<td>13.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C15[0][A]</td>
<td style=" font-weight:bold;">counter_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C15[0][A]</td>
<td>counter_11_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C15[0][A]</td>
<td>counter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.480, 52.757%; route: 2.884, 43.725%; tC2Q: 0.232, 3.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>counter_18_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R39C18[0][B]</td>
<td style=" font-weight:bold;">counter_18_s1/Q</td>
</tr>
<tr>
<td>7.288</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td>n2600_s38/I2</td>
</tr>
<tr>
<td>7.843</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td style=" background: #97FFFF;">n2600_s38/F</td>
</tr>
<tr>
<td>8.240</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[2][A]</td>
<td>n2600_s30/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R41C20[2][A]</td>
<td style=" background: #97FFFF;">n2600_s30/F</td>
</tr>
<tr>
<td>9.121</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>n2602_s19/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">n2602_s19/F</td>
</tr>
<tr>
<td>10.122</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[0][A]</td>
<td>n2689_s16/I3</td>
</tr>
<tr>
<td>10.639</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R41C14[0][A]</td>
<td style=" background: #97FFFF;">n2689_s16/F</td>
</tr>
<tr>
<td>11.079</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n2633_s28/I1</td>
</tr>
<tr>
<td>11.450</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n2633_s28/F</td>
</tr>
<tr>
<td>12.256</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C25[3][A]</td>
<td>n2634_s23/I0</td>
</tr>
<tr>
<td>12.718</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C25[3][A]</td>
<td style=" background: #97FFFF;">n2634_s23/F</td>
</tr>
<tr>
<td>12.720</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td>n2634_s20/I3</td>
</tr>
<tr>
<td>13.182</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td style=" background: #97FFFF;">n2634_s20/F</td>
</tr>
<tr>
<td>13.182</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td style=" font-weight:bold;">counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td>counter_0_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C25[0][A]</td>
<td>counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.375, 51.622%; route: 2.931, 44.829%; tC2Q: 0.232, 3.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][B]</td>
<td>counter_1_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R42C26[2][B]</td>
<td style=" font-weight:bold;">counter_1_s1/Q</td>
</tr>
<tr>
<td>7.568</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td>n2631_s25/I1</td>
</tr>
<tr>
<td>8.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R40C23[2][B]</td>
<td style=" background: #97FFFF;">n2631_s25/F</td>
</tr>
<tr>
<td>8.582</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td>n2628_s27/I0</td>
</tr>
<tr>
<td>9.035</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">n2628_s27/F</td>
</tr>
<tr>
<td>9.709</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[3][B]</td>
<td>n2621_s24/I3</td>
</tr>
<tr>
<td>10.080</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R41C17[3][B]</td>
<td style=" background: #97FFFF;">n2621_s24/F</td>
</tr>
<tr>
<td>10.291</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[3][A]</td>
<td>n2610_s26/I2</td>
</tr>
<tr>
<td>10.846</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C18[3][A]</td>
<td style=" background: #97FFFF;">n2610_s26/F</td>
</tr>
<tr>
<td>11.269</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[2][A]</td>
<td>n2610_s22/I1</td>
</tr>
<tr>
<td>11.839</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C21[2][A]</td>
<td style=" background: #97FFFF;">n2610_s22/F</td>
</tr>
<tr>
<td>12.011</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][B]</td>
<td>n2610_s29/I2</td>
</tr>
<tr>
<td>12.581</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][B]</td>
<td style=" background: #97FFFF;">n2610_s29/F</td>
</tr>
<tr>
<td>12.583</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>n2610_s27/I0</td>
</tr>
<tr>
<td>13.153</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td style=" background: #97FFFF;">n2610_s27/F</td>
</tr>
<tr>
<td>13.153</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td style=" font-weight:bold;">counter_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>counter_24_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>counter_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.644, 55.987%; route: 2.633, 40.449%; tC2Q: 0.232, 3.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>counter_18_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R39C18[0][B]</td>
<td style=" font-weight:bold;">counter_18_s1/Q</td>
</tr>
<tr>
<td>7.288</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td>n2600_s38/I2</td>
</tr>
<tr>
<td>7.843</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td style=" background: #97FFFF;">n2600_s38/F</td>
</tr>
<tr>
<td>8.240</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[2][A]</td>
<td>n2600_s30/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R41C20[2][A]</td>
<td style=" background: #97FFFF;">n2600_s30/F</td>
</tr>
<tr>
<td>9.121</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>n2602_s19/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">n2602_s19/F</td>
</tr>
<tr>
<td>10.122</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[0][A]</td>
<td>n2689_s16/I3</td>
</tr>
<tr>
<td>10.639</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R41C14[0][A]</td>
<td style=" background: #97FFFF;">n2689_s16/F</td>
</tr>
<tr>
<td>11.079</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n2633_s28/I1</td>
</tr>
<tr>
<td>11.450</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n2633_s28/F</td>
</tr>
<tr>
<td>11.882</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>n2625_s27/I3</td>
</tr>
<tr>
<td>12.335</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td style=" background: #97FFFF;">n2625_s27/F</td>
</tr>
<tr>
<td>12.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>n2625_s20/I0</td>
</tr>
<tr>
<td>12.438</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td style=" background: #97FFFF;">n2625_s20/O</td>
</tr>
<tr>
<td>12.691</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[0][B]</td>
<td>n2625_s25/I2</td>
</tr>
<tr>
<td>13.153</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C14[0][B]</td>
<td style=" background: #97FFFF;">n2625_s25/F</td>
</tr>
<tr>
<td>13.153</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14[0][B]</td>
<td style=" font-weight:bold;">counter_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14[0][B]</td>
<td>counter_9_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C14[0][B]</td>
<td>counter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.469, 53.299%; route: 2.808, 43.136%; tC2Q: 0.232, 3.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][B]</td>
<td>counter_1_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R42C26[2][B]</td>
<td style=" font-weight:bold;">counter_1_s1/Q</td>
</tr>
<tr>
<td>7.568</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td>n2631_s25/I1</td>
</tr>
<tr>
<td>8.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R40C23[2][B]</td>
<td style=" background: #97FFFF;">n2631_s25/F</td>
</tr>
<tr>
<td>8.582</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td>n2628_s27/I0</td>
</tr>
<tr>
<td>9.035</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">n2628_s27/F</td>
</tr>
<tr>
<td>9.709</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[3][B]</td>
<td>n2621_s24/I3</td>
</tr>
<tr>
<td>10.080</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R41C17[3][B]</td>
<td style=" background: #97FFFF;">n2621_s24/F</td>
</tr>
<tr>
<td>10.352</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C19[1][B]</td>
<td>n2608_s23/I3</td>
</tr>
<tr>
<td>10.869</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R41C19[1][B]</td>
<td style=" background: #97FFFF;">n2608_s23/F</td>
</tr>
<tr>
<td>11.549</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24[3][A]</td>
<td>n2604_s23/I2</td>
</tr>
<tr>
<td>12.119</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C24[3][A]</td>
<td style=" background: #97FFFF;">n2604_s23/F</td>
</tr>
<tr>
<td>12.120</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[3][B]</td>
<td>n2604_s22/I1</td>
</tr>
<tr>
<td>12.582</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C24[3][B]</td>
<td style=" background: #97FFFF;">n2604_s22/F</td>
</tr>
<tr>
<td>12.584</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][A]</td>
<td>n2604_s27/I3</td>
</tr>
<tr>
<td>13.133</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][A]</td>
<td style=" background: #97FFFF;">n2604_s27/F</td>
</tr>
<tr>
<td>13.133</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][A]</td>
<td style=" font-weight:bold;">counter_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][A]</td>
<td>counter_30_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C24[1][A]</td>
<td>counter_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.477, 53.585%; route: 2.780, 42.839%; tC2Q: 0.232, 3.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>counter_28_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R42C24[0][A]</td>
<td style=" font-weight:bold;">counter_28_s1/Q</td>
</tr>
<tr>
<td>7.546</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[1][B]</td>
<td>n2600_s40/I1</td>
</tr>
<tr>
<td>7.917</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C21[1][B]</td>
<td style=" background: #97FFFF;">n2600_s40/F</td>
</tr>
<tr>
<td>8.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>n2602_s18/I0</td>
</tr>
<tr>
<td>8.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C23[0][A]</td>
<td style=" background: #97FFFF;">n2602_s18/F</td>
</tr>
<tr>
<td>9.263</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[1][B]</td>
<td>n2622_s27/I3</td>
</tr>
<tr>
<td>9.780</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R41C21[1][B]</td>
<td style=" background: #97FFFF;">n2622_s27/F</td>
</tr>
<tr>
<td>10.461</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[3][B]</td>
<td>n2634_s29/I2</td>
</tr>
<tr>
<td>10.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R40C17[3][B]</td>
<td style=" background: #97FFFF;">n2634_s29/F</td>
</tr>
<tr>
<td>11.287</td>
<td>0.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[3][B]</td>
<td>n2624_s32/I2</td>
</tr>
<tr>
<td>11.658</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[3][B]</td>
<td style=" background: #97FFFF;">n2624_s32/F</td>
</tr>
<tr>
<td>11.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[3][A]</td>
<td>n2624_s20/I1</td>
</tr>
<tr>
<td>11.761</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[3][A]</td>
<td style=" background: #97FFFF;">n2624_s20/O</td>
</tr>
<tr>
<td>12.665</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[0][B]</td>
<td>n2624_s29/I2</td>
</tr>
<tr>
<td>13.127</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C16[0][B]</td>
<td style=" background: #97FFFF;">n2624_s29/F</td>
</tr>
<tr>
<td>13.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[0][B]</td>
<td style=" font-weight:bold;">counter_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[0][B]</td>
<td>counter_10_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C16[0][B]</td>
<td>counter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.712, 41.832%; route: 3.539, 54.589%; tC2Q: 0.232, 3.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][B]</td>
<td>counter_18_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R39C18[0][B]</td>
<td style=" font-weight:bold;">counter_18_s1/Q</td>
</tr>
<tr>
<td>7.288</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td>n2600_s38/I2</td>
</tr>
<tr>
<td>7.843</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td style=" background: #97FFFF;">n2600_s38/F</td>
</tr>
<tr>
<td>8.240</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[2][A]</td>
<td>n2600_s30/I2</td>
</tr>
<tr>
<td>8.693</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R41C20[2][A]</td>
<td style=" background: #97FFFF;">n2600_s30/F</td>
</tr>
<tr>
<td>9.121</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>n2602_s19/I0</td>
</tr>
<tr>
<td>9.676</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">n2602_s19/F</td>
</tr>
<tr>
<td>10.122</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[0][A]</td>
<td>n2689_s16/I3</td>
</tr>
<tr>
<td>10.639</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R41C14[0][A]</td>
<td style=" background: #97FFFF;">n2689_s16/F</td>
</tr>
<tr>
<td>11.079</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>n2629_s31/I1</td>
</tr>
<tr>
<td>11.634</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">n2629_s31/F</td>
</tr>
<tr>
<td>11.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td>n2629_s20/I0</td>
</tr>
<tr>
<td>11.737</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[3][A]</td>
<td style=" background: #97FFFF;">n2629_s20/O</td>
</tr>
<tr>
<td>12.641</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][B]</td>
<td>n2629_s27/I2</td>
</tr>
<tr>
<td>13.103</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C14[0][B]</td>
<td style=" background: #97FFFF;">n2629_s27/F</td>
</tr>
<tr>
<td>13.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C14[0][B]</td>
<td style=" font-weight:bold;">counter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C14[0][B]</td>
<td>counter_5_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C14[0][B]</td>
<td>counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.200, 49.543%; route: 3.027, 46.865%; tC2Q: 0.232, 3.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>counter_28_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R42C24[0][A]</td>
<td style=" font-weight:bold;">counter_28_s1/Q</td>
</tr>
<tr>
<td>7.546</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C21[1][B]</td>
<td>n2600_s40/I1</td>
</tr>
<tr>
<td>7.917</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C21[1][B]</td>
<td style=" background: #97FFFF;">n2600_s40/F</td>
</tr>
<tr>
<td>8.345</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>n2602_s18/I0</td>
</tr>
<tr>
<td>8.862</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C23[0][A]</td>
<td style=" background: #97FFFF;">n2602_s18/F</td>
</tr>
<tr>
<td>9.263</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[1][B]</td>
<td>n2622_s27/I3</td>
</tr>
<tr>
<td>9.780</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R41C21[1][B]</td>
<td style=" background: #97FFFF;">n2622_s27/F</td>
</tr>
<tr>
<td>10.461</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[3][B]</td>
<td>n2634_s29/I2</td>
</tr>
<tr>
<td>10.832</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R40C17[3][B]</td>
<td style=" background: #97FFFF;">n2634_s29/F</td>
</tr>
<tr>
<td>11.515</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[1][B]</td>
<td>n2613_s22/I3</td>
</tr>
<tr>
<td>12.064</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C20[1][B]</td>
<td style=" background: #97FFFF;">n2613_s22/F</td>
</tr>
<tr>
<td>12.065</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[3][A]</td>
<td>n2613_s28/I2</td>
</tr>
<tr>
<td>12.635</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C20[3][A]</td>
<td style=" background: #97FFFF;">n2613_s28/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td>n2613_s26/I0</td>
</tr>
<tr>
<td>13.098</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td style=" background: #97FFFF;">n2613_s26/F</td>
</tr>
<tr>
<td>13.098</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td style=" font-weight:bold;">counter_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td>counter_21_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C20[1][A]</td>
<td>counter_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.357, 52.012%; route: 2.865, 44.393%; tC2Q: 0.232, 3.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][B]</td>
<td>counter_1_s1/CLK</td>
</tr>
<tr>
<td>6.876</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R42C26[2][B]</td>
<td style=" font-weight:bold;">counter_1_s1/Q</td>
</tr>
<tr>
<td>7.568</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[2][B]</td>
<td>n2631_s25/I1</td>
</tr>
<tr>
<td>8.123</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R40C23[2][B]</td>
<td style=" background: #97FFFF;">n2631_s25/F</td>
</tr>
<tr>
<td>8.582</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td>n2628_s27/I0</td>
</tr>
<tr>
<td>9.035</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R40C14[1][B]</td>
<td style=" background: #97FFFF;">n2628_s27/F</td>
</tr>
<tr>
<td>9.709</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[3][B]</td>
<td>n2621_s24/I3</td>
</tr>
<tr>
<td>10.080</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R41C17[3][B]</td>
<td style=" background: #97FFFF;">n2621_s24/F</td>
</tr>
<tr>
<td>10.594</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[3][B]</td>
<td>n2618_s26/I3</td>
</tr>
<tr>
<td>11.111</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C19[3][B]</td>
<td style=" background: #97FFFF;">n2618_s26/F</td>
</tr>
<tr>
<td>11.553</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C18[1][B]</td>
<td>n2617_s26/I2</td>
</tr>
<tr>
<td>12.015</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C18[1][B]</td>
<td style=" background: #97FFFF;">n2617_s26/F</td>
</tr>
<tr>
<td>12.016</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[2][A]</td>
<td>n2617_s29/I2</td>
</tr>
<tr>
<td>12.586</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C18[2][A]</td>
<td style=" background: #97FFFF;">n2617_s29/F</td>
</tr>
<tr>
<td>12.587</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td>n2617_s27/I0</td>
</tr>
<tr>
<td>13.049</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td style=" background: #97FFFF;">n2617_s27/F</td>
</tr>
<tr>
<td>13.049</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td style=" font-weight:bold;">counter_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td>counter_17_s1/CLK</td>
</tr>
<tr>
<td>16.609</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C18[0][A]</td>
<td>counter_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.390, 52.925%; route: 2.783, 43.453%; tC2Q: 0.232, 3.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 63.664%; route: 2.414, 36.336%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>busy_wait_inst/counter_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>busy_wait_inst/counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[0][A]</td>
<td>busy_wait_inst/counter_6_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R41C42[0][A]</td>
<td style=" font-weight:bold;">busy_wait_inst/counter_6_s1/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[0][A]</td>
<td>busy_wait_inst/n141_s4/I3</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C42[0][A]</td>
<td style=" background: #97FFFF;">busy_wait_inst/n141_s4/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C42[0][A]</td>
<td style=" font-weight:bold;">busy_wait_inst/counter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[0][A]</td>
<td>busy_wait_inst/counter_6_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C42[0][A]</td>
<td>busy_wait_inst/counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>busy_wait_inst/counter_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>busy_wait_inst/counter_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>busy_wait_inst/counter_20_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">busy_wait_inst/counter_20_s1/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>busy_wait_inst/n127_s2/I3</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td style=" background: #97FFFF;">busy_wait_inst/n127_s2/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">busy_wait_inst/counter_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>busy_wait_inst/counter_20_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>busy_wait_inst/counter_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>busy_wait_inst/counter_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>busy_wait_inst/counter_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[0][A]</td>
<td>busy_wait_inst/counter_25_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R42C42[0][A]</td>
<td style=" font-weight:bold;">busy_wait_inst/counter_25_s1/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[0][A]</td>
<td>busy_wait_inst/n122_s4/I3</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C42[0][A]</td>
<td style=" background: #97FFFF;">busy_wait_inst/n122_s4/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C42[0][A]</td>
<td style=" font-weight:bold;">busy_wait_inst/counter_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[0][A]</td>
<td>busy_wait_inst/counter_25_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C42[0][A]</td>
<td>busy_wait_inst/counter_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>init_step_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>init_step_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C39[1][A]</td>
<td>init_step_2_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C39[1][A]</td>
<td style=" font-weight:bold;">init_step_2_s1/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C39[1][A]</td>
<td>n2680_s13/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C39[1][A]</td>
<td style=" background: #97FFFF;">n2680_s13/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C39[1][A]</td>
<td style=" font-weight:bold;">init_step_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C39[1][A]</td>
<td>init_step_2_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C39[1][A]</td>
<td>init_step_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>init_step_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>init_step_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[0][A]</td>
<td>init_step_31_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R39C39[0][A]</td>
<td style=" font-weight:bold;">init_step_31_s1/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[0][A]</td>
<td>n2679_s14/I0</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C39[0][A]</td>
<td style=" background: #97FFFF;">n2679_s14/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[0][A]</td>
<td style=" font-weight:bold;">init_step_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[0][A]</td>
<td>init_step_31_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C39[0][A]</td>
<td>init_step_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td>data_counter_1_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R39C31[0][A]</td>
<td style=" font-weight:bold;">data_counter_1_s1/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td>n2649_s12/I3</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td style=" background: #97FFFF;">n2649_s12/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td style=" font-weight:bold;">data_counter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td>data_counter_1_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C31[0][A]</td>
<td>data_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31[0][A]</td>
<td>data_counter_3_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R41C31[0][A]</td>
<td style=" font-weight:bold;">data_counter_3_s1/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31[0][A]</td>
<td>n2647_s12/I3</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C31[0][A]</td>
<td style=" background: #97FFFF;">n2647_s12/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C31[0][A]</td>
<td style=" font-weight:bold;">data_counter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C31[0][A]</td>
<td>data_counter_3_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C31[0][A]</td>
<td>data_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[1][A]</td>
<td>data_counter_14_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C27[1][A]</td>
<td style=" font-weight:bold;">data_counter_14_s1/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[1][A]</td>
<td>n2636_s12/I3</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C27[1][A]</td>
<td style=" background: #97FFFF;">n2636_s12/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[1][A]</td>
<td style=" font-weight:bold;">data_counter_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[1][A]</td>
<td>data_counter_14_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C27[1][A]</td>
<td>data_counter_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[0][A]</td>
<td>spi_data_6_s0/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C32[0][A]</td>
<td style=" font-weight:bold;">spi_data_6_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[0][A]</td>
<td>n2698_s11/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C32[0][A]</td>
<td style=" background: #97FFFF;">n2698_s11/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C32[0][A]</td>
<td style=" font-weight:bold;">spi_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[0][A]</td>
<td>spi_data_6_s0/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C32[0][A]</td>
<td>spi_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>busy_wait_inst/counter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>busy_wait_inst/counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td>busy_wait_inst/counter_4_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R39C40[1][A]</td>
<td style=" font-weight:bold;">busy_wait_inst/counter_4_s1/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td>busy_wait_inst/n143_s4/I2</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td style=" background: #97FFFF;">busy_wait_inst/n143_s4/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td style=" font-weight:bold;">busy_wait_inst/counter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td>busy_wait_inst/counter_4_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C40[1][A]</td>
<td>busy_wait_inst/counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>busy_wait_inst/counter_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>busy_wait_inst/counter_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>busy_wait_inst/counter_17_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C40[1][A]</td>
<td style=" font-weight:bold;">busy_wait_inst/counter_17_s1/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>busy_wait_inst/n130_s2/I3</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td style=" background: #97FFFF;">busy_wait_inst/n130_s2/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td style=" font-weight:bold;">busy_wait_inst/counter_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>busy_wait_inst/counter_17_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C40[1][A]</td>
<td>busy_wait_inst/counter_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>sclk_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>sclk_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C34[0][A]</td>
<td>sclk_s4/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C34[0][A]</td>
<td style=" font-weight:bold;">sclk_s4/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C34[0][A]</td>
<td>n108_s6/I2</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C34[0][A]</td>
<td style=" background: #97FFFF;">n108_s6/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C34[0][A]</td>
<td style=" font-weight:bold;">sclk_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C34[0][A]</td>
<td>sclk_s4/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C34[0][A]</td>
<td>sclk_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_24_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>counter_24_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R41C22[0][A]</td>
<td style=" font-weight:bold;">counter_24_s1/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>n2610_s27/I2</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td style=" background: #97FFFF;">n2610_s27/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td style=" font-weight:bold;">counter_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>counter_24_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>counter_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[1][A]</td>
<td>data_counter_11_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R41C29[1][A]</td>
<td style=" font-weight:bold;">data_counter_11_s1/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[1][A]</td>
<td>n2639_s12/I3</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C29[1][A]</td>
<td style=" background: #97FFFF;">n2639_s12/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C29[1][A]</td>
<td style=" font-weight:bold;">data_counter_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[1][A]</td>
<td>data_counter_11_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C29[1][A]</td>
<td>data_counter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][A]</td>
<td>data_counter_12_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R39C27[0][A]</td>
<td style=" font-weight:bold;">data_counter_12_s1/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][A]</td>
<td>n2638_s12/I3</td>
</tr>
<tr>
<td>5.201</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C27[0][A]</td>
<td style=" background: #97FFFF;">n2638_s12/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[0][A]</td>
<td style=" font-weight:bold;">data_counter_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C27[0][A]</td>
<td>data_counter_12_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C27[0][A]</td>
<td>data_counter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>busy_wait_inst/counter_24_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>busy_wait_inst/counter_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[1][A]</td>
<td>busy_wait_inst/counter_24_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R41C40[1][A]</td>
<td style=" font-weight:bold;">busy_wait_inst/counter_24_s1/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[1][A]</td>
<td>busy_wait_inst/n123_s2/I3</td>
</tr>
<tr>
<td>5.202</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C40[1][A]</td>
<td style=" background: #97FFFF;">busy_wait_inst/n123_s2/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][A]</td>
<td style=" font-weight:bold;">busy_wait_inst/counter_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[1][A]</td>
<td>busy_wait_inst/counter_24_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C40[1][A]</td>
<td>busy_wait_inst/counter_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>busy_wait_inst/counter_27_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>busy_wait_inst/counter_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[1][A]</td>
<td>busy_wait_inst/counter_27_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R42C42[1][A]</td>
<td style=" font-weight:bold;">busy_wait_inst/counter_27_s1/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[1][A]</td>
<td>busy_wait_inst/n120_s5/I2</td>
</tr>
<tr>
<td>5.202</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C42[1][A]</td>
<td style=" background: #97FFFF;">busy_wait_inst/n120_s5/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C42[1][A]</td>
<td style=" font-weight:bold;">busy_wait_inst/counter_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[1][A]</td>
<td>busy_wait_inst/counter_27_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C42[1][A]</td>
<td>busy_wait_inst/counter_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>busy_wait_inst/counter_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>busy_wait_inst/counter_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C40[0][A]</td>
<td>busy_wait_inst/counter_29_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R42C40[0][A]</td>
<td style=" font-weight:bold;">busy_wait_inst/counter_29_s1/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C40[0][A]</td>
<td>busy_wait_inst/n118_s4/I3</td>
</tr>
<tr>
<td>5.202</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C40[0][A]</td>
<td style=" background: #97FFFF;">busy_wait_inst/n118_s4/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[0][A]</td>
<td style=" font-weight:bold;">busy_wait_inst/counter_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C40[0][A]</td>
<td>busy_wait_inst/counter_29_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C40[0][A]</td>
<td>busy_wait_inst/counter_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>counter_28_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R42C24[0][A]</td>
<td style=" font-weight:bold;">counter_28_s1/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>n2606_s27/I2</td>
</tr>
<tr>
<td>5.202</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td style=" background: #97FFFF;">n2606_s27/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td style=" font-weight:bold;">counter_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>counter_28_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>counter_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[0][A]</td>
<td>state_1_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>76</td>
<td>R39C25[0][A]</td>
<td style=" font-weight:bold;">state_1_s1/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[0][A]</td>
<td>n2706_s22/I1</td>
</tr>
<tr>
<td>5.202</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C25[0][A]</td>
<td style=" background: #97FFFF;">n2706_s22/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[0][A]</td>
<td style=" font-weight:bold;">state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[0][A]</td>
<td>state_1_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C25[0][A]</td>
<td>state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>clear_step_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clear_step_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td>clear_step_0_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R40C31[0][A]</td>
<td style=" font-weight:bold;">clear_step_0_s1/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td>n2688_s14/I2</td>
</tr>
<tr>
<td>5.202</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td style=" background: #97FFFF;">n2688_s14/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td style=" font-weight:bold;">clear_step_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td>clear_step_0_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C31[0][A]</td>
<td>clear_step_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>clear_step_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clear_step_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][A]</td>
<td>clear_step_2_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C31[1][A]</td>
<td style=" font-weight:bold;">clear_step_2_s1/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][A]</td>
<td>n2686_s12/I3</td>
</tr>
<tr>
<td>5.202</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C31[1][A]</td>
<td style=" background: #97FFFF;">n2686_s12/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C31[1][A]</td>
<td style=" font-weight:bold;">clear_step_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C31[1][A]</td>
<td>clear_step_2_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C31[1][A]</td>
<td>clear_step_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C28[0][A]</td>
<td>data_counter_5_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R40C28[0][A]</td>
<td style=" font-weight:bold;">data_counter_5_s1/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C28[0][A]</td>
<td>n2645_s12/I3</td>
</tr>
<tr>
<td>5.202</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C28[0][A]</td>
<td style=" background: #97FFFF;">n2645_s12/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[0][A]</td>
<td style=" font-weight:bold;">data_counter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C28[0][A]</td>
<td>data_counter_5_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C28[0][A]</td>
<td>data_counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_counter_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_counter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[0][A]</td>
<td>data_counter_10_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R41C29[0][A]</td>
<td style=" font-weight:bold;">data_counter_10_s1/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[0][A]</td>
<td>n2640_s12/I3</td>
</tr>
<tr>
<td>5.202</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C29[0][A]</td>
<td style=" background: #97FFFF;">n2640_s12/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C29[0][A]</td>
<td style=" font-weight:bold;">data_counter_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[0][A]</td>
<td>data_counter_10_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C29[0][A]</td>
<td>data_counter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.775</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td>counter_21_s1/CLK</td>
</tr>
<tr>
<td>4.966</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R39C20[1][A]</td>
<td style=" font-weight:bold;">counter_21_s1/Q</td>
</tr>
<tr>
<td>4.972</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td>n2613_s26/I2</td>
</tr>
<tr>
<td>5.204</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td style=" background: #97FFFF;">n2613_s26/F</td>
</tr>
<tr>
<td>5.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td style=" font-weight:bold;">counter_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>IOL29[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.764</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td>counter_21_s1/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C20[1][A]</td>
<td>counter_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 65.631%; route: 1.637, 34.369%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_start_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>spi_start_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>spi_start_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>wait_busy_start_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>wait_busy_start_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>wait_busy_start_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>spi_data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>spi_data_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_data_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>spi_data_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>spi_data_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bit_count_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>bit_count_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>bit_count_0_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_counter_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>data_counter_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>data_counter_8_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_21_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>counter_21_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>counter_21_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_22_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>counter_22_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>counter_22_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_counter_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>data_counter_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>data_counter_9_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_23_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.644</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>counter_23_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.767</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>counter_23_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>123</td>
<td>clk_d</td>
<td>2.148</td>
<td>2.423</td>
</tr>
<tr>
<td>96</td>
<td>state[0]</td>
<td>4.395</td>
<td>1.596</td>
</tr>
<tr>
<td>88</td>
<td>state[2]</td>
<td>3.707</td>
<td>1.911</td>
</tr>
<tr>
<td>76</td>
<td>state[1]</td>
<td>4.300</td>
<td>1.840</td>
</tr>
<tr>
<td>32</td>
<td>counter_31_9</td>
<td>4.288</td>
<td>1.005</td>
</tr>
<tr>
<td>32</td>
<td>counter_31_10</td>
<td>4.626</td>
<td>0.691</td>
</tr>
<tr>
<td>26</td>
<td>spi_busy</td>
<td>4.647</td>
<td>0.970</td>
</tr>
<tr>
<td>22</td>
<td>busy</td>
<td>7.180</td>
<td>0.679</td>
</tr>
<tr>
<td>21</td>
<td>counter[0]</td>
<td>3.205</td>
<td>0.727</td>
</tr>
<tr>
<td>20</td>
<td>n2634_36</td>
<td>3.279</td>
<td>0.787</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R41C42</td>
<td>79.17%</td>
</tr>
<tr>
<td>R40C31</td>
<td>72.22%</td>
</tr>
<tr>
<td>R39C30</td>
<td>68.06%</td>
</tr>
<tr>
<td>R40C29</td>
<td>68.06%</td>
</tr>
<tr>
<td>R42C40</td>
<td>68.06%</td>
</tr>
<tr>
<td>R40C32</td>
<td>66.67%</td>
</tr>
<tr>
<td>R41C40</td>
<td>63.89%</td>
</tr>
<tr>
<td>R40C30</td>
<td>63.89%</td>
</tr>
<tr>
<td>R39C40</td>
<td>61.11%</td>
</tr>
<tr>
<td>R40C41</td>
<td>61.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
