;redcode
;assert 1
	SPL 0, <-2
	MOV -17, <-20
	SPL 310, 96
	SPL <-127, @106
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @2
	SPL 300, 90
	JMN 0, #2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	MOV -17, <-20
	SUB @127, @106
	SUB @127, @106
	SPL 0, <-2
	DJN 1, @20
	DJN 1, @20
	JMN -0, <-7
	SUB @127, @106
	MOV -17, <-20
	MOV -17, <-20
	MOV -17, <-20
	CMP @127, @106
	ADD 130, 9
	DJN 1, @20
	SLT 130, 9
	SUB @129, 106
	SUB @129, 106
	SUB @127, @106
	SUB @127, @106
	SUB @127, @106
	JMN -0, <-7
	SUB #-0, -0
	SUB #-0, -0
	ADD @-0, -0
	SPL 0, <-2
	SUB -0, 900
	SPL 0, <-2
	SUB -0, 900
	SPL 0, <-2
	SUB @127, @106
	SUB #0, -0
	JMZ 300, 80
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-52
