Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 04:49:19 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/rgb_tr/NonUniformILP/rgb_tr_NonUniformILP_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 Delay1No14_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum2_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.978ns (30.979%)  route 2.179ns (69.021%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 6.765 - 4.000 ) 
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.253ns (routing 0.665ns, distribution 1.588ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.603ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=4558, routed)        2.253     3.294    Delay1No14_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X133Y505       FDCE                                         r  Delay1No14_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y505       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.372 r  Delay1No14_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.290     3.662    Delay1No14_instance/Q[0]
    SLICE_X128Y506       LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.787 r  Delay1No14_instance/geqOp_carry_i_16__3/O
                         net (fo=1, routed)           0.013     3.800    Sum2_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X128Y506       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.992 r  Sum2_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.018    Sum2_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X128Y507       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.033 r  Sum2_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.059    Sum2_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y508       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.111 r  Sum2_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.340     4.451    Delay1No14_instance/CO[0]
    SLICE_X126Y508       LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.096     4.547 f  Delay1No14_instance/shiftedFracY_d1[32]_i_16__3/O
                         net (fo=2, routed)           0.227     4.774    Delay1No14_instance/Sum2_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X125Y508       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.898 f  Delay1No14_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.103     5.001    Delay1No14_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X126Y508       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     5.123 r  Delay1No14_instance/shiftedFracY_d1[49]_i_7__3/O
                         net (fo=32, routed)          0.592     5.715    Delay1No15_instance/Y_reg[23]_0
    SLICE_X130Y505       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.766 r  Delay1No15_instance/shiftedFracY_d1[35]_i_2__3/O
                         net (fo=4, routed)           0.209     5.975    Delay1No15_instance/Sum2_1_impl_instance/level2[12]
    SLICE_X128Y503       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     6.098 r  Delay1No15_instance/shiftedFracY_d1[7]_i_1__3/O
                         net (fo=2, routed)           0.353     6.451    Sum2_1_impl_instance/FPAddSubOp_instance/level4__0[7]
    SLICE_X130Y502       FDRE                                         r  Sum2_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=4558, routed)        2.018     6.765    Sum2_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X130Y502       FDRE                                         r  Sum2_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/C
                         clock pessimism              0.452     7.217    
                         clock uncertainty           -0.035     7.182    
    SLICE_X130Y502       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.207    Sum2_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  0.755    




