module c17 (N1, N2, N3, N6, N7, N22, N23);

input A, B, C, D;
output V;
wire M, N, O, R, S, T, U;

not NAND2_1 (M, A);
and NAND2_2 (N, B, C);
not NAND2_3 (O, D);
nand NAND2_4 (R, B, M);
nand NAND2_5 (S, A, N);
nand NAND2_6 (T, N, D);
nand NAND2_7 (U, O, C);
nand NAND2_8 (V, R, S, T, U);

endmodule