Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jun 18 15:38:42 2021
| Host         : DESKTOP-K6BNGB0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.403        0.000                      0                 2799        0.019        0.000                      0                 2799        3.520        0.000                       0                  1235  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.500}        9.000           111.111         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.403        0.000                      0                 2745        0.019        0.000                      0                 2745        3.520        0.000                       0                  1235  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.707        0.000                      0                   54        0.673        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.580ns (10.390%)  route 5.002ns (89.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 11.659 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          3.891     7.486    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     7.610 r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.111     8.721    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.480    11.659    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y98         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.129    11.788    
                         clock uncertainty           -0.140    11.648    
    SLICE_X36Y98         FDRE (Setup_fdre_C_R)       -0.524    11.124    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         11.124    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.580ns (10.390%)  route 5.002ns (89.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 11.659 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          3.891     7.486    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     7.610 r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.111     8.721    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.480    11.659    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y98         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.129    11.788    
                         clock uncertainty           -0.140    11.648    
    SLICE_X36Y98         FDRE (Setup_fdre_C_R)       -0.524    11.124    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         11.124    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/slv_reg0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.580ns (10.427%)  route 4.982ns (89.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 11.655 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          3.891     7.486    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     7.610 r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.091     8.701    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/slv_reg0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.476    11.655    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y88         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.129    11.784    
                         clock uncertainty           -0.140    11.644    
    SLICE_X37Y88         FDRE (Setup_fdre_C_R)       -0.429    11.215    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/slv_reg0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.580ns (10.427%)  route 4.982ns (89.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 11.655 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          3.891     7.486    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     7.610 r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.091     8.701    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/slv_reg0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.476    11.655    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y88         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/slv_reg0_reg[2]/C
                         clock pessimism              0.129    11.784    
                         clock uncertainty           -0.140    11.644    
    SLICE_X37Y88         FDRE (Setup_fdre_C_R)       -0.429    11.215    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/slv_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/slv_reg0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.580ns (10.427%)  route 4.982ns (89.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 11.655 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          3.891     7.486    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     7.610 r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.091     8.701    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/slv_reg0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.476    11.655    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y88         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/slv_reg0_reg[5]/C
                         clock pessimism              0.129    11.784    
                         clock uncertainty           -0.140    11.644    
    SLICE_X37Y88         FDRE (Setup_fdre_C_R)       -0.429    11.215    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/slv_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/slv_reg0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.580ns (10.427%)  route 4.982ns (89.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 11.655 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          3.891     7.486    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     7.610 r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.091     8.701    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/slv_reg0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.476    11.655    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y88         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/slv_reg0_reg[7]/C
                         clock pessimism              0.129    11.784    
                         clock uncertainty           -0.140    11.644    
    SLICE_X37Y88         FDRE (Setup_fdre_C_R)       -0.429    11.215    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/slv_reg0_reg[7]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 0.580ns (10.468%)  route 4.961ns (89.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 11.657 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          3.891     7.486    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     7.610 r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.069     8.680    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1_n_0
    SLICE_X39Y91         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.478    11.657    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X39Y91         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.129    11.786    
                         clock uncertainty           -0.140    11.646    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.429    11.217    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         11.217    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 0.580ns (10.468%)  route 4.961ns (89.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 11.657 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          3.891     7.486    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     7.610 r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.069     8.680    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1_n_0
    SLICE_X39Y91         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.478    11.657    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X39Y91         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.129    11.786    
                         clock uncertainty           -0.140    11.646    
    SLICE_X39Y91         FDRE (Setup_fdre_C_R)       -0.429    11.217    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         11.217    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.580ns (10.474%)  route 4.958ns (89.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 11.656 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          3.891     7.486    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     7.610 r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.067     8.677    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1_n_0
    SLICE_X37Y90         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.477    11.656    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.129    11.785    
                         clock uncertainty           -0.140    11.645    
    SLICE_X37Y90         FDRE (Setup_fdre_C_R)       -0.429    11.216    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         11.216    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.580ns (10.474%)  route 4.958ns (89.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 11.656 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          3.891     7.486    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aresetn
    SLICE_X34Y95         LUT1 (Prop_lut1_I0_O)        0.124     7.610 r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1/O
                         net (fo=170, routed)         1.067     8.677    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_awready_i_1_n_0
    SLICE_X37Y90         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.477    11.656    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.129    11.785    
                         clock uncertainty           -0.140    11.645    
    SLICE_X37Y90         FDRE (Setup_fdre_C_R)       -0.429    11.216    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         11.216    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  2.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.011%)  route 0.279ns (62.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.572     0.908    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y92         FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=9, routed)           0.279     1.351    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[16]
    SLICE_X31Y100        FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.931     1.297    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.070     1.332    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.556     0.892    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y88         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.056     1.088    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X34Y88         SRLC32E                                      r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.823     1.189    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.022    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.480%)  route 0.324ns (63.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.557     0.893    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y99         FDRE                                         r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/Q
                         net (fo=1, routed)           0.110     1.143    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[61]
    SLICE_X39Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.188 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=2, routed)           0.214     1.402    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X39Y100        FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.911     1.277    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y100        FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.072     1.314    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.148ns (32.533%)  route 0.307ns (67.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.572     0.908    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y92         FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.148     1.056 r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=9, routed)           0.307     1.363    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[17]
    SLICE_X31Y100        FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.931     1.297    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.012     1.274    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.557     0.893    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.113     1.134    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X34Y92         SRLC32E                                      r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.824     1.190    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.036    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.571     0.907    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y88         FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.128     1.035 r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.148    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y88         SRLC32E                                      r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.841     1.207    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.287     0.920    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.050    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.555     0.891    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.054     1.086    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[3]
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.131 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=2, routed)           0.000     1.131    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X36Y90         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.823     1.189    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y90         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/C
                         clock pessimism             -0.285     0.904    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.121     1.025    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.639%)  route 0.190ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.656     0.992    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     1.323    system_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.885     1.251    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.809%)  route 0.132ns (47.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.656     0.992    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.132     1.272    system_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.885     1.251    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.163    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.110%)  route 0.170ns (50.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.554     0.890    system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y88         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  system_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.170     1.224    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X34Y87         SRLC32E                                      r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.821     1.187    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y87         SRLC32E                                      r  system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.923    
    SLICE_X34Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.500 }
Period(ns):         9.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         9.000       6.845      BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X30Y85    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X30Y85    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X31Y82    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X31Y82    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X29Y84    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X29Y84    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X29Y84    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X29Y84    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         9.000       8.000      SLICE_X29Y85    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X34Y88    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X34Y88    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X34Y92    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X34Y91    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X34Y91    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X34Y92    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X34Y92    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X34Y92    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X34Y93    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X34Y93    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.500       3.520      SLICE_X108Y76   system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X30Y86    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X26Y88    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X30Y86    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X26Y88    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X30Y86    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X30Y86    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X26Y88    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X26Y88    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.500       3.520      SLICE_X30Y89    system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.673ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[6]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.456ns (9.981%)  route 4.113ns (90.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 11.800 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          4.113     7.708    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X98Y37         FDPE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.621    11.800    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X98Y37         FDPE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[6]/C
                         clock pessimism              0.115    11.915    
                         clock uncertainty           -0.140    11.776    
    SLICE_X98Y37         FDPE (Recov_fdpe_C_PRE)     -0.361    11.415    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[6]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[7]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.456ns (9.981%)  route 4.113ns (90.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 11.800 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          4.113     7.708    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X98Y37         FDPE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.621    11.800    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X98Y37         FDPE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[7]/C
                         clock pessimism              0.115    11.915    
                         clock uncertainty           -0.140    11.776    
    SLICE_X98Y37         FDPE (Recov_fdpe_C_PRE)     -0.361    11.415    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[7]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[8]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.456ns (9.981%)  route 4.113ns (90.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 11.800 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          4.113     7.708    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X98Y37         FDPE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.621    11.800    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X98Y37         FDPE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[8]/C
                         clock pessimism              0.115    11.915    
                         clock uncertainty           -0.140    11.776    
    SLICE_X98Y37         FDPE (Recov_fdpe_C_PRE)     -0.361    11.415    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[8]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.456ns (9.981%)  route 4.113ns (90.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 11.800 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          4.113     7.708    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X98Y37         FDCE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.621    11.800    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X98Y37         FDCE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[9]/C
                         clock pessimism              0.115    11.915    
                         clock uncertainty           -0.140    11.776    
    SLICE_X98Y37         FDCE (Recov_fdce_C_CLR)     -0.319    11.457    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[9]
  -------------------------------------------------------------------
                         required time                         11.457    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.456ns (10.337%)  route 3.955ns (89.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 11.802 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          3.955     7.550    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X98Y38         FDCE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.622    11.802    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X98Y38         FDCE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[10]/C
                         clock pessimism              0.115    11.916    
                         clock uncertainty           -0.140    11.777    
    SLICE_X98Y38         FDCE (Recov_fdce_C_CLR)     -0.319    11.458    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_PAD_Y_P_reg[10]
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.456ns (10.873%)  route 3.738ns (89.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 11.797 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          3.738     7.333    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X96Y33         FDCE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.617    11.797    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X96Y33         FDCE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[2]/C
                         clock pessimism              0.115    11.911    
                         clock uncertainty           -0.140    11.772    
    SLICE_X96Y33         FDCE (Recov_fdce_C_CLR)     -0.319    11.453    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[2]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.456ns (10.873%)  route 3.738ns (89.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 11.797 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          3.738     7.333    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X96Y33         FDCE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.617    11.797    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X96Y33         FDCE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[3]/C
                         clock pessimism              0.115    11.911    
                         clock uncertainty           -0.140    11.772    
    SLICE_X96Y33         FDCE (Recov_fdce_C_CLR)     -0.319    11.453    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[3]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.456ns (10.873%)  route 3.738ns (89.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 11.797 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          3.738     7.333    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X96Y33         FDCE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.617    11.797    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X96Y33         FDCE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[4]/C
                         clock pessimism              0.115    11.911    
                         clock uncertainty           -0.140    11.772    
    SLICE_X96Y33         FDCE (Recov_fdce_C_CLR)     -0.319    11.453    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[4]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.456ns (10.873%)  route 3.738ns (89.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 11.797 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          3.738     7.333    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X96Y33         FDCE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.617    11.797    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X96Y33         FDCE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[5]/C
                         clock pessimism              0.115    11.911    
                         clock uncertainty           -0.140    11.772    
    SLICE_X96Y33         FDCE (Recov_fdce_C_CLR)     -0.319    11.453    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_PAD_Y_P_reg[5]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk_fpga_0 rise@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.456ns (10.883%)  route 3.734ns (89.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 11.799 - 9.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.270ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.845     3.139    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          3.734     7.329    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X90Y39         FDCE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.000     9.000 r  
    PS7_X0Y0             PS7                          0.000     9.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    10.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        1.620    11.799    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X90Y39         FDCE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[10]/C
                         clock pessimism              0.115    11.914    
                         clock uncertainty           -0.140    11.775    
    SLICE_X90Y39         FDCE (Recov_fdce_C_CLR)     -0.319    11.456    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/Ball_y_vel_reg[10]
  -------------------------------------------------------------------
                         required time                         11.456    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  4.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_side_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.783%)  route 0.752ns (84.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.623     0.959    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141     1.100 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          0.752     1.852    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X108Y38        FDCE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_side_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.910     1.276    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X108Y38        FDCE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_side_score_reg[2]/C
                         clock pessimism             -0.030     1.246    
    SLICE_X108Y38        FDCE (Remov_fdce_C_CLR)     -0.067     1.179    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_side_score_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_side_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.783%)  route 0.752ns (84.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.623     0.959    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141     1.100 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          0.752     1.852    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X108Y38        FDCE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_side_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.910     1.276    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X108Y38        FDCE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_side_score_reg[0]/C
                         clock pessimism             -0.030     1.246    
    SLICE_X108Y38        FDCE (Remov_fdce_C_CLR)     -0.067     1.179    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_side_score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_side_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.783%)  route 0.752ns (84.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.623     0.959    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141     1.100 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          0.752     1.852    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X108Y38        FDCE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_side_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.910     1.276    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X108Y38        FDCE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_side_score_reg[1]/C
                         clock pessimism             -0.030     1.246    
    SLICE_X108Y38        FDCE (Remov_fdce_C_CLR)     -0.067     1.179    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_side_score_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_side_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.783%)  route 0.752ns (84.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.623     0.959    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141     1.100 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          0.752     1.852    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X108Y38        FDCE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_side_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.910     1.276    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X108Y38        FDCE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_side_score_reg[2]/C
                         clock pessimism             -0.030     1.246    
    SLICE_X108Y38        FDCE (Remov_fdce_C_CLR)     -0.067     1.179    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/R_side_score_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_side_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.885%)  route 0.806ns (85.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.623     0.959    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141     1.100 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          0.806     1.906    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X108Y37        FDCE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_side_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.908     1.274    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X108Y37        FDCE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_side_score_reg[0]/C
                         clock pessimism             -0.030     1.244    
    SLICE_X108Y37        FDCE (Remov_fdce_C_CLR)     -0.067     1.177    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_side_score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_side_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.885%)  route 0.806ns (85.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.623     0.959    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141     1.100 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          0.806     1.906    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X108Y37        FDCE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_side_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.908     1.274    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X108Y37        FDCE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_side_score_reg[1]/C
                         clock pessimism             -0.030     1.244    
    SLICE_X108Y37        FDCE (Remov_fdce_C_CLR)     -0.067     1.177    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/L_side_score_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.885%)  route 0.806ns (85.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.623     0.959    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141     1.100 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          0.806     1.906    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X108Y37        FDCE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.908     1.274    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X108Y37        FDCE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[7]/C
                         clock pessimism             -0.030     1.244    
    SLICE_X108Y37        FDCE (Remov_fdce_C_CLR)     -0.067     1.177    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[9]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.885%)  route 0.806ns (85.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.623     0.959    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141     1.100 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          0.806     1.906    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X108Y37        FDPE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.908     1.274    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X108Y37        FDPE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[9]/C
                         clock pessimism             -0.030     1.244    
    SLICE_X108Y37        FDPE (Remov_fdpe_C_PRE)     -0.071     1.173    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point1_rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[9]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.885%)  route 0.806ns (85.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.623     0.959    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141     1.100 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          0.806     1.906    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X108Y37        FDPE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.908     1.274    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X108Y37        FDPE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[9]/C
                         clock pessimism             -0.030     1.244    
    SLICE_X108Y37        FDPE (Remov_fdpe_C_PRE)     -0.071     1.173    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point2_rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[9]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.885%)  route 0.806ns (85.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.623     0.959    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X109Y76        FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDRE (Prop_fdre_C_Q)         0.141     1.100 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=80, routed)          0.806     1.906    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aresetn
    SLICE_X108Y37        FDPE                                         f  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1237, routed)        0.908     1.274    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/s_axi_aclk
    SLICE_X108Y37        FDPE                                         r  system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[9]/C
                         clock pessimism             -0.030     1.244    
    SLICE_X108Y37        FDPE (Remov_fdpe_C_PRE)     -0.071     1.173    system_i/myip_v1_0_0/inst/myip_v1_0_S_AXI_inst/top_LEVEL_0/Pixel_generation_circuit_0/r_point3_rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.733    





