// Seed: 2966711739
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  assign module_1.id_6 = 0;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_9 = 1;
  wire  id_10;
  logic id_11;
endmodule
module module_1 #(
    parameter id_7 = 32'd72
) (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input wor id_4,
    input supply0 id_5,
    output tri id_6
    , id_11,
    input uwire _id_7,
    output uwire id_8,
    output tri id_9
);
  wire id_12;
  ;
  wire id_13;
  assign id_11[id_7] = id_0 - id_3 ? id_13 : id_3;
  module_0 modCall_1 (
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_13
  );
endmodule
