
30-EventGroups_with_Mutiple_Setters.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005afc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08005c9c  08005c9c  00015c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d98  08005d98  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08005d98  08005d98  00015d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005da0  08005da0  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005da0  08005da0  00015da0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005da4  08005da4  00015da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08005da8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004be4  2000006c  08005e14  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004c50  08005e14  00024c50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000188bb  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003862  00000000  00000000  0003899a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001530  00000000  00000000  0003c200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001064  00000000  00000000  0003d730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004a3e  00000000  00000000  0003e794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000178ee  00000000  00000000  000431d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009989c  00000000  00000000  0005aac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005f08  00000000  00000000  000f435c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009b  00000000  00000000  000fa264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005c84 	.word	0x08005c84

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08005c84 	.word	0x08005c84

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b970 	b.w	80004d8 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	460d      	mov	r5, r1
 8000218:	4604      	mov	r4, r0
 800021a:	460f      	mov	r7, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4694      	mov	ip, r2
 8000224:	d965      	bls.n	80002f2 <__udivmoddi4+0xe2>
 8000226:	fab2 f382 	clz	r3, r2
 800022a:	b143      	cbz	r3, 800023e <__udivmoddi4+0x2e>
 800022c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000230:	f1c3 0220 	rsb	r2, r3, #32
 8000234:	409f      	lsls	r7, r3
 8000236:	fa20 f202 	lsr.w	r2, r0, r2
 800023a:	4317      	orrs	r7, r2
 800023c:	409c      	lsls	r4, r3
 800023e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000242:	fa1f f58c 	uxth.w	r5, ip
 8000246:	fbb7 f1fe 	udiv	r1, r7, lr
 800024a:	0c22      	lsrs	r2, r4, #16
 800024c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000250:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000254:	fb01 f005 	mul.w	r0, r1, r5
 8000258:	4290      	cmp	r0, r2
 800025a:	d90a      	bls.n	8000272 <__udivmoddi4+0x62>
 800025c:	eb1c 0202 	adds.w	r2, ip, r2
 8000260:	f101 37ff 	add.w	r7, r1, #4294967295
 8000264:	f080 811c 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000268:	4290      	cmp	r0, r2
 800026a:	f240 8119 	bls.w	80004a0 <__udivmoddi4+0x290>
 800026e:	3902      	subs	r1, #2
 8000270:	4462      	add	r2, ip
 8000272:	1a12      	subs	r2, r2, r0
 8000274:	b2a4      	uxth	r4, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000282:	fb00 f505 	mul.w	r5, r0, r5
 8000286:	42a5      	cmp	r5, r4
 8000288:	d90a      	bls.n	80002a0 <__udivmoddi4+0x90>
 800028a:	eb1c 0404 	adds.w	r4, ip, r4
 800028e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000292:	f080 8107 	bcs.w	80004a4 <__udivmoddi4+0x294>
 8000296:	42a5      	cmp	r5, r4
 8000298:	f240 8104 	bls.w	80004a4 <__udivmoddi4+0x294>
 800029c:	4464      	add	r4, ip
 800029e:	3802      	subs	r0, #2
 80002a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a4:	1b64      	subs	r4, r4, r5
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11e      	cbz	r6, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40dc      	lsrs	r4, r3
 80002ac:	2300      	movs	r3, #0
 80002ae:	e9c6 4300 	strd	r4, r3, [r6]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d908      	bls.n	80002cc <__udivmoddi4+0xbc>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80ed 	beq.w	800049a <__udivmoddi4+0x28a>
 80002c0:	2100      	movs	r1, #0
 80002c2:	e9c6 0500 	strd	r0, r5, [r6]
 80002c6:	4608      	mov	r0, r1
 80002c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002cc:	fab3 f183 	clz	r1, r3
 80002d0:	2900      	cmp	r1, #0
 80002d2:	d149      	bne.n	8000368 <__udivmoddi4+0x158>
 80002d4:	42ab      	cmp	r3, r5
 80002d6:	d302      	bcc.n	80002de <__udivmoddi4+0xce>
 80002d8:	4282      	cmp	r2, r0
 80002da:	f200 80f8 	bhi.w	80004ce <__udivmoddi4+0x2be>
 80002de:	1a84      	subs	r4, r0, r2
 80002e0:	eb65 0203 	sbc.w	r2, r5, r3
 80002e4:	2001      	movs	r0, #1
 80002e6:	4617      	mov	r7, r2
 80002e8:	2e00      	cmp	r6, #0
 80002ea:	d0e2      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	e9c6 4700 	strd	r4, r7, [r6]
 80002f0:	e7df      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002f2:	b902      	cbnz	r2, 80002f6 <__udivmoddi4+0xe6>
 80002f4:	deff      	udf	#255	; 0xff
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x210>
 8000300:	1a8a      	subs	r2, r1, r2
 8000302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000306:	fa1f fe8c 	uxth.w	lr, ip
 800030a:	2101      	movs	r1, #1
 800030c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000310:	fb07 2015 	mls	r0, r7, r5, r2
 8000314:	0c22      	lsrs	r2, r4, #16
 8000316:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800031a:	fb0e f005 	mul.w	r0, lr, r5
 800031e:	4290      	cmp	r0, r2
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x124>
 8000322:	eb1c 0202 	adds.w	r2, ip, r2
 8000326:	f105 38ff 	add.w	r8, r5, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4290      	cmp	r0, r2
 800032e:	f200 80cb 	bhi.w	80004c8 <__udivmoddi4+0x2b8>
 8000332:	4645      	mov	r5, r8
 8000334:	1a12      	subs	r2, r2, r0
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb2 f0f7 	udiv	r0, r2, r7
 800033c:	fb07 2210 	mls	r2, r7, r0, r2
 8000340:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000344:	fb0e fe00 	mul.w	lr, lr, r0
 8000348:	45a6      	cmp	lr, r4
 800034a:	d908      	bls.n	800035e <__udivmoddi4+0x14e>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 32ff 	add.w	r2, r0, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x14c>
 8000356:	45a6      	cmp	lr, r4
 8000358:	f200 80bb 	bhi.w	80004d2 <__udivmoddi4+0x2c2>
 800035c:	4610      	mov	r0, r2
 800035e:	eba4 040e 	sub.w	r4, r4, lr
 8000362:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000366:	e79f      	b.n	80002a8 <__udivmoddi4+0x98>
 8000368:	f1c1 0720 	rsb	r7, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa05 f401 	lsl.w	r4, r5, r1
 800037a:	fa20 f307 	lsr.w	r3, r0, r7
 800037e:	40fd      	lsrs	r5, r7
 8000380:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fbb5 f8f9 	udiv	r8, r5, r9
 800038a:	fa1f fe8c 	uxth.w	lr, ip
 800038e:	fb09 5518 	mls	r5, r9, r8, r5
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000398:	fb08 f50e 	mul.w	r5, r8, lr
 800039c:	42a5      	cmp	r5, r4
 800039e:	fa02 f201 	lsl.w	r2, r2, r1
 80003a2:	fa00 f001 	lsl.w	r0, r0, r1
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2b4>
 80003b4:	42a5      	cmp	r5, r4
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2b4>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	4464      	add	r4, ip
 80003c0:	1b64      	subs	r4, r4, r5
 80003c2:	b29d      	uxth	r5, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003d0:	fb03 fe0e 	mul.w	lr, r3, lr
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f103 35ff 	add.w	r5, r3, #4294967295
 80003e0:	d26c      	bcs.n	80004bc <__udivmoddi4+0x2ac>
 80003e2:	45a6      	cmp	lr, r4
 80003e4:	d96a      	bls.n	80004bc <__udivmoddi4+0x2ac>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	4464      	add	r4, ip
 80003ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003ee:	fba3 9502 	umull	r9, r5, r3, r2
 80003f2:	eba4 040e 	sub.w	r4, r4, lr
 80003f6:	42ac      	cmp	r4, r5
 80003f8:	46c8      	mov	r8, r9
 80003fa:	46ae      	mov	lr, r5
 80003fc:	d356      	bcc.n	80004ac <__udivmoddi4+0x29c>
 80003fe:	d053      	beq.n	80004a8 <__udivmoddi4+0x298>
 8000400:	b156      	cbz	r6, 8000418 <__udivmoddi4+0x208>
 8000402:	ebb0 0208 	subs.w	r2, r0, r8
 8000406:	eb64 040e 	sbc.w	r4, r4, lr
 800040a:	fa04 f707 	lsl.w	r7, r4, r7
 800040e:	40ca      	lsrs	r2, r1
 8000410:	40cc      	lsrs	r4, r1
 8000412:	4317      	orrs	r7, r2
 8000414:	e9c6 7400 	strd	r7, r4, [r6]
 8000418:	4618      	mov	r0, r3
 800041a:	2100      	movs	r1, #0
 800041c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000420:	f1c3 0120 	rsb	r1, r3, #32
 8000424:	fa02 fc03 	lsl.w	ip, r2, r3
 8000428:	fa20 f201 	lsr.w	r2, r0, r1
 800042c:	fa25 f101 	lsr.w	r1, r5, r1
 8000430:	409d      	lsls	r5, r3
 8000432:	432a      	orrs	r2, r5
 8000434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000440:	fb07 1510 	mls	r5, r7, r0, r1
 8000444:	0c11      	lsrs	r1, r2, #16
 8000446:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800044a:	fb00 f50e 	mul.w	r5, r0, lr
 800044e:	428d      	cmp	r5, r1
 8000450:	fa04 f403 	lsl.w	r4, r4, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x258>
 8000456:	eb1c 0101 	adds.w	r1, ip, r1
 800045a:	f100 38ff 	add.w	r8, r0, #4294967295
 800045e:	d22f      	bcs.n	80004c0 <__udivmoddi4+0x2b0>
 8000460:	428d      	cmp	r5, r1
 8000462:	d92d      	bls.n	80004c0 <__udivmoddi4+0x2b0>
 8000464:	3802      	subs	r0, #2
 8000466:	4461      	add	r1, ip
 8000468:	1b49      	subs	r1, r1, r5
 800046a:	b292      	uxth	r2, r2
 800046c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000470:	fb07 1115 	mls	r1, r7, r5, r1
 8000474:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000478:	fb05 f10e 	mul.w	r1, r5, lr
 800047c:	4291      	cmp	r1, r2
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x282>
 8000480:	eb1c 0202 	adds.w	r2, ip, r2
 8000484:	f105 38ff 	add.w	r8, r5, #4294967295
 8000488:	d216      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 800048a:	4291      	cmp	r1, r2
 800048c:	d914      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800048e:	3d02      	subs	r5, #2
 8000490:	4462      	add	r2, ip
 8000492:	1a52      	subs	r2, r2, r1
 8000494:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000498:	e738      	b.n	800030c <__udivmoddi4+0xfc>
 800049a:	4631      	mov	r1, r6
 800049c:	4630      	mov	r0, r6
 800049e:	e708      	b.n	80002b2 <__udivmoddi4+0xa2>
 80004a0:	4639      	mov	r1, r7
 80004a2:	e6e6      	b.n	8000272 <__udivmoddi4+0x62>
 80004a4:	4610      	mov	r0, r2
 80004a6:	e6fb      	b.n	80002a0 <__udivmoddi4+0x90>
 80004a8:	4548      	cmp	r0, r9
 80004aa:	d2a9      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004ac:	ebb9 0802 	subs.w	r8, r9, r2
 80004b0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004b4:	3b01      	subs	r3, #1
 80004b6:	e7a3      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b8:	4645      	mov	r5, r8
 80004ba:	e7ea      	b.n	8000492 <__udivmoddi4+0x282>
 80004bc:	462b      	mov	r3, r5
 80004be:	e794      	b.n	80003ea <__udivmoddi4+0x1da>
 80004c0:	4640      	mov	r0, r8
 80004c2:	e7d1      	b.n	8000468 <__udivmoddi4+0x258>
 80004c4:	46d0      	mov	r8, sl
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c8:	3d02      	subs	r5, #2
 80004ca:	4462      	add	r2, ip
 80004cc:	e732      	b.n	8000334 <__udivmoddi4+0x124>
 80004ce:	4608      	mov	r0, r1
 80004d0:	e70a      	b.n	80002e8 <__udivmoddi4+0xd8>
 80004d2:	4464      	add	r4, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e742      	b.n	800035e <__udivmoddi4+0x14e>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <main>:
static void InputTask3 (void *pvParameters);
static void OutputTask (void *pvParameters);


int main(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af02      	add	r7, sp, #8

  HAL_Init();		/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 80004e2:	f000 fb71 	bl	8000bc8 <HAL_Init>
  SystemClock_Config();		/* Configure the system clock */
 80004e6:	f000 f8a3 	bl	8000630 <SystemClock_Config>
  MX_GPIO_Init();		    /* Initialize all configured peripherals */
 80004ea:	f000 f90d 	bl	8000708 <MX_GPIO_Init>

  USART2_UART_TX_Init();
 80004ee:	f000 faf9 	bl	8000ae4 <USART2_UART_TX_Init>

  xEventGroup = xEventGroupCreate();			//Create an event group
 80004f2:	f002 f861 	bl	80025b8 <xEventGroupCreate>
 80004f6:	4603      	mov	r3, r0
 80004f8:	4a16      	ldr	r2, [pc, #88]	; (8000554 <main+0x78>)
 80004fa:	6013      	str	r3, [r2, #0]

  xTaskCreate(InputTask1, "InputTask 1", 100, NULL, 1, NULL);
 80004fc:	2300      	movs	r3, #0
 80004fe:	9301      	str	r3, [sp, #4]
 8000500:	2301      	movs	r3, #1
 8000502:	9300      	str	r3, [sp, #0]
 8000504:	2300      	movs	r3, #0
 8000506:	2264      	movs	r2, #100	; 0x64
 8000508:	4913      	ldr	r1, [pc, #76]	; (8000558 <main+0x7c>)
 800050a:	4814      	ldr	r0, [pc, #80]	; (800055c <main+0x80>)
 800050c:	f002 ffe7 	bl	80034de <xTaskCreate>
  xTaskCreate(InputTask2, "InputTask 2", 100, NULL, 1, NULL);
 8000510:	2300      	movs	r3, #0
 8000512:	9301      	str	r3, [sp, #4]
 8000514:	2301      	movs	r3, #1
 8000516:	9300      	str	r3, [sp, #0]
 8000518:	2300      	movs	r3, #0
 800051a:	2264      	movs	r2, #100	; 0x64
 800051c:	4910      	ldr	r1, [pc, #64]	; (8000560 <main+0x84>)
 800051e:	4811      	ldr	r0, [pc, #68]	; (8000564 <main+0x88>)
 8000520:	f002 ffdd 	bl	80034de <xTaskCreate>
  xTaskCreate(InputTask3, "InputTask 3", 100, NULL, 1, NULL);
 8000524:	2300      	movs	r3, #0
 8000526:	9301      	str	r3, [sp, #4]
 8000528:	2301      	movs	r3, #1
 800052a:	9300      	str	r3, [sp, #0]
 800052c:	2300      	movs	r3, #0
 800052e:	2264      	movs	r2, #100	; 0x64
 8000530:	490d      	ldr	r1, [pc, #52]	; (8000568 <main+0x8c>)
 8000532:	480e      	ldr	r0, [pc, #56]	; (800056c <main+0x90>)
 8000534:	f002 ffd3 	bl	80034de <xTaskCreate>

  xTaskCreate(OutputTask, "OutputTask", 100, NULL, 1, NULL);
 8000538:	2300      	movs	r3, #0
 800053a:	9301      	str	r3, [sp, #4]
 800053c:	2301      	movs	r3, #1
 800053e:	9300      	str	r3, [sp, #0]
 8000540:	2300      	movs	r3, #0
 8000542:	2264      	movs	r2, #100	; 0x64
 8000544:	490a      	ldr	r1, [pc, #40]	; (8000570 <main+0x94>)
 8000546:	480b      	ldr	r0, [pc, #44]	; (8000574 <main+0x98>)
 8000548:	f002 ffc9 	bl	80034de <xTaskCreate>

  vTaskStartScheduler();
 800054c:	f003 f922 	bl	8003794 <vTaskStartScheduler>



  while (1)
 8000550:	e7fe      	b.n	8000550 <main+0x74>
 8000552:	bf00      	nop
 8000554:	20000088 	.word	0x20000088
 8000558:	08005c9c 	.word	0x08005c9c
 800055c:	08000579 	.word	0x08000579
 8000560:	08005ca8 	.word	0x08005ca8
 8000564:	08000595 	.word	0x08000595
 8000568:	08005cb4 	.word	0x08005cb4
 800056c:	080005b1 	.word	0x080005b1
 8000570:	08005cc0 	.word	0x08005cc0
 8000574:	080005cd 	.word	0x080005cd

08000578 <InputTask1>:
  }

}

static void InputTask1 (void *pvParameters)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
	while(1)
	{
		//Do something.....
		xEventGroupSetBits(xEventGroup, TASK1_BIT);
 8000580:	4b03      	ldr	r3, [pc, #12]	; (8000590 <InputTask1+0x18>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	2101      	movs	r1, #1
 8000586:	4618      	mov	r0, r3
 8000588:	f002 f8fe 	bl	8002788 <xEventGroupSetBits>
 800058c:	e7f8      	b.n	8000580 <InputTask1+0x8>
 800058e:	bf00      	nop
 8000590:	20000088 	.word	0x20000088

08000594 <InputTask2>:
	}
}

static void InputTask2 (void *pvParameters)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		//Do something.....
		xEventGroupSetBits(xEventGroup, TASK2_BIT);
 800059c:	4b03      	ldr	r3, [pc, #12]	; (80005ac <InputTask2+0x18>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	2102      	movs	r1, #2
 80005a2:	4618      	mov	r0, r3
 80005a4:	f002 f8f0 	bl	8002788 <xEventGroupSetBits>
 80005a8:	e7f8      	b.n	800059c <InputTask2+0x8>
 80005aa:	bf00      	nop
 80005ac:	20000088 	.word	0x20000088

080005b0 <InputTask3>:
	}
}

static void InputTask3 (void *pvParameters)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
	while(1)
	{
		//Do something.....
		xEventGroupSetBits(xEventGroup, TASK3_BIT);
 80005b8:	4b03      	ldr	r3, [pc, #12]	; (80005c8 <InputTask3+0x18>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	2104      	movs	r1, #4
 80005be:	4618      	mov	r0, r3
 80005c0:	f002 f8e2 	bl	8002788 <xEventGroupSetBits>
 80005c4:	e7f8      	b.n	80005b8 <InputTask3+0x8>
 80005c6:	bf00      	nop
 80005c8:	20000088 	.word	0x20000088

080005cc <OutputTask>:
	}
}

static void OutputTask (void *pvParameters)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b086      	sub	sp, #24
 80005d0:	af02      	add	r7, sp, #8
 80005d2:	6078      	str	r0, [r7, #4]
	const EventBits_t xBitsToWaitFor = (TASK1_BIT | TASK2_BIT | TASK3_BIT);				//It receives all the event bits
 80005d4:	2307      	movs	r3, #7
 80005d6:	60fb      	str	r3, [r7, #12]

	EventBits_t xEventGroupValue;

	while(1)
	{
		xEventGroupValue = xEventGroupWaitBits(xEventGroup, xBitsToWaitFor, pdTRUE, pdFALSE, portMAX_DELAY);
 80005d8:	4b11      	ldr	r3, [pc, #68]	; (8000620 <OutputTask+0x54>)
 80005da:	6818      	ldr	r0, [r3, #0]
 80005dc:	f04f 33ff 	mov.w	r3, #4294967295
 80005e0:	9300      	str	r3, [sp, #0]
 80005e2:	2300      	movs	r3, #0
 80005e4:	2201      	movs	r2, #1
 80005e6:	68f9      	ldr	r1, [r7, #12]
 80005e8:	f002 f800 	bl	80025ec <xEventGroupWaitBits>
 80005ec:	60b8      	str	r0, [r7, #8]

		if ((xEventGroupValue & TASK1_BIT)!=0)
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	f003 0301 	and.w	r3, r3, #1
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d002      	beq.n	80005fe <OutputTask+0x32>
		{
			printf("Bit reading task -\t event bit 0 was set -TASK1 \r\n");
 80005f8:	480a      	ldr	r0, [pc, #40]	; (8000624 <OutputTask+0x58>)
 80005fa:	f004 ff4b 	bl	8005494 <puts>
		}
		if ((xEventGroupValue & TASK2_BIT)!=0)
 80005fe:	68bb      	ldr	r3, [r7, #8]
 8000600:	f003 0302 	and.w	r3, r3, #2
 8000604:	2b00      	cmp	r3, #0
 8000606:	d002      	beq.n	800060e <OutputTask+0x42>
		{
			printf("Bit reading task -\t event bit 1 was set -TASK2 \r\n");
 8000608:	4807      	ldr	r0, [pc, #28]	; (8000628 <OutputTask+0x5c>)
 800060a:	f004 ff43 	bl	8005494 <puts>
		}
		if ((xEventGroupValue & TASK3_BIT)!=0)
 800060e:	68bb      	ldr	r3, [r7, #8]
 8000610:	f003 0304 	and.w	r3, r3, #4
 8000614:	2b00      	cmp	r3, #0
 8000616:	d0df      	beq.n	80005d8 <OutputTask+0xc>
		{
			printf("Bit reading task -\t event bit 2 was set -TASK3 \r\n");
 8000618:	4804      	ldr	r0, [pc, #16]	; (800062c <OutputTask+0x60>)
 800061a:	f004 ff3b 	bl	8005494 <puts>
		xEventGroupValue = xEventGroupWaitBits(xEventGroup, xBitsToWaitFor, pdTRUE, pdFALSE, portMAX_DELAY);
 800061e:	e7db      	b.n	80005d8 <OutputTask+0xc>
 8000620:	20000088 	.word	0x20000088
 8000624:	08005ccc 	.word	0x08005ccc
 8000628:	08005d00 	.word	0x08005d00
 800062c:	08005d34 	.word	0x08005d34

08000630 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b094      	sub	sp, #80	; 0x50
 8000634:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000636:	f107 0320 	add.w	r3, r7, #32
 800063a:	2230      	movs	r2, #48	; 0x30
 800063c:	2100      	movs	r1, #0
 800063e:	4618      	mov	r0, r3
 8000640:	f005 f808 	bl	8005654 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000644:	f107 030c 	add.w	r3, r7, #12
 8000648:	2200      	movs	r2, #0
 800064a:	601a      	str	r2, [r3, #0]
 800064c:	605a      	str	r2, [r3, #4]
 800064e:	609a      	str	r2, [r3, #8]
 8000650:	60da      	str	r2, [r3, #12]
 8000652:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000654:	2300      	movs	r3, #0
 8000656:	60bb      	str	r3, [r7, #8]
 8000658:	4b29      	ldr	r3, [pc, #164]	; (8000700 <SystemClock_Config+0xd0>)
 800065a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800065c:	4a28      	ldr	r2, [pc, #160]	; (8000700 <SystemClock_Config+0xd0>)
 800065e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000662:	6413      	str	r3, [r2, #64]	; 0x40
 8000664:	4b26      	ldr	r3, [pc, #152]	; (8000700 <SystemClock_Config+0xd0>)
 8000666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000668:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800066c:	60bb      	str	r3, [r7, #8]
 800066e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000670:	2300      	movs	r3, #0
 8000672:	607b      	str	r3, [r7, #4]
 8000674:	4b23      	ldr	r3, [pc, #140]	; (8000704 <SystemClock_Config+0xd4>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800067c:	4a21      	ldr	r2, [pc, #132]	; (8000704 <SystemClock_Config+0xd4>)
 800067e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000682:	6013      	str	r3, [r2, #0]
 8000684:	4b1f      	ldr	r3, [pc, #124]	; (8000704 <SystemClock_Config+0xd4>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800068c:	607b      	str	r3, [r7, #4]
 800068e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000690:	2302      	movs	r3, #2
 8000692:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000694:	2301      	movs	r3, #1
 8000696:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000698:	2310      	movs	r3, #16
 800069a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800069c:	2302      	movs	r3, #2
 800069e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006a0:	2300      	movs	r3, #0
 80006a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006a4:	2310      	movs	r3, #16
 80006a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006a8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006ae:	2304      	movs	r3, #4
 80006b0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006b2:	2307      	movs	r3, #7
 80006b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b6:	f107 0320 	add.w	r3, r7, #32
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 fd2c 	bl	8001118 <HAL_RCC_OscConfig>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006c6:	f000 f84b 	bl	8000760 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ca:	230f      	movs	r3, #15
 80006cc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ce:	2302      	movs	r3, #2
 80006d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d2:	2300      	movs	r3, #0
 80006d4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006dc:	2300      	movs	r3, #0
 80006de:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006e0:	f107 030c 	add.w	r3, r7, #12
 80006e4:	2102      	movs	r1, #2
 80006e6:	4618      	mov	r0, r3
 80006e8:	f000 ff8e 	bl	8001608 <HAL_RCC_ClockConfig>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006f2:	f000 f835 	bl	8000760 <Error_Handler>
  }
}
 80006f6:	bf00      	nop
 80006f8:	3750      	adds	r7, #80	; 0x50
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	40023800 	.word	0x40023800
 8000704:	40007000 	.word	0x40007000

08000708 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800070e:	2300      	movs	r3, #0
 8000710:	607b      	str	r3, [r7, #4]
 8000712:	4b09      	ldr	r3, [pc, #36]	; (8000738 <MX_GPIO_Init+0x30>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	4a08      	ldr	r2, [pc, #32]	; (8000738 <MX_GPIO_Init+0x30>)
 8000718:	f043 0301 	orr.w	r3, r3, #1
 800071c:	6313      	str	r3, [r2, #48]	; 0x30
 800071e:	4b06      	ldr	r3, [pc, #24]	; (8000738 <MX_GPIO_Init+0x30>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000722:	f003 0301 	and.w	r3, r3, #1
 8000726:	607b      	str	r3, [r7, #4]
 8000728:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800072a:	bf00      	nop
 800072c:	370c      	adds	r7, #12
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	40023800 	.word	0x40023800

0800073c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a04      	ldr	r2, [pc, #16]	; (800075c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800074a:	4293      	cmp	r3, r2
 800074c:	d101      	bne.n	8000752 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800074e:	f000 fa5d 	bl	8000c0c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000752:	bf00      	nop
 8000754:	3708      	adds	r7, #8
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	40010000 	.word	0x40010000

08000760 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000764:	b672      	cpsid	i
}
 8000766:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000768:	e7fe      	b.n	8000768 <Error_Handler+0x8>
	...

0800076c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	607b      	str	r3, [r7, #4]
 8000776:	4b12      	ldr	r3, [pc, #72]	; (80007c0 <HAL_MspInit+0x54>)
 8000778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800077a:	4a11      	ldr	r2, [pc, #68]	; (80007c0 <HAL_MspInit+0x54>)
 800077c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000780:	6453      	str	r3, [r2, #68]	; 0x44
 8000782:	4b0f      	ldr	r3, [pc, #60]	; (80007c0 <HAL_MspInit+0x54>)
 8000784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000786:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	603b      	str	r3, [r7, #0]
 8000792:	4b0b      	ldr	r3, [pc, #44]	; (80007c0 <HAL_MspInit+0x54>)
 8000794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000796:	4a0a      	ldr	r2, [pc, #40]	; (80007c0 <HAL_MspInit+0x54>)
 8000798:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800079c:	6413      	str	r3, [r2, #64]	; 0x40
 800079e:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <HAL_MspInit+0x54>)
 80007a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007a6:	603b      	str	r3, [r7, #0]
 80007a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007aa:	2200      	movs	r2, #0
 80007ac:	210f      	movs	r1, #15
 80007ae:	f06f 0001 	mvn.w	r0, #1
 80007b2:	f000 fb03 	bl	8000dbc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007b6:	bf00      	nop
 80007b8:	3708      	adds	r7, #8
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	40023800 	.word	0x40023800

080007c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b08a      	sub	sp, #40	; 0x28
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007cc:	f107 0314 	add.w	r3, r7, #20
 80007d0:	2200      	movs	r2, #0
 80007d2:	601a      	str	r2, [r3, #0]
 80007d4:	605a      	str	r2, [r3, #4]
 80007d6:	609a      	str	r2, [r3, #8]
 80007d8:	60da      	str	r2, [r3, #12]
 80007da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a19      	ldr	r2, [pc, #100]	; (8000848 <HAL_UART_MspInit+0x84>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d12b      	bne.n	800083e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	613b      	str	r3, [r7, #16]
 80007ea:	4b18      	ldr	r3, [pc, #96]	; (800084c <HAL_UART_MspInit+0x88>)
 80007ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ee:	4a17      	ldr	r2, [pc, #92]	; (800084c <HAL_UART_MspInit+0x88>)
 80007f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007f4:	6413      	str	r3, [r2, #64]	; 0x40
 80007f6:	4b15      	ldr	r3, [pc, #84]	; (800084c <HAL_UART_MspInit+0x88>)
 80007f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007fe:	613b      	str	r3, [r7, #16]
 8000800:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	60fb      	str	r3, [r7, #12]
 8000806:	4b11      	ldr	r3, [pc, #68]	; (800084c <HAL_UART_MspInit+0x88>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	4a10      	ldr	r2, [pc, #64]	; (800084c <HAL_UART_MspInit+0x88>)
 800080c:	f043 0301 	orr.w	r3, r3, #1
 8000810:	6313      	str	r3, [r2, #48]	; 0x30
 8000812:	4b0e      	ldr	r3, [pc, #56]	; (800084c <HAL_UART_MspInit+0x88>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	f003 0301 	and.w	r3, r3, #1
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800081e:	230c      	movs	r3, #12
 8000820:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000822:	2302      	movs	r3, #2
 8000824:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000826:	2300      	movs	r3, #0
 8000828:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800082a:	2303      	movs	r3, #3
 800082c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800082e:	2307      	movs	r3, #7
 8000830:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000832:	f107 0314 	add.w	r3, r7, #20
 8000836:	4619      	mov	r1, r3
 8000838:	4805      	ldr	r0, [pc, #20]	; (8000850 <HAL_UART_MspInit+0x8c>)
 800083a:	f000 fae9 	bl	8000e10 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800083e:	bf00      	nop
 8000840:	3728      	adds	r7, #40	; 0x28
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	40004400 	.word	0x40004400
 800084c:	40023800 	.word	0x40023800
 8000850:	40020000 	.word	0x40020000

08000854 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b08c      	sub	sp, #48	; 0x30
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800085c:	2300      	movs	r3, #0
 800085e:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000860:	2300      	movs	r3, #0
 8000862:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000864:	2300      	movs	r3, #0
 8000866:	60bb      	str	r3, [r7, #8]
 8000868:	4b2e      	ldr	r3, [pc, #184]	; (8000924 <HAL_InitTick+0xd0>)
 800086a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800086c:	4a2d      	ldr	r2, [pc, #180]	; (8000924 <HAL_InitTick+0xd0>)
 800086e:	f043 0301 	orr.w	r3, r3, #1
 8000872:	6453      	str	r3, [r2, #68]	; 0x44
 8000874:	4b2b      	ldr	r3, [pc, #172]	; (8000924 <HAL_InitTick+0xd0>)
 8000876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000878:	f003 0301 	and.w	r3, r3, #1
 800087c:	60bb      	str	r3, [r7, #8]
 800087e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000880:	f107 020c 	add.w	r2, r7, #12
 8000884:	f107 0310 	add.w	r3, r7, #16
 8000888:	4611      	mov	r1, r2
 800088a:	4618      	mov	r0, r3
 800088c:	f001 f8dc 	bl	8001a48 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000890:	f001 f8c6 	bl	8001a20 <HAL_RCC_GetPCLK2Freq>
 8000894:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000898:	4a23      	ldr	r2, [pc, #140]	; (8000928 <HAL_InitTick+0xd4>)
 800089a:	fba2 2303 	umull	r2, r3, r2, r3
 800089e:	0c9b      	lsrs	r3, r3, #18
 80008a0:	3b01      	subs	r3, #1
 80008a2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80008a4:	4b21      	ldr	r3, [pc, #132]	; (800092c <HAL_InitTick+0xd8>)
 80008a6:	4a22      	ldr	r2, [pc, #136]	; (8000930 <HAL_InitTick+0xdc>)
 80008a8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80008aa:	4b20      	ldr	r3, [pc, #128]	; (800092c <HAL_InitTick+0xd8>)
 80008ac:	f240 32e7 	movw	r2, #999	; 0x3e7
 80008b0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80008b2:	4a1e      	ldr	r2, [pc, #120]	; (800092c <HAL_InitTick+0xd8>)
 80008b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008b6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80008b8:	4b1c      	ldr	r3, [pc, #112]	; (800092c <HAL_InitTick+0xd8>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008be:	4b1b      	ldr	r3, [pc, #108]	; (800092c <HAL_InitTick+0xd8>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008c4:	4b19      	ldr	r3, [pc, #100]	; (800092c <HAL_InitTick+0xd8>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80008ca:	4818      	ldr	r0, [pc, #96]	; (800092c <HAL_InitTick+0xd8>)
 80008cc:	f001 f8ee 	bl	8001aac <HAL_TIM_Base_Init>
 80008d0:	4603      	mov	r3, r0
 80008d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80008d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d11b      	bne.n	8000916 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80008de:	4813      	ldr	r0, [pc, #76]	; (800092c <HAL_InitTick+0xd8>)
 80008e0:	f001 f93e 	bl	8001b60 <HAL_TIM_Base_Start_IT>
 80008e4:	4603      	mov	r3, r0
 80008e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80008ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d111      	bne.n	8000916 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80008f2:	2019      	movs	r0, #25
 80008f4:	f000 fa7e 	bl	8000df4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2b0f      	cmp	r3, #15
 80008fc:	d808      	bhi.n	8000910 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80008fe:	2200      	movs	r2, #0
 8000900:	6879      	ldr	r1, [r7, #4]
 8000902:	2019      	movs	r0, #25
 8000904:	f000 fa5a 	bl	8000dbc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000908:	4a0a      	ldr	r2, [pc, #40]	; (8000934 <HAL_InitTick+0xe0>)
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	6013      	str	r3, [r2, #0]
 800090e:	e002      	b.n	8000916 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000910:	2301      	movs	r3, #1
 8000912:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000916:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800091a:	4618      	mov	r0, r3
 800091c:	3730      	adds	r7, #48	; 0x30
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	40023800 	.word	0x40023800
 8000928:	431bde83 	.word	0x431bde83
 800092c:	2000008c 	.word	0x2000008c
 8000930:	40010000 	.word	0x40010000
 8000934:	20000004 	.word	0x20000004

08000938 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800093c:	e7fe      	b.n	800093c <NMI_Handler+0x4>

0800093e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800093e:	b480      	push	{r7}
 8000940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000942:	e7fe      	b.n	8000942 <HardFault_Handler+0x4>

08000944 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000948:	e7fe      	b.n	8000948 <MemManage_Handler+0x4>

0800094a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800094a:	b480      	push	{r7}
 800094c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800094e:	e7fe      	b.n	800094e <BusFault_Handler+0x4>

08000950 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000954:	e7fe      	b.n	8000954 <UsageFault_Handler+0x4>

08000956 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000956:	b480      	push	{r7}
 8000958:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800095a:	bf00      	nop
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000968:	4802      	ldr	r0, [pc, #8]	; (8000974 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800096a:	f001 f95b 	bl	8001c24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800096e:	bf00      	nop
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	2000008c 	.word	0x2000008c

08000978 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b086      	sub	sp, #24
 800097c:	af00      	add	r7, sp, #0
 800097e:	60f8      	str	r0, [r7, #12]
 8000980:	60b9      	str	r1, [r7, #8]
 8000982:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000984:	2300      	movs	r3, #0
 8000986:	617b      	str	r3, [r7, #20]
 8000988:	e00a      	b.n	80009a0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800098a:	f3af 8000 	nop.w
 800098e:	4601      	mov	r1, r0
 8000990:	68bb      	ldr	r3, [r7, #8]
 8000992:	1c5a      	adds	r2, r3, #1
 8000994:	60ba      	str	r2, [r7, #8]
 8000996:	b2ca      	uxtb	r2, r1
 8000998:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	3301      	adds	r3, #1
 800099e:	617b      	str	r3, [r7, #20]
 80009a0:	697a      	ldr	r2, [r7, #20]
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	429a      	cmp	r2, r3
 80009a6:	dbf0      	blt.n	800098a <_read+0x12>
  }

  return len;
 80009a8:	687b      	ldr	r3, [r7, #4]
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	3718      	adds	r7, #24
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}

080009b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009b2:	b580      	push	{r7, lr}
 80009b4:	b086      	sub	sp, #24
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	60f8      	str	r0, [r7, #12]
 80009ba:	60b9      	str	r1, [r7, #8]
 80009bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009be:	2300      	movs	r3, #0
 80009c0:	617b      	str	r3, [r7, #20]
 80009c2:	e009      	b.n	80009d8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	1c5a      	adds	r2, r3, #1
 80009c8:	60ba      	str	r2, [r7, #8]
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	4618      	mov	r0, r3
 80009ce:	f000 f8c5 	bl	8000b5c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	3301      	adds	r3, #1
 80009d6:	617b      	str	r3, [r7, #20]
 80009d8:	697a      	ldr	r2, [r7, #20]
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	429a      	cmp	r2, r3
 80009de:	dbf1      	blt.n	80009c4 <_write+0x12>
  }
  return len;
 80009e0:	687b      	ldr	r3, [r7, #4]
}
 80009e2:	4618      	mov	r0, r3
 80009e4:	3718      	adds	r7, #24
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}

080009ea <_close>:

int _close(int file)
{
 80009ea:	b480      	push	{r7}
 80009ec:	b083      	sub	sp, #12
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	370c      	adds	r7, #12
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr

08000a02 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a02:	b480      	push	{r7}
 8000a04:	b083      	sub	sp, #12
 8000a06:	af00      	add	r7, sp, #0
 8000a08:	6078      	str	r0, [r7, #4]
 8000a0a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a12:	605a      	str	r2, [r3, #4]
  return 0;
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	370c      	adds	r7, #12
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr

08000a22 <_isatty>:

int _isatty(int file)
{
 8000a22:	b480      	push	{r7}
 8000a24:	b083      	sub	sp, #12
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a2a:	2301      	movs	r3, #1
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	370c      	adds	r7, #12
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr

08000a38 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b085      	sub	sp, #20
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	60f8      	str	r0, [r7, #12]
 8000a40:	60b9      	str	r1, [r7, #8]
 8000a42:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a44:	2300      	movs	r3, #0
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3714      	adds	r7, #20
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
	...

08000a54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b086      	sub	sp, #24
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a5c:	4a14      	ldr	r2, [pc, #80]	; (8000ab0 <_sbrk+0x5c>)
 8000a5e:	4b15      	ldr	r3, [pc, #84]	; (8000ab4 <_sbrk+0x60>)
 8000a60:	1ad3      	subs	r3, r2, r3
 8000a62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a64:	697b      	ldr	r3, [r7, #20]
 8000a66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a68:	4b13      	ldr	r3, [pc, #76]	; (8000ab8 <_sbrk+0x64>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d102      	bne.n	8000a76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a70:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <_sbrk+0x64>)
 8000a72:	4a12      	ldr	r2, [pc, #72]	; (8000abc <_sbrk+0x68>)
 8000a74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a76:	4b10      	ldr	r3, [pc, #64]	; (8000ab8 <_sbrk+0x64>)
 8000a78:	681a      	ldr	r2, [r3, #0]
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	4413      	add	r3, r2
 8000a7e:	693a      	ldr	r2, [r7, #16]
 8000a80:	429a      	cmp	r2, r3
 8000a82:	d207      	bcs.n	8000a94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a84:	f004 fe8a 	bl	800579c <__errno>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	220c      	movs	r2, #12
 8000a8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a92:	e009      	b.n	8000aa8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a94:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <_sbrk+0x64>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a9a:	4b07      	ldr	r3, [pc, #28]	; (8000ab8 <_sbrk+0x64>)
 8000a9c:	681a      	ldr	r2, [r3, #0]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	4413      	add	r3, r2
 8000aa2:	4a05      	ldr	r2, [pc, #20]	; (8000ab8 <_sbrk+0x64>)
 8000aa4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aa6:	68fb      	ldr	r3, [r7, #12]
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	3718      	adds	r7, #24
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	20018000 	.word	0x20018000
 8000ab4:	00000400 	.word	0x00000400
 8000ab8:	200000d4 	.word	0x200000d4
 8000abc:	20004c50 	.word	0x20004c50

08000ac0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ac4:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <SystemInit+0x20>)
 8000ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000aca:	4a05      	ldr	r2, [pc, #20]	; (8000ae0 <SystemInit+0x20>)
 8000acc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ad0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ad4:	bf00      	nop
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	e000ed00 	.word	0xe000ed00

08000ae4 <USART2_UART_TX_Init>:

UART_HandleTypeDef huart2;


void USART2_UART_TX_Init(void)			//For Transmitting data
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000ae8:	4b0e      	ldr	r3, [pc, #56]	; (8000b24 <USART2_UART_TX_Init+0x40>)
 8000aea:	4a0f      	ldr	r2, [pc, #60]	; (8000b28 <USART2_UART_TX_Init+0x44>)
 8000aec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000aee:	4b0d      	ldr	r3, [pc, #52]	; (8000b24 <USART2_UART_TX_Init+0x40>)
 8000af0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000af4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000af6:	4b0b      	ldr	r3, [pc, #44]	; (8000b24 <USART2_UART_TX_Init+0x40>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000afc:	4b09      	ldr	r3, [pc, #36]	; (8000b24 <USART2_UART_TX_Init+0x40>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b02:	4b08      	ldr	r3, [pc, #32]	; (8000b24 <USART2_UART_TX_Init+0x40>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 8000b08:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <USART2_UART_TX_Init+0x40>)
 8000b0a:	2208      	movs	r2, #8
 8000b0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b0e:	4b05      	ldr	r3, [pc, #20]	; (8000b24 <USART2_UART_TX_Init+0x40>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b14:	4b03      	ldr	r3, [pc, #12]	; (8000b24 <USART2_UART_TX_Init+0x40>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b1a:	4802      	ldr	r0, [pc, #8]	; (8000b24 <USART2_UART_TX_Init+0x40>)
 8000b1c:	f001 fa46 	bl	8001fac <HAL_UART_Init>
  {

  }
}
 8000b20:	bf00      	nop
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	200000d8 	.word	0x200000d8
 8000b28:	40004400 	.word	0x40004400

08000b2c <USART2_write>:
  }
}


int USART2_write(int ch)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
	while(!(USART2->SR & 0x0080)){}
 8000b34:	bf00      	nop
 8000b36:	4b08      	ldr	r3, [pc, #32]	; (8000b58 <USART2_write+0x2c>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d0f9      	beq.n	8000b36 <USART2_write+0xa>
	USART2->DR=(ch & 0xFF);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	4a04      	ldr	r2, [pc, #16]	; (8000b58 <USART2_write+0x2c>)
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	6053      	str	r3, [r2, #4]

	return ch;
 8000b4a:	687b      	ldr	r3, [r7, #4]
}
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	370c      	adds	r7, #12
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr
 8000b58:	40004400 	.word	0x40004400

08000b5c <__io_putchar>:
}



int __io_putchar(int ch)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
	USART2_write(ch);
 8000b64:	6878      	ldr	r0, [r7, #4]
 8000b66:	f7ff ffe1 	bl	8000b2c <USART2_write>
	return ch;
 8000b6a:	687b      	ldr	r3, [r7, #4]
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	3708      	adds	r7, #8
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b78:	480d      	ldr	r0, [pc, #52]	; (8000bb0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b7a:	490e      	ldr	r1, [pc, #56]	; (8000bb4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b7c:	4a0e      	ldr	r2, [pc, #56]	; (8000bb8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b80:	e002      	b.n	8000b88 <LoopCopyDataInit>

08000b82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b86:	3304      	adds	r3, #4

08000b88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b8c:	d3f9      	bcc.n	8000b82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b8e:	4a0b      	ldr	r2, [pc, #44]	; (8000bbc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b90:	4c0b      	ldr	r4, [pc, #44]	; (8000bc0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b94:	e001      	b.n	8000b9a <LoopFillZerobss>

08000b96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b98:	3204      	adds	r2, #4

08000b9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b9c:	d3fb      	bcc.n	8000b96 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b9e:	f7ff ff8f 	bl	8000ac0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ba2:	f004 fe01 	bl	80057a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ba6:	f7ff fc99 	bl	80004dc <main>
  bx  lr    
 8000baa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000bac:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000bb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bb4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000bb8:	08005da8 	.word	0x08005da8
  ldr r2, =_sbss
 8000bbc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000bc0:	20004c50 	.word	0x20004c50

08000bc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bc4:	e7fe      	b.n	8000bc4 <ADC_IRQHandler>
	...

08000bc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bcc:	4b0e      	ldr	r3, [pc, #56]	; (8000c08 <HAL_Init+0x40>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a0d      	ldr	r2, [pc, #52]	; (8000c08 <HAL_Init+0x40>)
 8000bd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bd8:	4b0b      	ldr	r3, [pc, #44]	; (8000c08 <HAL_Init+0x40>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a0a      	ldr	r2, [pc, #40]	; (8000c08 <HAL_Init+0x40>)
 8000bde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000be2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000be4:	4b08      	ldr	r3, [pc, #32]	; (8000c08 <HAL_Init+0x40>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a07      	ldr	r2, [pc, #28]	; (8000c08 <HAL_Init+0x40>)
 8000bea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bf0:	2003      	movs	r0, #3
 8000bf2:	f000 f8d8 	bl	8000da6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bf6:	200f      	movs	r0, #15
 8000bf8:	f7ff fe2c 	bl	8000854 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bfc:	f7ff fdb6 	bl	800076c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c00:	2300      	movs	r3, #0
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	40023c00 	.word	0x40023c00

08000c0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c10:	4b06      	ldr	r3, [pc, #24]	; (8000c2c <HAL_IncTick+0x20>)
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	461a      	mov	r2, r3
 8000c16:	4b06      	ldr	r3, [pc, #24]	; (8000c30 <HAL_IncTick+0x24>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4413      	add	r3, r2
 8000c1c:	4a04      	ldr	r2, [pc, #16]	; (8000c30 <HAL_IncTick+0x24>)
 8000c1e:	6013      	str	r3, [r2, #0]
}
 8000c20:	bf00      	nop
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	20000008 	.word	0x20000008
 8000c30:	2000011c 	.word	0x2000011c

08000c34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  return uwTick;
 8000c38:	4b03      	ldr	r3, [pc, #12]	; (8000c48 <HAL_GetTick+0x14>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	2000011c 	.word	0x2000011c

08000c4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b085      	sub	sp, #20
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	f003 0307 	and.w	r3, r3, #7
 8000c5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c5c:	4b0c      	ldr	r3, [pc, #48]	; (8000c90 <__NVIC_SetPriorityGrouping+0x44>)
 8000c5e:	68db      	ldr	r3, [r3, #12]
 8000c60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c62:	68ba      	ldr	r2, [r7, #8]
 8000c64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c68:	4013      	ands	r3, r2
 8000c6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c7e:	4a04      	ldr	r2, [pc, #16]	; (8000c90 <__NVIC_SetPriorityGrouping+0x44>)
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	60d3      	str	r3, [r2, #12]
}
 8000c84:	bf00      	nop
 8000c86:	3714      	adds	r7, #20
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr
 8000c90:	e000ed00 	.word	0xe000ed00

08000c94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c98:	4b04      	ldr	r3, [pc, #16]	; (8000cac <__NVIC_GetPriorityGrouping+0x18>)
 8000c9a:	68db      	ldr	r3, [r3, #12]
 8000c9c:	0a1b      	lsrs	r3, r3, #8
 8000c9e:	f003 0307 	and.w	r3, r3, #7
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	e000ed00 	.word	0xe000ed00

08000cb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	db0b      	blt.n	8000cda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	f003 021f 	and.w	r2, r3, #31
 8000cc8:	4907      	ldr	r1, [pc, #28]	; (8000ce8 <__NVIC_EnableIRQ+0x38>)
 8000cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cce:	095b      	lsrs	r3, r3, #5
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	fa00 f202 	lsl.w	r2, r0, r2
 8000cd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000cda:	bf00      	nop
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	e000e100 	.word	0xe000e100

08000cec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	6039      	str	r1, [r7, #0]
 8000cf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	db0a      	blt.n	8000d16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	b2da      	uxtb	r2, r3
 8000d04:	490c      	ldr	r1, [pc, #48]	; (8000d38 <__NVIC_SetPriority+0x4c>)
 8000d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0a:	0112      	lsls	r2, r2, #4
 8000d0c:	b2d2      	uxtb	r2, r2
 8000d0e:	440b      	add	r3, r1
 8000d10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d14:	e00a      	b.n	8000d2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	b2da      	uxtb	r2, r3
 8000d1a:	4908      	ldr	r1, [pc, #32]	; (8000d3c <__NVIC_SetPriority+0x50>)
 8000d1c:	79fb      	ldrb	r3, [r7, #7]
 8000d1e:	f003 030f 	and.w	r3, r3, #15
 8000d22:	3b04      	subs	r3, #4
 8000d24:	0112      	lsls	r2, r2, #4
 8000d26:	b2d2      	uxtb	r2, r2
 8000d28:	440b      	add	r3, r1
 8000d2a:	761a      	strb	r2, [r3, #24]
}
 8000d2c:	bf00      	nop
 8000d2e:	370c      	adds	r7, #12
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr
 8000d38:	e000e100 	.word	0xe000e100
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b089      	sub	sp, #36	; 0x24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	f003 0307 	and.w	r3, r3, #7
 8000d52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d54:	69fb      	ldr	r3, [r7, #28]
 8000d56:	f1c3 0307 	rsb	r3, r3, #7
 8000d5a:	2b04      	cmp	r3, #4
 8000d5c:	bf28      	it	cs
 8000d5e:	2304      	movcs	r3, #4
 8000d60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	3304      	adds	r3, #4
 8000d66:	2b06      	cmp	r3, #6
 8000d68:	d902      	bls.n	8000d70 <NVIC_EncodePriority+0x30>
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	3b03      	subs	r3, #3
 8000d6e:	e000      	b.n	8000d72 <NVIC_EncodePriority+0x32>
 8000d70:	2300      	movs	r3, #0
 8000d72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d74:	f04f 32ff 	mov.w	r2, #4294967295
 8000d78:	69bb      	ldr	r3, [r7, #24]
 8000d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7e:	43da      	mvns	r2, r3
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	401a      	ands	r2, r3
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d88:	f04f 31ff 	mov.w	r1, #4294967295
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d92:	43d9      	mvns	r1, r3
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d98:	4313      	orrs	r3, r2
         );
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3724      	adds	r7, #36	; 0x24
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr

08000da6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b082      	sub	sp, #8
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dae:	6878      	ldr	r0, [r7, #4]
 8000db0:	f7ff ff4c 	bl	8000c4c <__NVIC_SetPriorityGrouping>
}
 8000db4:	bf00      	nop
 8000db6:	3708      	adds	r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}

08000dbc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b086      	sub	sp, #24
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	60b9      	str	r1, [r7, #8]
 8000dc6:	607a      	str	r2, [r7, #4]
 8000dc8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dce:	f7ff ff61 	bl	8000c94 <__NVIC_GetPriorityGrouping>
 8000dd2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	68b9      	ldr	r1, [r7, #8]
 8000dd8:	6978      	ldr	r0, [r7, #20]
 8000dda:	f7ff ffb1 	bl	8000d40 <NVIC_EncodePriority>
 8000dde:	4602      	mov	r2, r0
 8000de0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000de4:	4611      	mov	r1, r2
 8000de6:	4618      	mov	r0, r3
 8000de8:	f7ff ff80 	bl	8000cec <__NVIC_SetPriority>
}
 8000dec:	bf00      	nop
 8000dee:	3718      	adds	r7, #24
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e02:	4618      	mov	r0, r3
 8000e04:	f7ff ff54 	bl	8000cb0 <__NVIC_EnableIRQ>
}
 8000e08:	bf00      	nop
 8000e0a:	3708      	adds	r7, #8
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b089      	sub	sp, #36	; 0x24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e22:	2300      	movs	r3, #0
 8000e24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e26:	2300      	movs	r3, #0
 8000e28:	61fb      	str	r3, [r7, #28]
 8000e2a:	e159      	b.n	80010e0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	fa02 f303 	lsl.w	r3, r2, r3
 8000e34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	697a      	ldr	r2, [r7, #20]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	429a      	cmp	r2, r3
 8000e46:	f040 8148 	bne.w	80010da <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	f003 0303 	and.w	r3, r3, #3
 8000e52:	2b01      	cmp	r3, #1
 8000e54:	d005      	beq.n	8000e62 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e5e:	2b02      	cmp	r3, #2
 8000e60:	d130      	bne.n	8000ec4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	689b      	ldr	r3, [r3, #8]
 8000e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	005b      	lsls	r3, r3, #1
 8000e6c:	2203      	movs	r2, #3
 8000e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e72:	43db      	mvns	r3, r3
 8000e74:	69ba      	ldr	r2, [r7, #24]
 8000e76:	4013      	ands	r3, r2
 8000e78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	68da      	ldr	r2, [r3, #12]
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	005b      	lsls	r3, r3, #1
 8000e82:	fa02 f303 	lsl.w	r3, r2, r3
 8000e86:	69ba      	ldr	r2, [r7, #24]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	69ba      	ldr	r2, [r7, #24]
 8000e90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e98:	2201      	movs	r2, #1
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	43db      	mvns	r3, r3
 8000ea2:	69ba      	ldr	r2, [r7, #24]
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	091b      	lsrs	r3, r3, #4
 8000eae:	f003 0201 	and.w	r2, r3, #1
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb8:	69ba      	ldr	r2, [r7, #24]
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	69ba      	ldr	r2, [r7, #24]
 8000ec2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	f003 0303 	and.w	r3, r3, #3
 8000ecc:	2b03      	cmp	r3, #3
 8000ece:	d017      	beq.n	8000f00 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	68db      	ldr	r3, [r3, #12]
 8000ed4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	005b      	lsls	r3, r3, #1
 8000eda:	2203      	movs	r2, #3
 8000edc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee0:	43db      	mvns	r3, r3
 8000ee2:	69ba      	ldr	r2, [r7, #24]
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	689a      	ldr	r2, [r3, #8]
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	69ba      	ldr	r2, [r7, #24]
 8000efe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	f003 0303 	and.w	r3, r3, #3
 8000f08:	2b02      	cmp	r3, #2
 8000f0a:	d123      	bne.n	8000f54 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f0c:	69fb      	ldr	r3, [r7, #28]
 8000f0e:	08da      	lsrs	r2, r3, #3
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	3208      	adds	r2, #8
 8000f14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f18:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	f003 0307 	and.w	r3, r3, #7
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	220f      	movs	r2, #15
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	69ba      	ldr	r2, [r7, #24]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	691a      	ldr	r2, [r3, #16]
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	f003 0307 	and.w	r3, r3, #7
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	69ba      	ldr	r2, [r7, #24]
 8000f42:	4313      	orrs	r3, r2
 8000f44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	08da      	lsrs	r2, r3, #3
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	3208      	adds	r2, #8
 8000f4e:	69b9      	ldr	r1, [r7, #24]
 8000f50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	2203      	movs	r2, #3
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	43db      	mvns	r3, r3
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	f003 0203 	and.w	r2, r3, #3
 8000f74:	69fb      	ldr	r3, [r7, #28]
 8000f76:	005b      	lsls	r3, r3, #1
 8000f78:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	f000 80a2 	beq.w	80010da <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	4b57      	ldr	r3, [pc, #348]	; (80010f8 <HAL_GPIO_Init+0x2e8>)
 8000f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f9e:	4a56      	ldr	r2, [pc, #344]	; (80010f8 <HAL_GPIO_Init+0x2e8>)
 8000fa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fa4:	6453      	str	r3, [r2, #68]	; 0x44
 8000fa6:	4b54      	ldr	r3, [pc, #336]	; (80010f8 <HAL_GPIO_Init+0x2e8>)
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000faa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fb2:	4a52      	ldr	r2, [pc, #328]	; (80010fc <HAL_GPIO_Init+0x2ec>)
 8000fb4:	69fb      	ldr	r3, [r7, #28]
 8000fb6:	089b      	lsrs	r3, r3, #2
 8000fb8:	3302      	adds	r3, #2
 8000fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fc0:	69fb      	ldr	r3, [r7, #28]
 8000fc2:	f003 0303 	and.w	r3, r3, #3
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	220f      	movs	r2, #15
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a49      	ldr	r2, [pc, #292]	; (8001100 <HAL_GPIO_Init+0x2f0>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d019      	beq.n	8001012 <HAL_GPIO_Init+0x202>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a48      	ldr	r2, [pc, #288]	; (8001104 <HAL_GPIO_Init+0x2f4>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d013      	beq.n	800100e <HAL_GPIO_Init+0x1fe>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a47      	ldr	r2, [pc, #284]	; (8001108 <HAL_GPIO_Init+0x2f8>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d00d      	beq.n	800100a <HAL_GPIO_Init+0x1fa>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a46      	ldr	r2, [pc, #280]	; (800110c <HAL_GPIO_Init+0x2fc>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d007      	beq.n	8001006 <HAL_GPIO_Init+0x1f6>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4a45      	ldr	r2, [pc, #276]	; (8001110 <HAL_GPIO_Init+0x300>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d101      	bne.n	8001002 <HAL_GPIO_Init+0x1f2>
 8000ffe:	2304      	movs	r3, #4
 8001000:	e008      	b.n	8001014 <HAL_GPIO_Init+0x204>
 8001002:	2307      	movs	r3, #7
 8001004:	e006      	b.n	8001014 <HAL_GPIO_Init+0x204>
 8001006:	2303      	movs	r3, #3
 8001008:	e004      	b.n	8001014 <HAL_GPIO_Init+0x204>
 800100a:	2302      	movs	r3, #2
 800100c:	e002      	b.n	8001014 <HAL_GPIO_Init+0x204>
 800100e:	2301      	movs	r3, #1
 8001010:	e000      	b.n	8001014 <HAL_GPIO_Init+0x204>
 8001012:	2300      	movs	r3, #0
 8001014:	69fa      	ldr	r2, [r7, #28]
 8001016:	f002 0203 	and.w	r2, r2, #3
 800101a:	0092      	lsls	r2, r2, #2
 800101c:	4093      	lsls	r3, r2
 800101e:	69ba      	ldr	r2, [r7, #24]
 8001020:	4313      	orrs	r3, r2
 8001022:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001024:	4935      	ldr	r1, [pc, #212]	; (80010fc <HAL_GPIO_Init+0x2ec>)
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	089b      	lsrs	r3, r3, #2
 800102a:	3302      	adds	r3, #2
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001032:	4b38      	ldr	r3, [pc, #224]	; (8001114 <HAL_GPIO_Init+0x304>)
 8001034:	689b      	ldr	r3, [r3, #8]
 8001036:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	43db      	mvns	r3, r3
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	4013      	ands	r3, r2
 8001040:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800104a:	2b00      	cmp	r3, #0
 800104c:	d003      	beq.n	8001056 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800104e:	69ba      	ldr	r2, [r7, #24]
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	4313      	orrs	r3, r2
 8001054:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001056:	4a2f      	ldr	r2, [pc, #188]	; (8001114 <HAL_GPIO_Init+0x304>)
 8001058:	69bb      	ldr	r3, [r7, #24]
 800105a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800105c:	4b2d      	ldr	r3, [pc, #180]	; (8001114 <HAL_GPIO_Init+0x304>)
 800105e:	68db      	ldr	r3, [r3, #12]
 8001060:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	43db      	mvns	r3, r3
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	4013      	ands	r3, r2
 800106a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001074:	2b00      	cmp	r3, #0
 8001076:	d003      	beq.n	8001080 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	4313      	orrs	r3, r2
 800107e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001080:	4a24      	ldr	r2, [pc, #144]	; (8001114 <HAL_GPIO_Init+0x304>)
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001086:	4b23      	ldr	r3, [pc, #140]	; (8001114 <HAL_GPIO_Init+0x304>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	43db      	mvns	r3, r3
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	4013      	ands	r3, r2
 8001094:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d003      	beq.n	80010aa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	4313      	orrs	r3, r2
 80010a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010aa:	4a1a      	ldr	r2, [pc, #104]	; (8001114 <HAL_GPIO_Init+0x304>)
 80010ac:	69bb      	ldr	r3, [r7, #24]
 80010ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010b0:	4b18      	ldr	r3, [pc, #96]	; (8001114 <HAL_GPIO_Init+0x304>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	43db      	mvns	r3, r3
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	4013      	ands	r3, r2
 80010be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d003      	beq.n	80010d4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	4313      	orrs	r3, r2
 80010d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010d4:	4a0f      	ldr	r2, [pc, #60]	; (8001114 <HAL_GPIO_Init+0x304>)
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	3301      	adds	r3, #1
 80010de:	61fb      	str	r3, [r7, #28]
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	2b0f      	cmp	r3, #15
 80010e4:	f67f aea2 	bls.w	8000e2c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010e8:	bf00      	nop
 80010ea:	bf00      	nop
 80010ec:	3724      	adds	r7, #36	; 0x24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	40023800 	.word	0x40023800
 80010fc:	40013800 	.word	0x40013800
 8001100:	40020000 	.word	0x40020000
 8001104:	40020400 	.word	0x40020400
 8001108:	40020800 	.word	0x40020800
 800110c:	40020c00 	.word	0x40020c00
 8001110:	40021000 	.word	0x40021000
 8001114:	40013c00 	.word	0x40013c00

08001118 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d101      	bne.n	800112a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001126:	2301      	movs	r3, #1
 8001128:	e267      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f003 0301 	and.w	r3, r3, #1
 8001132:	2b00      	cmp	r3, #0
 8001134:	d075      	beq.n	8001222 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001136:	4b88      	ldr	r3, [pc, #544]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	f003 030c 	and.w	r3, r3, #12
 800113e:	2b04      	cmp	r3, #4
 8001140:	d00c      	beq.n	800115c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001142:	4b85      	ldr	r3, [pc, #532]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 8001144:	689b      	ldr	r3, [r3, #8]
 8001146:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800114a:	2b08      	cmp	r3, #8
 800114c:	d112      	bne.n	8001174 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800114e:	4b82      	ldr	r3, [pc, #520]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001156:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800115a:	d10b      	bne.n	8001174 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800115c:	4b7e      	ldr	r3, [pc, #504]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001164:	2b00      	cmp	r3, #0
 8001166:	d05b      	beq.n	8001220 <HAL_RCC_OscConfig+0x108>
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d157      	bne.n	8001220 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001170:	2301      	movs	r3, #1
 8001172:	e242      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800117c:	d106      	bne.n	800118c <HAL_RCC_OscConfig+0x74>
 800117e:	4b76      	ldr	r3, [pc, #472]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4a75      	ldr	r2, [pc, #468]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 8001184:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001188:	6013      	str	r3, [r2, #0]
 800118a:	e01d      	b.n	80011c8 <HAL_RCC_OscConfig+0xb0>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001194:	d10c      	bne.n	80011b0 <HAL_RCC_OscConfig+0x98>
 8001196:	4b70      	ldr	r3, [pc, #448]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a6f      	ldr	r2, [pc, #444]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 800119c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011a0:	6013      	str	r3, [r2, #0]
 80011a2:	4b6d      	ldr	r3, [pc, #436]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a6c      	ldr	r2, [pc, #432]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 80011a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011ac:	6013      	str	r3, [r2, #0]
 80011ae:	e00b      	b.n	80011c8 <HAL_RCC_OscConfig+0xb0>
 80011b0:	4b69      	ldr	r3, [pc, #420]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a68      	ldr	r2, [pc, #416]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 80011b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011ba:	6013      	str	r3, [r2, #0]
 80011bc:	4b66      	ldr	r3, [pc, #408]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a65      	ldr	r2, [pc, #404]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 80011c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d013      	beq.n	80011f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011d0:	f7ff fd30 	bl	8000c34 <HAL_GetTick>
 80011d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011d6:	e008      	b.n	80011ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011d8:	f7ff fd2c 	bl	8000c34 <HAL_GetTick>
 80011dc:	4602      	mov	r2, r0
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	2b64      	cmp	r3, #100	; 0x64
 80011e4:	d901      	bls.n	80011ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80011e6:	2303      	movs	r3, #3
 80011e8:	e207      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011ea:	4b5b      	ldr	r3, [pc, #364]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d0f0      	beq.n	80011d8 <HAL_RCC_OscConfig+0xc0>
 80011f6:	e014      	b.n	8001222 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f8:	f7ff fd1c 	bl	8000c34 <HAL_GetTick>
 80011fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011fe:	e008      	b.n	8001212 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001200:	f7ff fd18 	bl	8000c34 <HAL_GetTick>
 8001204:	4602      	mov	r2, r0
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	2b64      	cmp	r3, #100	; 0x64
 800120c:	d901      	bls.n	8001212 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800120e:	2303      	movs	r3, #3
 8001210:	e1f3      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001212:	4b51      	ldr	r3, [pc, #324]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d1f0      	bne.n	8001200 <HAL_RCC_OscConfig+0xe8>
 800121e:	e000      	b.n	8001222 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001220:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f003 0302 	and.w	r3, r3, #2
 800122a:	2b00      	cmp	r3, #0
 800122c:	d063      	beq.n	80012f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800122e:	4b4a      	ldr	r3, [pc, #296]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	f003 030c 	and.w	r3, r3, #12
 8001236:	2b00      	cmp	r3, #0
 8001238:	d00b      	beq.n	8001252 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800123a:	4b47      	ldr	r3, [pc, #284]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001242:	2b08      	cmp	r3, #8
 8001244:	d11c      	bne.n	8001280 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001246:	4b44      	ldr	r3, [pc, #272]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d116      	bne.n	8001280 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001252:	4b41      	ldr	r3, [pc, #260]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0302 	and.w	r3, r3, #2
 800125a:	2b00      	cmp	r3, #0
 800125c:	d005      	beq.n	800126a <HAL_RCC_OscConfig+0x152>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	68db      	ldr	r3, [r3, #12]
 8001262:	2b01      	cmp	r3, #1
 8001264:	d001      	beq.n	800126a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e1c7      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800126a:	4b3b      	ldr	r3, [pc, #236]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	691b      	ldr	r3, [r3, #16]
 8001276:	00db      	lsls	r3, r3, #3
 8001278:	4937      	ldr	r1, [pc, #220]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 800127a:	4313      	orrs	r3, r2
 800127c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800127e:	e03a      	b.n	80012f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d020      	beq.n	80012ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001288:	4b34      	ldr	r3, [pc, #208]	; (800135c <HAL_RCC_OscConfig+0x244>)
 800128a:	2201      	movs	r2, #1
 800128c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800128e:	f7ff fcd1 	bl	8000c34 <HAL_GetTick>
 8001292:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001294:	e008      	b.n	80012a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001296:	f7ff fccd 	bl	8000c34 <HAL_GetTick>
 800129a:	4602      	mov	r2, r0
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d901      	bls.n	80012a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	e1a8      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012a8:	4b2b      	ldr	r3, [pc, #172]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f003 0302 	and.w	r3, r3, #2
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d0f0      	beq.n	8001296 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012b4:	4b28      	ldr	r3, [pc, #160]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	691b      	ldr	r3, [r3, #16]
 80012c0:	00db      	lsls	r3, r3, #3
 80012c2:	4925      	ldr	r1, [pc, #148]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 80012c4:	4313      	orrs	r3, r2
 80012c6:	600b      	str	r3, [r1, #0]
 80012c8:	e015      	b.n	80012f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012ca:	4b24      	ldr	r3, [pc, #144]	; (800135c <HAL_RCC_OscConfig+0x244>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012d0:	f7ff fcb0 	bl	8000c34 <HAL_GetTick>
 80012d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012d6:	e008      	b.n	80012ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012d8:	f7ff fcac 	bl	8000c34 <HAL_GetTick>
 80012dc:	4602      	mov	r2, r0
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	2b02      	cmp	r3, #2
 80012e4:	d901      	bls.n	80012ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80012e6:	2303      	movs	r3, #3
 80012e8:	e187      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012ea:	4b1b      	ldr	r3, [pc, #108]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d1f0      	bne.n	80012d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 0308 	and.w	r3, r3, #8
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d036      	beq.n	8001370 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	695b      	ldr	r3, [r3, #20]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d016      	beq.n	8001338 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800130a:	4b15      	ldr	r3, [pc, #84]	; (8001360 <HAL_RCC_OscConfig+0x248>)
 800130c:	2201      	movs	r2, #1
 800130e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001310:	f7ff fc90 	bl	8000c34 <HAL_GetTick>
 8001314:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001316:	e008      	b.n	800132a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001318:	f7ff fc8c 	bl	8000c34 <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b02      	cmp	r3, #2
 8001324:	d901      	bls.n	800132a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e167      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800132a:	4b0b      	ldr	r3, [pc, #44]	; (8001358 <HAL_RCC_OscConfig+0x240>)
 800132c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800132e:	f003 0302 	and.w	r3, r3, #2
 8001332:	2b00      	cmp	r3, #0
 8001334:	d0f0      	beq.n	8001318 <HAL_RCC_OscConfig+0x200>
 8001336:	e01b      	b.n	8001370 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001338:	4b09      	ldr	r3, [pc, #36]	; (8001360 <HAL_RCC_OscConfig+0x248>)
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800133e:	f7ff fc79 	bl	8000c34 <HAL_GetTick>
 8001342:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001344:	e00e      	b.n	8001364 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001346:	f7ff fc75 	bl	8000c34 <HAL_GetTick>
 800134a:	4602      	mov	r2, r0
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	2b02      	cmp	r3, #2
 8001352:	d907      	bls.n	8001364 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001354:	2303      	movs	r3, #3
 8001356:	e150      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
 8001358:	40023800 	.word	0x40023800
 800135c:	42470000 	.word	0x42470000
 8001360:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001364:	4b88      	ldr	r3, [pc, #544]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 8001366:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001368:	f003 0302 	and.w	r3, r3, #2
 800136c:	2b00      	cmp	r3, #0
 800136e:	d1ea      	bne.n	8001346 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f003 0304 	and.w	r3, r3, #4
 8001378:	2b00      	cmp	r3, #0
 800137a:	f000 8097 	beq.w	80014ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800137e:	2300      	movs	r3, #0
 8001380:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001382:	4b81      	ldr	r3, [pc, #516]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 8001384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d10f      	bne.n	80013ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	60bb      	str	r3, [r7, #8]
 8001392:	4b7d      	ldr	r3, [pc, #500]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 8001394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001396:	4a7c      	ldr	r2, [pc, #496]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 8001398:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800139c:	6413      	str	r3, [r2, #64]	; 0x40
 800139e:	4b7a      	ldr	r3, [pc, #488]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 80013a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013a6:	60bb      	str	r3, [r7, #8]
 80013a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013aa:	2301      	movs	r3, #1
 80013ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ae:	4b77      	ldr	r3, [pc, #476]	; (800158c <HAL_RCC_OscConfig+0x474>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d118      	bne.n	80013ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013ba:	4b74      	ldr	r3, [pc, #464]	; (800158c <HAL_RCC_OscConfig+0x474>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a73      	ldr	r2, [pc, #460]	; (800158c <HAL_RCC_OscConfig+0x474>)
 80013c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013c6:	f7ff fc35 	bl	8000c34 <HAL_GetTick>
 80013ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013cc:	e008      	b.n	80013e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013ce:	f7ff fc31 	bl	8000c34 <HAL_GetTick>
 80013d2:	4602      	mov	r2, r0
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d901      	bls.n	80013e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80013dc:	2303      	movs	r3, #3
 80013de:	e10c      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013e0:	4b6a      	ldr	r3, [pc, #424]	; (800158c <HAL_RCC_OscConfig+0x474>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d0f0      	beq.n	80013ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d106      	bne.n	8001402 <HAL_RCC_OscConfig+0x2ea>
 80013f4:	4b64      	ldr	r3, [pc, #400]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 80013f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013f8:	4a63      	ldr	r2, [pc, #396]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 80013fa:	f043 0301 	orr.w	r3, r3, #1
 80013fe:	6713      	str	r3, [r2, #112]	; 0x70
 8001400:	e01c      	b.n	800143c <HAL_RCC_OscConfig+0x324>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	2b05      	cmp	r3, #5
 8001408:	d10c      	bne.n	8001424 <HAL_RCC_OscConfig+0x30c>
 800140a:	4b5f      	ldr	r3, [pc, #380]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 800140c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800140e:	4a5e      	ldr	r2, [pc, #376]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 8001410:	f043 0304 	orr.w	r3, r3, #4
 8001414:	6713      	str	r3, [r2, #112]	; 0x70
 8001416:	4b5c      	ldr	r3, [pc, #368]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 8001418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800141a:	4a5b      	ldr	r2, [pc, #364]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 800141c:	f043 0301 	orr.w	r3, r3, #1
 8001420:	6713      	str	r3, [r2, #112]	; 0x70
 8001422:	e00b      	b.n	800143c <HAL_RCC_OscConfig+0x324>
 8001424:	4b58      	ldr	r3, [pc, #352]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 8001426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001428:	4a57      	ldr	r2, [pc, #348]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 800142a:	f023 0301 	bic.w	r3, r3, #1
 800142e:	6713      	str	r3, [r2, #112]	; 0x70
 8001430:	4b55      	ldr	r3, [pc, #340]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 8001432:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001434:	4a54      	ldr	r2, [pc, #336]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 8001436:	f023 0304 	bic.w	r3, r3, #4
 800143a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d015      	beq.n	8001470 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001444:	f7ff fbf6 	bl	8000c34 <HAL_GetTick>
 8001448:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800144a:	e00a      	b.n	8001462 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800144c:	f7ff fbf2 	bl	8000c34 <HAL_GetTick>
 8001450:	4602      	mov	r2, r0
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	f241 3288 	movw	r2, #5000	; 0x1388
 800145a:	4293      	cmp	r3, r2
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e0cb      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001462:	4b49      	ldr	r3, [pc, #292]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 8001464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	2b00      	cmp	r3, #0
 800146c:	d0ee      	beq.n	800144c <HAL_RCC_OscConfig+0x334>
 800146e:	e014      	b.n	800149a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001470:	f7ff fbe0 	bl	8000c34 <HAL_GetTick>
 8001474:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001476:	e00a      	b.n	800148e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001478:	f7ff fbdc 	bl	8000c34 <HAL_GetTick>
 800147c:	4602      	mov	r2, r0
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	1ad3      	subs	r3, r2, r3
 8001482:	f241 3288 	movw	r2, #5000	; 0x1388
 8001486:	4293      	cmp	r3, r2
 8001488:	d901      	bls.n	800148e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800148a:	2303      	movs	r3, #3
 800148c:	e0b5      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800148e:	4b3e      	ldr	r3, [pc, #248]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 8001490:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	2b00      	cmp	r3, #0
 8001498:	d1ee      	bne.n	8001478 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800149a:	7dfb      	ldrb	r3, [r7, #23]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d105      	bne.n	80014ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014a0:	4b39      	ldr	r3, [pc, #228]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 80014a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a4:	4a38      	ldr	r2, [pc, #224]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 80014a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014aa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	699b      	ldr	r3, [r3, #24]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	f000 80a1 	beq.w	80015f8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014b6:	4b34      	ldr	r3, [pc, #208]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	f003 030c 	and.w	r3, r3, #12
 80014be:	2b08      	cmp	r3, #8
 80014c0:	d05c      	beq.n	800157c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	699b      	ldr	r3, [r3, #24]
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d141      	bne.n	800154e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014ca:	4b31      	ldr	r3, [pc, #196]	; (8001590 <HAL_RCC_OscConfig+0x478>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d0:	f7ff fbb0 	bl	8000c34 <HAL_GetTick>
 80014d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014d6:	e008      	b.n	80014ea <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014d8:	f7ff fbac 	bl	8000c34 <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e087      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014ea:	4b27      	ldr	r3, [pc, #156]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d1f0      	bne.n	80014d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	69da      	ldr	r2, [r3, #28]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6a1b      	ldr	r3, [r3, #32]
 80014fe:	431a      	orrs	r2, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001504:	019b      	lsls	r3, r3, #6
 8001506:	431a      	orrs	r2, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800150c:	085b      	lsrs	r3, r3, #1
 800150e:	3b01      	subs	r3, #1
 8001510:	041b      	lsls	r3, r3, #16
 8001512:	431a      	orrs	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001518:	061b      	lsls	r3, r3, #24
 800151a:	491b      	ldr	r1, [pc, #108]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 800151c:	4313      	orrs	r3, r2
 800151e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001520:	4b1b      	ldr	r3, [pc, #108]	; (8001590 <HAL_RCC_OscConfig+0x478>)
 8001522:	2201      	movs	r2, #1
 8001524:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001526:	f7ff fb85 	bl	8000c34 <HAL_GetTick>
 800152a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800152c:	e008      	b.n	8001540 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800152e:	f7ff fb81 	bl	8000c34 <HAL_GetTick>
 8001532:	4602      	mov	r2, r0
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	2b02      	cmp	r3, #2
 800153a:	d901      	bls.n	8001540 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800153c:	2303      	movs	r3, #3
 800153e:	e05c      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001540:	4b11      	ldr	r3, [pc, #68]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d0f0      	beq.n	800152e <HAL_RCC_OscConfig+0x416>
 800154c:	e054      	b.n	80015f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800154e:	4b10      	ldr	r3, [pc, #64]	; (8001590 <HAL_RCC_OscConfig+0x478>)
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001554:	f7ff fb6e 	bl	8000c34 <HAL_GetTick>
 8001558:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800155a:	e008      	b.n	800156e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800155c:	f7ff fb6a 	bl	8000c34 <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	2b02      	cmp	r3, #2
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e045      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800156e:	4b06      	ldr	r3, [pc, #24]	; (8001588 <HAL_RCC_OscConfig+0x470>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d1f0      	bne.n	800155c <HAL_RCC_OscConfig+0x444>
 800157a:	e03d      	b.n	80015f8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	2b01      	cmp	r3, #1
 8001582:	d107      	bne.n	8001594 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e038      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
 8001588:	40023800 	.word	0x40023800
 800158c:	40007000 	.word	0x40007000
 8001590:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001594:	4b1b      	ldr	r3, [pc, #108]	; (8001604 <HAL_RCC_OscConfig+0x4ec>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	699b      	ldr	r3, [r3, #24]
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d028      	beq.n	80015f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d121      	bne.n	80015f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d11a      	bne.n	80015f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80015be:	68fa      	ldr	r2, [r7, #12]
 80015c0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80015c4:	4013      	ands	r3, r2
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80015ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d111      	bne.n	80015f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015da:	085b      	lsrs	r3, r3, #1
 80015dc:	3b01      	subs	r3, #1
 80015de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d107      	bne.n	80015f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d001      	beq.n	80015f8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e000      	b.n	80015fa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3718      	adds	r7, #24
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40023800 	.word	0x40023800

08001608 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d101      	bne.n	800161c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e0cc      	b.n	80017b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800161c:	4b68      	ldr	r3, [pc, #416]	; (80017c0 <HAL_RCC_ClockConfig+0x1b8>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 0307 	and.w	r3, r3, #7
 8001624:	683a      	ldr	r2, [r7, #0]
 8001626:	429a      	cmp	r2, r3
 8001628:	d90c      	bls.n	8001644 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800162a:	4b65      	ldr	r3, [pc, #404]	; (80017c0 <HAL_RCC_ClockConfig+0x1b8>)
 800162c:	683a      	ldr	r2, [r7, #0]
 800162e:	b2d2      	uxtb	r2, r2
 8001630:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001632:	4b63      	ldr	r3, [pc, #396]	; (80017c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 0307 	and.w	r3, r3, #7
 800163a:	683a      	ldr	r2, [r7, #0]
 800163c:	429a      	cmp	r2, r3
 800163e:	d001      	beq.n	8001644 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e0b8      	b.n	80017b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 0302 	and.w	r3, r3, #2
 800164c:	2b00      	cmp	r3, #0
 800164e:	d020      	beq.n	8001692 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 0304 	and.w	r3, r3, #4
 8001658:	2b00      	cmp	r3, #0
 800165a:	d005      	beq.n	8001668 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800165c:	4b59      	ldr	r3, [pc, #356]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	4a58      	ldr	r2, [pc, #352]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001662:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001666:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 0308 	and.w	r3, r3, #8
 8001670:	2b00      	cmp	r3, #0
 8001672:	d005      	beq.n	8001680 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001674:	4b53      	ldr	r3, [pc, #332]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001676:	689b      	ldr	r3, [r3, #8]
 8001678:	4a52      	ldr	r2, [pc, #328]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 800167a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800167e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001680:	4b50      	ldr	r3, [pc, #320]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	494d      	ldr	r1, [pc, #308]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 800168e:	4313      	orrs	r3, r2
 8001690:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	2b00      	cmp	r3, #0
 800169c:	d044      	beq.n	8001728 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d107      	bne.n	80016b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016a6:	4b47      	ldr	r3, [pc, #284]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d119      	bne.n	80016e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e07f      	b.n	80017b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d003      	beq.n	80016c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016c2:	2b03      	cmp	r3, #3
 80016c4:	d107      	bne.n	80016d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016c6:	4b3f      	ldr	r3, [pc, #252]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d109      	bne.n	80016e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e06f      	b.n	80017b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016d6:	4b3b      	ldr	r3, [pc, #236]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d101      	bne.n	80016e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e067      	b.n	80017b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016e6:	4b37      	ldr	r3, [pc, #220]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	f023 0203 	bic.w	r2, r3, #3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	4934      	ldr	r1, [pc, #208]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 80016f4:	4313      	orrs	r3, r2
 80016f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016f8:	f7ff fa9c 	bl	8000c34 <HAL_GetTick>
 80016fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016fe:	e00a      	b.n	8001716 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001700:	f7ff fa98 	bl	8000c34 <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	f241 3288 	movw	r2, #5000	; 0x1388
 800170e:	4293      	cmp	r3, r2
 8001710:	d901      	bls.n	8001716 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	e04f      	b.n	80017b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001716:	4b2b      	ldr	r3, [pc, #172]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	f003 020c 	and.w	r2, r3, #12
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	429a      	cmp	r2, r3
 8001726:	d1eb      	bne.n	8001700 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001728:	4b25      	ldr	r3, [pc, #148]	; (80017c0 <HAL_RCC_ClockConfig+0x1b8>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f003 0307 	and.w	r3, r3, #7
 8001730:	683a      	ldr	r2, [r7, #0]
 8001732:	429a      	cmp	r2, r3
 8001734:	d20c      	bcs.n	8001750 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001736:	4b22      	ldr	r3, [pc, #136]	; (80017c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001738:	683a      	ldr	r2, [r7, #0]
 800173a:	b2d2      	uxtb	r2, r2
 800173c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800173e:	4b20      	ldr	r3, [pc, #128]	; (80017c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f003 0307 	and.w	r3, r3, #7
 8001746:	683a      	ldr	r2, [r7, #0]
 8001748:	429a      	cmp	r2, r3
 800174a:	d001      	beq.n	8001750 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	e032      	b.n	80017b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 0304 	and.w	r3, r3, #4
 8001758:	2b00      	cmp	r3, #0
 800175a:	d008      	beq.n	800176e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800175c:	4b19      	ldr	r3, [pc, #100]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	4916      	ldr	r1, [pc, #88]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 800176a:	4313      	orrs	r3, r2
 800176c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 0308 	and.w	r3, r3, #8
 8001776:	2b00      	cmp	r3, #0
 8001778:	d009      	beq.n	800178e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800177a:	4b12      	ldr	r3, [pc, #72]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	691b      	ldr	r3, [r3, #16]
 8001786:	00db      	lsls	r3, r3, #3
 8001788:	490e      	ldr	r1, [pc, #56]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 800178a:	4313      	orrs	r3, r2
 800178c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800178e:	f000 f821 	bl	80017d4 <HAL_RCC_GetSysClockFreq>
 8001792:	4602      	mov	r2, r0
 8001794:	4b0b      	ldr	r3, [pc, #44]	; (80017c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	091b      	lsrs	r3, r3, #4
 800179a:	f003 030f 	and.w	r3, r3, #15
 800179e:	490a      	ldr	r1, [pc, #40]	; (80017c8 <HAL_RCC_ClockConfig+0x1c0>)
 80017a0:	5ccb      	ldrb	r3, [r1, r3]
 80017a2:	fa22 f303 	lsr.w	r3, r2, r3
 80017a6:	4a09      	ldr	r2, [pc, #36]	; (80017cc <HAL_RCC_ClockConfig+0x1c4>)
 80017a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80017aa:	4b09      	ldr	r3, [pc, #36]	; (80017d0 <HAL_RCC_ClockConfig+0x1c8>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7ff f850 	bl	8000854 <HAL_InitTick>

  return HAL_OK;
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40023c00 	.word	0x40023c00
 80017c4:	40023800 	.word	0x40023800
 80017c8:	08005d80 	.word	0x08005d80
 80017cc:	20000000 	.word	0x20000000
 80017d0:	20000004 	.word	0x20000004

080017d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017d8:	b094      	sub	sp, #80	; 0x50
 80017da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80017dc:	2300      	movs	r3, #0
 80017de:	647b      	str	r3, [r7, #68]	; 0x44
 80017e0:	2300      	movs	r3, #0
 80017e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80017e4:	2300      	movs	r3, #0
 80017e6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80017e8:	2300      	movs	r3, #0
 80017ea:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80017ec:	4b79      	ldr	r3, [pc, #484]	; (80019d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	f003 030c 	and.w	r3, r3, #12
 80017f4:	2b08      	cmp	r3, #8
 80017f6:	d00d      	beq.n	8001814 <HAL_RCC_GetSysClockFreq+0x40>
 80017f8:	2b08      	cmp	r3, #8
 80017fa:	f200 80e1 	bhi.w	80019c0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d002      	beq.n	8001808 <HAL_RCC_GetSysClockFreq+0x34>
 8001802:	2b04      	cmp	r3, #4
 8001804:	d003      	beq.n	800180e <HAL_RCC_GetSysClockFreq+0x3a>
 8001806:	e0db      	b.n	80019c0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001808:	4b73      	ldr	r3, [pc, #460]	; (80019d8 <HAL_RCC_GetSysClockFreq+0x204>)
 800180a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800180c:	e0db      	b.n	80019c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800180e:	4b73      	ldr	r3, [pc, #460]	; (80019dc <HAL_RCC_GetSysClockFreq+0x208>)
 8001810:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001812:	e0d8      	b.n	80019c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001814:	4b6f      	ldr	r3, [pc, #444]	; (80019d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800181c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800181e:	4b6d      	ldr	r3, [pc, #436]	; (80019d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d063      	beq.n	80018f2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800182a:	4b6a      	ldr	r3, [pc, #424]	; (80019d4 <HAL_RCC_GetSysClockFreq+0x200>)
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	099b      	lsrs	r3, r3, #6
 8001830:	2200      	movs	r2, #0
 8001832:	63bb      	str	r3, [r7, #56]	; 0x38
 8001834:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001838:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800183c:	633b      	str	r3, [r7, #48]	; 0x30
 800183e:	2300      	movs	r3, #0
 8001840:	637b      	str	r3, [r7, #52]	; 0x34
 8001842:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001846:	4622      	mov	r2, r4
 8001848:	462b      	mov	r3, r5
 800184a:	f04f 0000 	mov.w	r0, #0
 800184e:	f04f 0100 	mov.w	r1, #0
 8001852:	0159      	lsls	r1, r3, #5
 8001854:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001858:	0150      	lsls	r0, r2, #5
 800185a:	4602      	mov	r2, r0
 800185c:	460b      	mov	r3, r1
 800185e:	4621      	mov	r1, r4
 8001860:	1a51      	subs	r1, r2, r1
 8001862:	6139      	str	r1, [r7, #16]
 8001864:	4629      	mov	r1, r5
 8001866:	eb63 0301 	sbc.w	r3, r3, r1
 800186a:	617b      	str	r3, [r7, #20]
 800186c:	f04f 0200 	mov.w	r2, #0
 8001870:	f04f 0300 	mov.w	r3, #0
 8001874:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001878:	4659      	mov	r1, fp
 800187a:	018b      	lsls	r3, r1, #6
 800187c:	4651      	mov	r1, sl
 800187e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001882:	4651      	mov	r1, sl
 8001884:	018a      	lsls	r2, r1, #6
 8001886:	4651      	mov	r1, sl
 8001888:	ebb2 0801 	subs.w	r8, r2, r1
 800188c:	4659      	mov	r1, fp
 800188e:	eb63 0901 	sbc.w	r9, r3, r1
 8001892:	f04f 0200 	mov.w	r2, #0
 8001896:	f04f 0300 	mov.w	r3, #0
 800189a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800189e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80018a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80018a6:	4690      	mov	r8, r2
 80018a8:	4699      	mov	r9, r3
 80018aa:	4623      	mov	r3, r4
 80018ac:	eb18 0303 	adds.w	r3, r8, r3
 80018b0:	60bb      	str	r3, [r7, #8]
 80018b2:	462b      	mov	r3, r5
 80018b4:	eb49 0303 	adc.w	r3, r9, r3
 80018b8:	60fb      	str	r3, [r7, #12]
 80018ba:	f04f 0200 	mov.w	r2, #0
 80018be:	f04f 0300 	mov.w	r3, #0
 80018c2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80018c6:	4629      	mov	r1, r5
 80018c8:	024b      	lsls	r3, r1, #9
 80018ca:	4621      	mov	r1, r4
 80018cc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80018d0:	4621      	mov	r1, r4
 80018d2:	024a      	lsls	r2, r1, #9
 80018d4:	4610      	mov	r0, r2
 80018d6:	4619      	mov	r1, r3
 80018d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018da:	2200      	movs	r2, #0
 80018dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80018de:	62fa      	str	r2, [r7, #44]	; 0x2c
 80018e0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80018e4:	f7fe fc7c 	bl	80001e0 <__aeabi_uldivmod>
 80018e8:	4602      	mov	r2, r0
 80018ea:	460b      	mov	r3, r1
 80018ec:	4613      	mov	r3, r2
 80018ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80018f0:	e058      	b.n	80019a4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018f2:	4b38      	ldr	r3, [pc, #224]	; (80019d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	099b      	lsrs	r3, r3, #6
 80018f8:	2200      	movs	r2, #0
 80018fa:	4618      	mov	r0, r3
 80018fc:	4611      	mov	r1, r2
 80018fe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001902:	623b      	str	r3, [r7, #32]
 8001904:	2300      	movs	r3, #0
 8001906:	627b      	str	r3, [r7, #36]	; 0x24
 8001908:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800190c:	4642      	mov	r2, r8
 800190e:	464b      	mov	r3, r9
 8001910:	f04f 0000 	mov.w	r0, #0
 8001914:	f04f 0100 	mov.w	r1, #0
 8001918:	0159      	lsls	r1, r3, #5
 800191a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800191e:	0150      	lsls	r0, r2, #5
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4641      	mov	r1, r8
 8001926:	ebb2 0a01 	subs.w	sl, r2, r1
 800192a:	4649      	mov	r1, r9
 800192c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001930:	f04f 0200 	mov.w	r2, #0
 8001934:	f04f 0300 	mov.w	r3, #0
 8001938:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800193c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001940:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001944:	ebb2 040a 	subs.w	r4, r2, sl
 8001948:	eb63 050b 	sbc.w	r5, r3, fp
 800194c:	f04f 0200 	mov.w	r2, #0
 8001950:	f04f 0300 	mov.w	r3, #0
 8001954:	00eb      	lsls	r3, r5, #3
 8001956:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800195a:	00e2      	lsls	r2, r4, #3
 800195c:	4614      	mov	r4, r2
 800195e:	461d      	mov	r5, r3
 8001960:	4643      	mov	r3, r8
 8001962:	18e3      	adds	r3, r4, r3
 8001964:	603b      	str	r3, [r7, #0]
 8001966:	464b      	mov	r3, r9
 8001968:	eb45 0303 	adc.w	r3, r5, r3
 800196c:	607b      	str	r3, [r7, #4]
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	f04f 0300 	mov.w	r3, #0
 8001976:	e9d7 4500 	ldrd	r4, r5, [r7]
 800197a:	4629      	mov	r1, r5
 800197c:	028b      	lsls	r3, r1, #10
 800197e:	4621      	mov	r1, r4
 8001980:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001984:	4621      	mov	r1, r4
 8001986:	028a      	lsls	r2, r1, #10
 8001988:	4610      	mov	r0, r2
 800198a:	4619      	mov	r1, r3
 800198c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800198e:	2200      	movs	r2, #0
 8001990:	61bb      	str	r3, [r7, #24]
 8001992:	61fa      	str	r2, [r7, #28]
 8001994:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001998:	f7fe fc22 	bl	80001e0 <__aeabi_uldivmod>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	4613      	mov	r3, r2
 80019a2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80019a4:	4b0b      	ldr	r3, [pc, #44]	; (80019d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	0c1b      	lsrs	r3, r3, #16
 80019aa:	f003 0303 	and.w	r3, r3, #3
 80019ae:	3301      	adds	r3, #1
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80019b4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80019b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80019bc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80019be:	e002      	b.n	80019c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019c0:	4b05      	ldr	r3, [pc, #20]	; (80019d8 <HAL_RCC_GetSysClockFreq+0x204>)
 80019c2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80019c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3750      	adds	r7, #80	; 0x50
 80019cc:	46bd      	mov	sp, r7
 80019ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019d2:	bf00      	nop
 80019d4:	40023800 	.word	0x40023800
 80019d8:	00f42400 	.word	0x00f42400
 80019dc:	007a1200 	.word	0x007a1200

080019e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019e4:	4b03      	ldr	r3, [pc, #12]	; (80019f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80019e6:	681b      	ldr	r3, [r3, #0]
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	20000000 	.word	0x20000000

080019f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80019fc:	f7ff fff0 	bl	80019e0 <HAL_RCC_GetHCLKFreq>
 8001a00:	4602      	mov	r2, r0
 8001a02:	4b05      	ldr	r3, [pc, #20]	; (8001a18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	0a9b      	lsrs	r3, r3, #10
 8001a08:	f003 0307 	and.w	r3, r3, #7
 8001a0c:	4903      	ldr	r1, [pc, #12]	; (8001a1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a0e:	5ccb      	ldrb	r3, [r1, r3]
 8001a10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40023800 	.word	0x40023800
 8001a1c:	08005d90 	.word	0x08005d90

08001a20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001a24:	f7ff ffdc 	bl	80019e0 <HAL_RCC_GetHCLKFreq>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	4b05      	ldr	r3, [pc, #20]	; (8001a40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	0b5b      	lsrs	r3, r3, #13
 8001a30:	f003 0307 	and.w	r3, r3, #7
 8001a34:	4903      	ldr	r1, [pc, #12]	; (8001a44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a36:	5ccb      	ldrb	r3, [r1, r3]
 8001a38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40023800 	.word	0x40023800
 8001a44:	08005d90 	.word	0x08005d90

08001a48 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	220f      	movs	r2, #15
 8001a56:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001a58:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <HAL_RCC_GetClockConfig+0x5c>)
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	f003 0203 	and.w	r2, r3, #3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001a64:	4b0f      	ldr	r3, [pc, #60]	; (8001aa4 <HAL_RCC_GetClockConfig+0x5c>)
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001a70:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <HAL_RCC_GetClockConfig+0x5c>)
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001a7c:	4b09      	ldr	r3, [pc, #36]	; (8001aa4 <HAL_RCC_GetClockConfig+0x5c>)
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	08db      	lsrs	r3, r3, #3
 8001a82:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001a8a:	4b07      	ldr	r3, [pc, #28]	; (8001aa8 <HAL_RCC_GetClockConfig+0x60>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 0207 	and.w	r2, r3, #7
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	601a      	str	r2, [r3, #0]
}
 8001a96:	bf00      	nop
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	40023c00 	.word	0x40023c00

08001aac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d101      	bne.n	8001abe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e041      	b.n	8001b42 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d106      	bne.n	8001ad8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2200      	movs	r2, #0
 8001ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f000 f839 	bl	8001b4a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2202      	movs	r2, #2
 8001adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	3304      	adds	r3, #4
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4610      	mov	r0, r2
 8001aec:	f000 f9ca 	bl	8001e84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2201      	movs	r2, #1
 8001af4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2201      	movs	r2, #1
 8001b04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2201      	movs	r2, #1
 8001b14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2201      	movs	r2, #1
 8001b24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2201      	movs	r2, #1
 8001b34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	b083      	sub	sp, #12
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
	...

08001b60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d001      	beq.n	8001b78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e044      	b.n	8001c02 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	68da      	ldr	r2, [r3, #12]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f042 0201 	orr.w	r2, r2, #1
 8001b8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a1e      	ldr	r2, [pc, #120]	; (8001c10 <HAL_TIM_Base_Start_IT+0xb0>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d018      	beq.n	8001bcc <HAL_TIM_Base_Start_IT+0x6c>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ba2:	d013      	beq.n	8001bcc <HAL_TIM_Base_Start_IT+0x6c>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a1a      	ldr	r2, [pc, #104]	; (8001c14 <HAL_TIM_Base_Start_IT+0xb4>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d00e      	beq.n	8001bcc <HAL_TIM_Base_Start_IT+0x6c>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a19      	ldr	r2, [pc, #100]	; (8001c18 <HAL_TIM_Base_Start_IT+0xb8>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d009      	beq.n	8001bcc <HAL_TIM_Base_Start_IT+0x6c>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a17      	ldr	r2, [pc, #92]	; (8001c1c <HAL_TIM_Base_Start_IT+0xbc>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d004      	beq.n	8001bcc <HAL_TIM_Base_Start_IT+0x6c>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a16      	ldr	r2, [pc, #88]	; (8001c20 <HAL_TIM_Base_Start_IT+0xc0>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d111      	bne.n	8001bf0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	f003 0307 	and.w	r3, r3, #7
 8001bd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2b06      	cmp	r3, #6
 8001bdc:	d010      	beq.n	8001c00 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f042 0201 	orr.w	r2, r2, #1
 8001bec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bee:	e007      	b.n	8001c00 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f042 0201 	orr.w	r2, r2, #1
 8001bfe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3714      	adds	r7, #20
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	40010000 	.word	0x40010000
 8001c14:	40000400 	.word	0x40000400
 8001c18:	40000800 	.word	0x40000800
 8001c1c:	40000c00 	.word	0x40000c00
 8001c20:	40014000 	.word	0x40014000

08001c24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d122      	bne.n	8001c80 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	f003 0302 	and.w	r3, r3, #2
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d11b      	bne.n	8001c80 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f06f 0202 	mvn.w	r2, #2
 8001c50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2201      	movs	r2, #1
 8001c56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	f003 0303 	and.w	r3, r3, #3
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d003      	beq.n	8001c6e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f000 f8ee 	bl	8001e48 <HAL_TIM_IC_CaptureCallback>
 8001c6c:	e005      	b.n	8001c7a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f000 f8e0 	bl	8001e34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f000 f8f1 	bl	8001e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	f003 0304 	and.w	r3, r3, #4
 8001c8a:	2b04      	cmp	r3, #4
 8001c8c:	d122      	bne.n	8001cd4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	f003 0304 	and.w	r3, r3, #4
 8001c98:	2b04      	cmp	r3, #4
 8001c9a:	d11b      	bne.n	8001cd4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f06f 0204 	mvn.w	r2, #4
 8001ca4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2202      	movs	r2, #2
 8001caa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	699b      	ldr	r3, [r3, #24]
 8001cb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d003      	beq.n	8001cc2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f000 f8c4 	bl	8001e48 <HAL_TIM_IC_CaptureCallback>
 8001cc0:	e005      	b.n	8001cce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f000 f8b6 	bl	8001e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f000 f8c7 	bl	8001e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	f003 0308 	and.w	r3, r3, #8
 8001cde:	2b08      	cmp	r3, #8
 8001ce0:	d122      	bne.n	8001d28 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	f003 0308 	and.w	r3, r3, #8
 8001cec:	2b08      	cmp	r3, #8
 8001cee:	d11b      	bne.n	8001d28 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f06f 0208 	mvn.w	r2, #8
 8001cf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2204      	movs	r2, #4
 8001cfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	69db      	ldr	r3, [r3, #28]
 8001d06:	f003 0303 	and.w	r3, r3, #3
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d003      	beq.n	8001d16 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f000 f89a 	bl	8001e48 <HAL_TIM_IC_CaptureCallback>
 8001d14:	e005      	b.n	8001d22 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f000 f88c 	bl	8001e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f000 f89d 	bl	8001e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	f003 0310 	and.w	r3, r3, #16
 8001d32:	2b10      	cmp	r3, #16
 8001d34:	d122      	bne.n	8001d7c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	f003 0310 	and.w	r3, r3, #16
 8001d40:	2b10      	cmp	r3, #16
 8001d42:	d11b      	bne.n	8001d7c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f06f 0210 	mvn.w	r2, #16
 8001d4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2208      	movs	r2, #8
 8001d52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	69db      	ldr	r3, [r3, #28]
 8001d5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d003      	beq.n	8001d6a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f000 f870 	bl	8001e48 <HAL_TIM_IC_CaptureCallback>
 8001d68:	e005      	b.n	8001d76 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f000 f862 	bl	8001e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f000 f873 	bl	8001e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	691b      	ldr	r3, [r3, #16]
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d10e      	bne.n	8001da8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	f003 0301 	and.w	r3, r3, #1
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d107      	bne.n	8001da8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f06f 0201 	mvn.w	r2, #1
 8001da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f7fe fcca 	bl	800073c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	691b      	ldr	r3, [r3, #16]
 8001dae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001db2:	2b80      	cmp	r3, #128	; 0x80
 8001db4:	d10e      	bne.n	8001dd4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dc0:	2b80      	cmp	r3, #128	; 0x80
 8001dc2:	d107      	bne.n	8001dd4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001dcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f000 f8e2 	bl	8001f98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	691b      	ldr	r3, [r3, #16]
 8001dda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dde:	2b40      	cmp	r3, #64	; 0x40
 8001de0:	d10e      	bne.n	8001e00 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dec:	2b40      	cmp	r3, #64	; 0x40
 8001dee:	d107      	bne.n	8001e00 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001df8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f000 f838 	bl	8001e70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	f003 0320 	and.w	r3, r3, #32
 8001e0a:	2b20      	cmp	r3, #32
 8001e0c:	d10e      	bne.n	8001e2c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	f003 0320 	and.w	r3, r3, #32
 8001e18:	2b20      	cmp	r3, #32
 8001e1a:	d107      	bne.n	8001e2c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f06f 0220 	mvn.w	r2, #32
 8001e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f000 f8ac 	bl	8001f84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e2c:	bf00      	nop
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e3c:	bf00      	nop
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e50:	bf00      	nop
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e78:	bf00      	nop
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b085      	sub	sp, #20
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	4a34      	ldr	r2, [pc, #208]	; (8001f68 <TIM_Base_SetConfig+0xe4>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d00f      	beq.n	8001ebc <TIM_Base_SetConfig+0x38>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ea2:	d00b      	beq.n	8001ebc <TIM_Base_SetConfig+0x38>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	4a31      	ldr	r2, [pc, #196]	; (8001f6c <TIM_Base_SetConfig+0xe8>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d007      	beq.n	8001ebc <TIM_Base_SetConfig+0x38>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4a30      	ldr	r2, [pc, #192]	; (8001f70 <TIM_Base_SetConfig+0xec>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d003      	beq.n	8001ebc <TIM_Base_SetConfig+0x38>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4a2f      	ldr	r2, [pc, #188]	; (8001f74 <TIM_Base_SetConfig+0xf0>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d108      	bne.n	8001ece <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ec2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	68fa      	ldr	r2, [r7, #12]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a25      	ldr	r2, [pc, #148]	; (8001f68 <TIM_Base_SetConfig+0xe4>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d01b      	beq.n	8001f0e <TIM_Base_SetConfig+0x8a>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001edc:	d017      	beq.n	8001f0e <TIM_Base_SetConfig+0x8a>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a22      	ldr	r2, [pc, #136]	; (8001f6c <TIM_Base_SetConfig+0xe8>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d013      	beq.n	8001f0e <TIM_Base_SetConfig+0x8a>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a21      	ldr	r2, [pc, #132]	; (8001f70 <TIM_Base_SetConfig+0xec>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d00f      	beq.n	8001f0e <TIM_Base_SetConfig+0x8a>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a20      	ldr	r2, [pc, #128]	; (8001f74 <TIM_Base_SetConfig+0xf0>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d00b      	beq.n	8001f0e <TIM_Base_SetConfig+0x8a>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a1f      	ldr	r2, [pc, #124]	; (8001f78 <TIM_Base_SetConfig+0xf4>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d007      	beq.n	8001f0e <TIM_Base_SetConfig+0x8a>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a1e      	ldr	r2, [pc, #120]	; (8001f7c <TIM_Base_SetConfig+0xf8>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d003      	beq.n	8001f0e <TIM_Base_SetConfig+0x8a>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a1d      	ldr	r2, [pc, #116]	; (8001f80 <TIM_Base_SetConfig+0xfc>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d108      	bne.n	8001f20 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	68db      	ldr	r3, [r3, #12]
 8001f1a:	68fa      	ldr	r2, [r7, #12]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	68fa      	ldr	r2, [r7, #12]
 8001f32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	689a      	ldr	r2, [r3, #8]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	4a08      	ldr	r2, [pc, #32]	; (8001f68 <TIM_Base_SetConfig+0xe4>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d103      	bne.n	8001f54 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	691a      	ldr	r2, [r3, #16]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2201      	movs	r2, #1
 8001f58:	615a      	str	r2, [r3, #20]
}
 8001f5a:	bf00      	nop
 8001f5c:	3714      	adds	r7, #20
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	40010000 	.word	0x40010000
 8001f6c:	40000400 	.word	0x40000400
 8001f70:	40000800 	.word	0x40000800
 8001f74:	40000c00 	.word	0x40000c00
 8001f78:	40014000 	.word	0x40014000
 8001f7c:	40014400 	.word	0x40014400
 8001f80:	40014800 	.word	0x40014800

08001f84 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001f8c:	bf00      	nop
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001fa0:	bf00      	nop
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d101      	bne.n	8001fbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e03f      	b.n	800203e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d106      	bne.n	8001fd8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f7fe fbf6 	bl	80007c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2224      	movs	r2, #36	; 0x24
 8001fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	68da      	ldr	r2, [r3, #12]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001fee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f000 f829 	bl	8002048 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	691a      	ldr	r2, [r3, #16]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002004:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	695a      	ldr	r2, [r3, #20]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002014:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	68da      	ldr	r2, [r3, #12]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002024:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2220      	movs	r2, #32
 8002030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2220      	movs	r2, #32
 8002038:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
	...

08002048 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002048:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800204c:	b0c0      	sub	sp, #256	; 0x100
 800204e:	af00      	add	r7, sp, #0
 8002050:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002064:	68d9      	ldr	r1, [r3, #12]
 8002066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	ea40 0301 	orr.w	r3, r0, r1
 8002070:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002076:	689a      	ldr	r2, [r3, #8]
 8002078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800207c:	691b      	ldr	r3, [r3, #16]
 800207e:	431a      	orrs	r2, r3
 8002080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002084:	695b      	ldr	r3, [r3, #20]
 8002086:	431a      	orrs	r2, r3
 8002088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	4313      	orrs	r3, r2
 8002090:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80020a0:	f021 010c 	bic.w	r1, r1, #12
 80020a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80020ae:	430b      	orrs	r3, r1
 80020b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80020b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	695b      	ldr	r3, [r3, #20]
 80020ba:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80020be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020c2:	6999      	ldr	r1, [r3, #24]
 80020c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	ea40 0301 	orr.w	r3, r0, r1
 80020ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80020d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	4b8f      	ldr	r3, [pc, #572]	; (8002314 <UART_SetConfig+0x2cc>)
 80020d8:	429a      	cmp	r2, r3
 80020da:	d005      	beq.n	80020e8 <UART_SetConfig+0xa0>
 80020dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	4b8d      	ldr	r3, [pc, #564]	; (8002318 <UART_SetConfig+0x2d0>)
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d104      	bne.n	80020f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80020e8:	f7ff fc9a 	bl	8001a20 <HAL_RCC_GetPCLK2Freq>
 80020ec:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80020f0:	e003      	b.n	80020fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80020f2:	f7ff fc81 	bl	80019f8 <HAL_RCC_GetPCLK1Freq>
 80020f6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020fe:	69db      	ldr	r3, [r3, #28]
 8002100:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002104:	f040 810c 	bne.w	8002320 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002108:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800210c:	2200      	movs	r2, #0
 800210e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002112:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002116:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800211a:	4622      	mov	r2, r4
 800211c:	462b      	mov	r3, r5
 800211e:	1891      	adds	r1, r2, r2
 8002120:	65b9      	str	r1, [r7, #88]	; 0x58
 8002122:	415b      	adcs	r3, r3
 8002124:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002126:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800212a:	4621      	mov	r1, r4
 800212c:	eb12 0801 	adds.w	r8, r2, r1
 8002130:	4629      	mov	r1, r5
 8002132:	eb43 0901 	adc.w	r9, r3, r1
 8002136:	f04f 0200 	mov.w	r2, #0
 800213a:	f04f 0300 	mov.w	r3, #0
 800213e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002142:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002146:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800214a:	4690      	mov	r8, r2
 800214c:	4699      	mov	r9, r3
 800214e:	4623      	mov	r3, r4
 8002150:	eb18 0303 	adds.w	r3, r8, r3
 8002154:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002158:	462b      	mov	r3, r5
 800215a:	eb49 0303 	adc.w	r3, r9, r3
 800215e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2200      	movs	r2, #0
 800216a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800216e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002172:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002176:	460b      	mov	r3, r1
 8002178:	18db      	adds	r3, r3, r3
 800217a:	653b      	str	r3, [r7, #80]	; 0x50
 800217c:	4613      	mov	r3, r2
 800217e:	eb42 0303 	adc.w	r3, r2, r3
 8002182:	657b      	str	r3, [r7, #84]	; 0x54
 8002184:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002188:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800218c:	f7fe f828 	bl	80001e0 <__aeabi_uldivmod>
 8002190:	4602      	mov	r2, r0
 8002192:	460b      	mov	r3, r1
 8002194:	4b61      	ldr	r3, [pc, #388]	; (800231c <UART_SetConfig+0x2d4>)
 8002196:	fba3 2302 	umull	r2, r3, r3, r2
 800219a:	095b      	lsrs	r3, r3, #5
 800219c:	011c      	lsls	r4, r3, #4
 800219e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021a2:	2200      	movs	r2, #0
 80021a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80021a8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80021ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80021b0:	4642      	mov	r2, r8
 80021b2:	464b      	mov	r3, r9
 80021b4:	1891      	adds	r1, r2, r2
 80021b6:	64b9      	str	r1, [r7, #72]	; 0x48
 80021b8:	415b      	adcs	r3, r3
 80021ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80021bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80021c0:	4641      	mov	r1, r8
 80021c2:	eb12 0a01 	adds.w	sl, r2, r1
 80021c6:	4649      	mov	r1, r9
 80021c8:	eb43 0b01 	adc.w	fp, r3, r1
 80021cc:	f04f 0200 	mov.w	r2, #0
 80021d0:	f04f 0300 	mov.w	r3, #0
 80021d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80021d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80021dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021e0:	4692      	mov	sl, r2
 80021e2:	469b      	mov	fp, r3
 80021e4:	4643      	mov	r3, r8
 80021e6:	eb1a 0303 	adds.w	r3, sl, r3
 80021ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80021ee:	464b      	mov	r3, r9
 80021f0:	eb4b 0303 	adc.w	r3, fp, r3
 80021f4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80021f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002204:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002208:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800220c:	460b      	mov	r3, r1
 800220e:	18db      	adds	r3, r3, r3
 8002210:	643b      	str	r3, [r7, #64]	; 0x40
 8002212:	4613      	mov	r3, r2
 8002214:	eb42 0303 	adc.w	r3, r2, r3
 8002218:	647b      	str	r3, [r7, #68]	; 0x44
 800221a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800221e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002222:	f7fd ffdd 	bl	80001e0 <__aeabi_uldivmod>
 8002226:	4602      	mov	r2, r0
 8002228:	460b      	mov	r3, r1
 800222a:	4611      	mov	r1, r2
 800222c:	4b3b      	ldr	r3, [pc, #236]	; (800231c <UART_SetConfig+0x2d4>)
 800222e:	fba3 2301 	umull	r2, r3, r3, r1
 8002232:	095b      	lsrs	r3, r3, #5
 8002234:	2264      	movs	r2, #100	; 0x64
 8002236:	fb02 f303 	mul.w	r3, r2, r3
 800223a:	1acb      	subs	r3, r1, r3
 800223c:	00db      	lsls	r3, r3, #3
 800223e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002242:	4b36      	ldr	r3, [pc, #216]	; (800231c <UART_SetConfig+0x2d4>)
 8002244:	fba3 2302 	umull	r2, r3, r3, r2
 8002248:	095b      	lsrs	r3, r3, #5
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002250:	441c      	add	r4, r3
 8002252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002256:	2200      	movs	r2, #0
 8002258:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800225c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002260:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002264:	4642      	mov	r2, r8
 8002266:	464b      	mov	r3, r9
 8002268:	1891      	adds	r1, r2, r2
 800226a:	63b9      	str	r1, [r7, #56]	; 0x38
 800226c:	415b      	adcs	r3, r3
 800226e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002270:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002274:	4641      	mov	r1, r8
 8002276:	1851      	adds	r1, r2, r1
 8002278:	6339      	str	r1, [r7, #48]	; 0x30
 800227a:	4649      	mov	r1, r9
 800227c:	414b      	adcs	r3, r1
 800227e:	637b      	str	r3, [r7, #52]	; 0x34
 8002280:	f04f 0200 	mov.w	r2, #0
 8002284:	f04f 0300 	mov.w	r3, #0
 8002288:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800228c:	4659      	mov	r1, fp
 800228e:	00cb      	lsls	r3, r1, #3
 8002290:	4651      	mov	r1, sl
 8002292:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002296:	4651      	mov	r1, sl
 8002298:	00ca      	lsls	r2, r1, #3
 800229a:	4610      	mov	r0, r2
 800229c:	4619      	mov	r1, r3
 800229e:	4603      	mov	r3, r0
 80022a0:	4642      	mov	r2, r8
 80022a2:	189b      	adds	r3, r3, r2
 80022a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80022a8:	464b      	mov	r3, r9
 80022aa:	460a      	mov	r2, r1
 80022ac:	eb42 0303 	adc.w	r3, r2, r3
 80022b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80022b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	2200      	movs	r2, #0
 80022bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80022c0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80022c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80022c8:	460b      	mov	r3, r1
 80022ca:	18db      	adds	r3, r3, r3
 80022cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80022ce:	4613      	mov	r3, r2
 80022d0:	eb42 0303 	adc.w	r3, r2, r3
 80022d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80022da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80022de:	f7fd ff7f 	bl	80001e0 <__aeabi_uldivmod>
 80022e2:	4602      	mov	r2, r0
 80022e4:	460b      	mov	r3, r1
 80022e6:	4b0d      	ldr	r3, [pc, #52]	; (800231c <UART_SetConfig+0x2d4>)
 80022e8:	fba3 1302 	umull	r1, r3, r3, r2
 80022ec:	095b      	lsrs	r3, r3, #5
 80022ee:	2164      	movs	r1, #100	; 0x64
 80022f0:	fb01 f303 	mul.w	r3, r1, r3
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	3332      	adds	r3, #50	; 0x32
 80022fa:	4a08      	ldr	r2, [pc, #32]	; (800231c <UART_SetConfig+0x2d4>)
 80022fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002300:	095b      	lsrs	r3, r3, #5
 8002302:	f003 0207 	and.w	r2, r3, #7
 8002306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4422      	add	r2, r4
 800230e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002310:	e106      	b.n	8002520 <UART_SetConfig+0x4d8>
 8002312:	bf00      	nop
 8002314:	40011000 	.word	0x40011000
 8002318:	40011400 	.word	0x40011400
 800231c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002320:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002324:	2200      	movs	r2, #0
 8002326:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800232a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800232e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002332:	4642      	mov	r2, r8
 8002334:	464b      	mov	r3, r9
 8002336:	1891      	adds	r1, r2, r2
 8002338:	6239      	str	r1, [r7, #32]
 800233a:	415b      	adcs	r3, r3
 800233c:	627b      	str	r3, [r7, #36]	; 0x24
 800233e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002342:	4641      	mov	r1, r8
 8002344:	1854      	adds	r4, r2, r1
 8002346:	4649      	mov	r1, r9
 8002348:	eb43 0501 	adc.w	r5, r3, r1
 800234c:	f04f 0200 	mov.w	r2, #0
 8002350:	f04f 0300 	mov.w	r3, #0
 8002354:	00eb      	lsls	r3, r5, #3
 8002356:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800235a:	00e2      	lsls	r2, r4, #3
 800235c:	4614      	mov	r4, r2
 800235e:	461d      	mov	r5, r3
 8002360:	4643      	mov	r3, r8
 8002362:	18e3      	adds	r3, r4, r3
 8002364:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002368:	464b      	mov	r3, r9
 800236a:	eb45 0303 	adc.w	r3, r5, r3
 800236e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800237e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002382:	f04f 0200 	mov.w	r2, #0
 8002386:	f04f 0300 	mov.w	r3, #0
 800238a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800238e:	4629      	mov	r1, r5
 8002390:	008b      	lsls	r3, r1, #2
 8002392:	4621      	mov	r1, r4
 8002394:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002398:	4621      	mov	r1, r4
 800239a:	008a      	lsls	r2, r1, #2
 800239c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80023a0:	f7fd ff1e 	bl	80001e0 <__aeabi_uldivmod>
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	4b60      	ldr	r3, [pc, #384]	; (800252c <UART_SetConfig+0x4e4>)
 80023aa:	fba3 2302 	umull	r2, r3, r3, r2
 80023ae:	095b      	lsrs	r3, r3, #5
 80023b0:	011c      	lsls	r4, r3, #4
 80023b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80023b6:	2200      	movs	r2, #0
 80023b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80023bc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80023c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80023c4:	4642      	mov	r2, r8
 80023c6:	464b      	mov	r3, r9
 80023c8:	1891      	adds	r1, r2, r2
 80023ca:	61b9      	str	r1, [r7, #24]
 80023cc:	415b      	adcs	r3, r3
 80023ce:	61fb      	str	r3, [r7, #28]
 80023d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023d4:	4641      	mov	r1, r8
 80023d6:	1851      	adds	r1, r2, r1
 80023d8:	6139      	str	r1, [r7, #16]
 80023da:	4649      	mov	r1, r9
 80023dc:	414b      	adcs	r3, r1
 80023de:	617b      	str	r3, [r7, #20]
 80023e0:	f04f 0200 	mov.w	r2, #0
 80023e4:	f04f 0300 	mov.w	r3, #0
 80023e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80023ec:	4659      	mov	r1, fp
 80023ee:	00cb      	lsls	r3, r1, #3
 80023f0:	4651      	mov	r1, sl
 80023f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023f6:	4651      	mov	r1, sl
 80023f8:	00ca      	lsls	r2, r1, #3
 80023fa:	4610      	mov	r0, r2
 80023fc:	4619      	mov	r1, r3
 80023fe:	4603      	mov	r3, r0
 8002400:	4642      	mov	r2, r8
 8002402:	189b      	adds	r3, r3, r2
 8002404:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002408:	464b      	mov	r3, r9
 800240a:	460a      	mov	r2, r1
 800240c:	eb42 0303 	adc.w	r3, r2, r3
 8002410:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	2200      	movs	r2, #0
 800241c:	67bb      	str	r3, [r7, #120]	; 0x78
 800241e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002420:	f04f 0200 	mov.w	r2, #0
 8002424:	f04f 0300 	mov.w	r3, #0
 8002428:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800242c:	4649      	mov	r1, r9
 800242e:	008b      	lsls	r3, r1, #2
 8002430:	4641      	mov	r1, r8
 8002432:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002436:	4641      	mov	r1, r8
 8002438:	008a      	lsls	r2, r1, #2
 800243a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800243e:	f7fd fecf 	bl	80001e0 <__aeabi_uldivmod>
 8002442:	4602      	mov	r2, r0
 8002444:	460b      	mov	r3, r1
 8002446:	4611      	mov	r1, r2
 8002448:	4b38      	ldr	r3, [pc, #224]	; (800252c <UART_SetConfig+0x4e4>)
 800244a:	fba3 2301 	umull	r2, r3, r3, r1
 800244e:	095b      	lsrs	r3, r3, #5
 8002450:	2264      	movs	r2, #100	; 0x64
 8002452:	fb02 f303 	mul.w	r3, r2, r3
 8002456:	1acb      	subs	r3, r1, r3
 8002458:	011b      	lsls	r3, r3, #4
 800245a:	3332      	adds	r3, #50	; 0x32
 800245c:	4a33      	ldr	r2, [pc, #204]	; (800252c <UART_SetConfig+0x4e4>)
 800245e:	fba2 2303 	umull	r2, r3, r2, r3
 8002462:	095b      	lsrs	r3, r3, #5
 8002464:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002468:	441c      	add	r4, r3
 800246a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800246e:	2200      	movs	r2, #0
 8002470:	673b      	str	r3, [r7, #112]	; 0x70
 8002472:	677a      	str	r2, [r7, #116]	; 0x74
 8002474:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002478:	4642      	mov	r2, r8
 800247a:	464b      	mov	r3, r9
 800247c:	1891      	adds	r1, r2, r2
 800247e:	60b9      	str	r1, [r7, #8]
 8002480:	415b      	adcs	r3, r3
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002488:	4641      	mov	r1, r8
 800248a:	1851      	adds	r1, r2, r1
 800248c:	6039      	str	r1, [r7, #0]
 800248e:	4649      	mov	r1, r9
 8002490:	414b      	adcs	r3, r1
 8002492:	607b      	str	r3, [r7, #4]
 8002494:	f04f 0200 	mov.w	r2, #0
 8002498:	f04f 0300 	mov.w	r3, #0
 800249c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80024a0:	4659      	mov	r1, fp
 80024a2:	00cb      	lsls	r3, r1, #3
 80024a4:	4651      	mov	r1, sl
 80024a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024aa:	4651      	mov	r1, sl
 80024ac:	00ca      	lsls	r2, r1, #3
 80024ae:	4610      	mov	r0, r2
 80024b0:	4619      	mov	r1, r3
 80024b2:	4603      	mov	r3, r0
 80024b4:	4642      	mov	r2, r8
 80024b6:	189b      	adds	r3, r3, r2
 80024b8:	66bb      	str	r3, [r7, #104]	; 0x68
 80024ba:	464b      	mov	r3, r9
 80024bc:	460a      	mov	r2, r1
 80024be:	eb42 0303 	adc.w	r3, r2, r3
 80024c2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80024c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	663b      	str	r3, [r7, #96]	; 0x60
 80024ce:	667a      	str	r2, [r7, #100]	; 0x64
 80024d0:	f04f 0200 	mov.w	r2, #0
 80024d4:	f04f 0300 	mov.w	r3, #0
 80024d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80024dc:	4649      	mov	r1, r9
 80024de:	008b      	lsls	r3, r1, #2
 80024e0:	4641      	mov	r1, r8
 80024e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024e6:	4641      	mov	r1, r8
 80024e8:	008a      	lsls	r2, r1, #2
 80024ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80024ee:	f7fd fe77 	bl	80001e0 <__aeabi_uldivmod>
 80024f2:	4602      	mov	r2, r0
 80024f4:	460b      	mov	r3, r1
 80024f6:	4b0d      	ldr	r3, [pc, #52]	; (800252c <UART_SetConfig+0x4e4>)
 80024f8:	fba3 1302 	umull	r1, r3, r3, r2
 80024fc:	095b      	lsrs	r3, r3, #5
 80024fe:	2164      	movs	r1, #100	; 0x64
 8002500:	fb01 f303 	mul.w	r3, r1, r3
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	011b      	lsls	r3, r3, #4
 8002508:	3332      	adds	r3, #50	; 0x32
 800250a:	4a08      	ldr	r2, [pc, #32]	; (800252c <UART_SetConfig+0x4e4>)
 800250c:	fba2 2303 	umull	r2, r3, r2, r3
 8002510:	095b      	lsrs	r3, r3, #5
 8002512:	f003 020f 	and.w	r2, r3, #15
 8002516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4422      	add	r2, r4
 800251e:	609a      	str	r2, [r3, #8]
}
 8002520:	bf00      	nop
 8002522:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002526:	46bd      	mov	sp, r7
 8002528:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800252c:	51eb851f 	.word	0x51eb851f

08002530 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002534:	4b05      	ldr	r3, [pc, #20]	; (800254c <SysTick_Handler+0x1c>)
 8002536:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002538:	f001 fe26 	bl	8004188 <xTaskGetSchedulerState>
 800253c:	4603      	mov	r3, r0
 800253e:	2b01      	cmp	r3, #1
 8002540:	d001      	beq.n	8002546 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002542:	f002 fc29 	bl	8004d98 <xPortSysTickHandler>
  }
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	e000e010 	.word	0xe000e010

08002550 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	4a07      	ldr	r2, [pc, #28]	; (800257c <vApplicationGetIdleTaskMemory+0x2c>)
 8002560:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	4a06      	ldr	r2, [pc, #24]	; (8002580 <vApplicationGetIdleTaskMemory+0x30>)
 8002566:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2280      	movs	r2, #128	; 0x80
 800256c:	601a      	str	r2, [r3, #0]
}
 800256e:	bf00      	nop
 8002570:	3714      	adds	r7, #20
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	20000120 	.word	0x20000120
 8002580:	200001c8 	.word	0x200001c8

08002584 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	4a07      	ldr	r2, [pc, #28]	; (80025b0 <vApplicationGetTimerTaskMemory+0x2c>)
 8002594:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	4a06      	ldr	r2, [pc, #24]	; (80025b4 <vApplicationGetTimerTaskMemory+0x30>)
 800259a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025a2:	601a      	str	r2, [r3, #0]
}
 80025a4:	bf00      	nop
 80025a6:	3714      	adds	r7, #20
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr
 80025b0:	200003c8 	.word	0x200003c8
 80025b4:	20000470 	.word	0x20000470

080025b8 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80025be:	2020      	movs	r0, #32
 80025c0:	f002 fc7a 	bl	8004eb8 <pvPortMalloc>
 80025c4:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00a      	beq.n	80025e2 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	3304      	adds	r3, #4
 80025d6:	4618      	mov	r0, r3
 80025d8:	f000 f983 	bl	80028e2 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80025e2:	687b      	ldr	r3, [r7, #4]
	}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b090      	sub	sp, #64	; 0x40
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
 80025f8:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80025fe:	2300      	movs	r3, #0
 8002600:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8002602:	2300      	movs	r3, #0
 8002604:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d10a      	bne.n	8002622 <xEventGroupWaitBits+0x36>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800260c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002610:	f383 8811 	msr	BASEPRI, r3
 8002614:	f3bf 8f6f 	isb	sy
 8002618:	f3bf 8f4f 	dsb	sy
 800261c:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800261e:	bf00      	nop
 8002620:	e7fe      	b.n	8002620 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d00a      	beq.n	8002642 <xEventGroupWaitBits+0x56>
	__asm volatile
 800262c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002630:	f383 8811 	msr	BASEPRI, r3
 8002634:	f3bf 8f6f 	isb	sy
 8002638:	f3bf 8f4f 	dsb	sy
 800263c:	61fb      	str	r3, [r7, #28]
}
 800263e:	bf00      	nop
 8002640:	e7fe      	b.n	8002640 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d10a      	bne.n	800265e <xEventGroupWaitBits+0x72>
	__asm volatile
 8002648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800264c:	f383 8811 	msr	BASEPRI, r3
 8002650:	f3bf 8f6f 	isb	sy
 8002654:	f3bf 8f4f 	dsb	sy
 8002658:	61bb      	str	r3, [r7, #24]
}
 800265a:	bf00      	nop
 800265c:	e7fe      	b.n	800265c <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800265e:	f001 fd93 	bl	8004188 <xTaskGetSchedulerState>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d102      	bne.n	800266e <xEventGroupWaitBits+0x82>
 8002668:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <xEventGroupWaitBits+0x86>
 800266e:	2301      	movs	r3, #1
 8002670:	e000      	b.n	8002674 <xEventGroupWaitBits+0x88>
 8002672:	2300      	movs	r3, #0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d10a      	bne.n	800268e <xEventGroupWaitBits+0xa2>
	__asm volatile
 8002678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800267c:	f383 8811 	msr	BASEPRI, r3
 8002680:	f3bf 8f6f 	isb	sy
 8002684:	f3bf 8f4f 	dsb	sy
 8002688:	617b      	str	r3, [r7, #20]
}
 800268a:	bf00      	nop
 800268c:	e7fe      	b.n	800268c <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 800268e:	f001 f8f1 	bl	8003874 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8002692:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8002698:	683a      	ldr	r2, [r7, #0]
 800269a:	68b9      	ldr	r1, [r7, #8]
 800269c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800269e:	f000 f8fe 	bl	800289e <prvTestWaitCondition>
 80026a2:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 80026a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d00e      	beq.n	80026c8 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80026aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026ac:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80026ae:	2300      	movs	r3, #0
 80026b0:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d028      	beq.n	800270a <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80026b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	43db      	mvns	r3, r3
 80026c0:	401a      	ands	r2, r3
 80026c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026c4:	601a      	str	r2, [r3, #0]
 80026c6:	e020      	b.n	800270a <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80026c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d104      	bne.n	80026d8 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80026ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026d0:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 80026d2:	2301      	movs	r3, #1
 80026d4:	633b      	str	r3, [r7, #48]	; 0x30
 80026d6:	e018      	b.n	800270a <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d003      	beq.n	80026e6 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80026de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026e4:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d003      	beq.n	80026f4 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80026ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026ee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80026f2:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80026f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026f6:	1d18      	adds	r0, r3, #4
 80026f8:	68ba      	ldr	r2, [r7, #8]
 80026fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026fc:	4313      	orrs	r3, r2
 80026fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002700:	4619      	mov	r1, r3
 8002702:	f001 fab5 	bl	8003c70 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8002706:	2300      	movs	r3, #0
 8002708:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800270a:	f001 f8c1 	bl	8003890 <xTaskResumeAll>
 800270e:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8002710:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002712:	2b00      	cmp	r3, #0
 8002714:	d031      	beq.n	800277a <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 8002716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002718:	2b00      	cmp	r3, #0
 800271a:	d107      	bne.n	800272c <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 800271c:	4b19      	ldr	r3, [pc, #100]	; (8002784 <xEventGroupWaitBits+0x198>)
 800271e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002722:	601a      	str	r2, [r3, #0]
 8002724:	f3bf 8f4f 	dsb	sy
 8002728:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800272c:	f001 fdb8 	bl	80042a0 <uxTaskResetEventItemValue>
 8002730:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8002732:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002734:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002738:	2b00      	cmp	r3, #0
 800273a:	d11a      	bne.n	8002772 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 800273c:	f002 fa9a 	bl	8004c74 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8002740:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8002746:	683a      	ldr	r2, [r7, #0]
 8002748:	68b9      	ldr	r1, [r7, #8]
 800274a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800274c:	f000 f8a7 	bl	800289e <prvTestWaitCondition>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d009      	beq.n	800276a <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d006      	beq.n	800276a <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800275c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	43db      	mvns	r3, r3
 8002764:	401a      	ands	r2, r3
 8002766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002768:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800276a:	2301      	movs	r3, #1
 800276c:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 800276e:	f002 fab1 	bl	8004cd4 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8002772:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002774:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002778:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800277a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800277c:	4618      	mov	r0, r3
 800277e:	3740      	adds	r7, #64	; 0x40
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	e000ed04 	.word	0xe000ed04

08002788 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b08e      	sub	sp, #56	; 0x38
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8002792:	2300      	movs	r3, #0
 8002794:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800279a:	2300      	movs	r3, #0
 800279c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d10a      	bne.n	80027ba <xEventGroupSetBits+0x32>
	__asm volatile
 80027a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027a8:	f383 8811 	msr	BASEPRI, r3
 80027ac:	f3bf 8f6f 	isb	sy
 80027b0:	f3bf 8f4f 	dsb	sy
 80027b4:	613b      	str	r3, [r7, #16]
}
 80027b6:	bf00      	nop
 80027b8:	e7fe      	b.n	80027b8 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d00a      	beq.n	80027da <xEventGroupSetBits+0x52>
	__asm volatile
 80027c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027c8:	f383 8811 	msr	BASEPRI, r3
 80027cc:	f3bf 8f6f 	isb	sy
 80027d0:	f3bf 8f4f 	dsb	sy
 80027d4:	60fb      	str	r3, [r7, #12]
}
 80027d6:	bf00      	nop
 80027d8:	e7fe      	b.n	80027d8 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80027da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027dc:	3304      	adds	r3, #4
 80027de:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e2:	3308      	adds	r3, #8
 80027e4:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80027e6:	f001 f845 	bl	8003874 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80027ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80027f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	431a      	orrs	r2, r3
 80027f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027fa:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80027fc:	e03c      	b.n	8002878 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 80027fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8002804:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800280a:	2300      	movs	r3, #0
 800280c:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800280e:	69bb      	ldr	r3, [r7, #24]
 8002810:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002814:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800281c:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002824:	2b00      	cmp	r3, #0
 8002826:	d108      	bne.n	800283a <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8002828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	4013      	ands	r3, r2
 8002830:	2b00      	cmp	r3, #0
 8002832:	d00b      	beq.n	800284c <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8002834:	2301      	movs	r3, #1
 8002836:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002838:	e008      	b.n	800284c <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800283a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	4013      	ands	r3, r2
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	429a      	cmp	r2, r3
 8002846:	d101      	bne.n	800284c <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8002848:	2301      	movs	r3, #1
 800284a:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800284c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800284e:	2b00      	cmp	r3, #0
 8002850:	d010      	beq.n	8002874 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d003      	beq.n	8002864 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800285c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	4313      	orrs	r3, r2
 8002862:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8002864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800286c:	4619      	mov	r1, r3
 800286e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002870:	f001 faca 	bl	8003e08 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8002878:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800287a:	6a3b      	ldr	r3, [r7, #32]
 800287c:	429a      	cmp	r2, r3
 800287e:	d1be      	bne.n	80027fe <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8002880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002886:	43db      	mvns	r3, r3
 8002888:	401a      	ands	r2, r3
 800288a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800288c:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800288e:	f000 ffff 	bl	8003890 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8002892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002894:	681b      	ldr	r3, [r3, #0]
}
 8002896:	4618      	mov	r0, r3
 8002898:	3738      	adds	r7, #56	; 0x38
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}

0800289e <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800289e:	b480      	push	{r7}
 80028a0:	b087      	sub	sp, #28
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	60f8      	str	r0, [r7, #12]
 80028a6:	60b9      	str	r1, [r7, #8]
 80028a8:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80028aa:	2300      	movs	r3, #0
 80028ac:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d107      	bne.n	80028c4 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	4013      	ands	r3, r2
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00a      	beq.n	80028d4 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80028be:	2301      	movs	r3, #1
 80028c0:	617b      	str	r3, [r7, #20]
 80028c2:	e007      	b.n	80028d4 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80028c4:	68fa      	ldr	r2, [r7, #12]
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	4013      	ands	r3, r2
 80028ca:	68ba      	ldr	r2, [r7, #8]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d101      	bne.n	80028d4 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80028d0:	2301      	movs	r3, #1
 80028d2:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80028d4:	697b      	ldr	r3, [r7, #20]
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	371c      	adds	r7, #28
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr

080028e2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80028e2:	b480      	push	{r7}
 80028e4:	b083      	sub	sp, #12
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f103 0208 	add.w	r2, r3, #8
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f04f 32ff 	mov.w	r2, #4294967295
 80028fa:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f103 0208 	add.w	r2, r3, #8
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f103 0208 	add.w	r2, r3, #8
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2200      	movs	r2, #0
 8002914:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002916:	bf00      	nop
 8002918:	370c      	adds	r7, #12
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr

08002922 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002922:	b480      	push	{r7}
 8002924:	b083      	sub	sp, #12
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800293c:	b480      	push	{r7}
 800293e:	b085      	sub	sp, #20
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	68fa      	ldr	r2, [r7, #12]
 8002950:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	689a      	ldr	r2, [r3, #8]
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	683a      	ldr	r2, [r7, #0]
 8002960:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	683a      	ldr	r2, [r7, #0]
 8002966:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	1c5a      	adds	r2, r3, #1
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	601a      	str	r2, [r3, #0]
}
 8002978:	bf00      	nop
 800297a:	3714      	adds	r7, #20
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800299a:	d103      	bne.n	80029a4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	691b      	ldr	r3, [r3, #16]
 80029a0:	60fb      	str	r3, [r7, #12]
 80029a2:	e00c      	b.n	80029be <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	3308      	adds	r3, #8
 80029a8:	60fb      	str	r3, [r7, #12]
 80029aa:	e002      	b.n	80029b2 <vListInsert+0x2e>
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	60fb      	str	r3, [r7, #12]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	68ba      	ldr	r2, [r7, #8]
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d2f6      	bcs.n	80029ac <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	685a      	ldr	r2, [r3, #4]
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	683a      	ldr	r2, [r7, #0]
 80029cc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	68fa      	ldr	r2, [r7, #12]
 80029d2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	683a      	ldr	r2, [r7, #0]
 80029d8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	1c5a      	adds	r2, r3, #1
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	601a      	str	r2, [r3, #0]
}
 80029ea:	bf00      	nop
 80029ec:	3714      	adds	r7, #20
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr

080029f6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80029f6:	b480      	push	{r7}
 80029f8:	b085      	sub	sp, #20
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	6892      	ldr	r2, [r2, #8]
 8002a0c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	6852      	ldr	r2, [r2, #4]
 8002a16:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d103      	bne.n	8002a2a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	689a      	ldr	r2, [r3, #8]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	1e5a      	subs	r2, r3, #1
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3714      	adds	r7, #20
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
	...

08002a4c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d10a      	bne.n	8002a76 <xQueueGenericReset+0x2a>
	__asm volatile
 8002a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a64:	f383 8811 	msr	BASEPRI, r3
 8002a68:	f3bf 8f6f 	isb	sy
 8002a6c:	f3bf 8f4f 	dsb	sy
 8002a70:	60bb      	str	r3, [r7, #8]
}
 8002a72:	bf00      	nop
 8002a74:	e7fe      	b.n	8002a74 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002a76:	f002 f8fd 	bl	8004c74 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a82:	68f9      	ldr	r1, [r7, #12]
 8002a84:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002a86:	fb01 f303 	mul.w	r3, r1, r3
 8002a8a:	441a      	add	r2, r3
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2200      	movs	r2, #0
 8002a94:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	68f9      	ldr	r1, [r7, #12]
 8002aaa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002aac:	fb01 f303 	mul.w	r3, r1, r3
 8002ab0:	441a      	add	r2, r3
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	22ff      	movs	r2, #255	; 0xff
 8002aba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	22ff      	movs	r2, #255	; 0xff
 8002ac2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d114      	bne.n	8002af6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	691b      	ldr	r3, [r3, #16]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d01a      	beq.n	8002b0a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	3310      	adds	r3, #16
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f001 f931 	bl	8003d40 <xTaskRemoveFromEventList>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d012      	beq.n	8002b0a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002ae4:	4b0c      	ldr	r3, [pc, #48]	; (8002b18 <xQueueGenericReset+0xcc>)
 8002ae6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002aea:	601a      	str	r2, [r3, #0]
 8002aec:	f3bf 8f4f 	dsb	sy
 8002af0:	f3bf 8f6f 	isb	sy
 8002af4:	e009      	b.n	8002b0a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	3310      	adds	r3, #16
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7ff fef1 	bl	80028e2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	3324      	adds	r3, #36	; 0x24
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7ff feec 	bl	80028e2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002b0a:	f002 f8e3 	bl	8004cd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002b0e:	2301      	movs	r3, #1
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3710      	adds	r7, #16
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	e000ed04 	.word	0xe000ed04

08002b1c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b08e      	sub	sp, #56	; 0x38
 8002b20:	af02      	add	r7, sp, #8
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	60b9      	str	r1, [r7, #8]
 8002b26:	607a      	str	r2, [r7, #4]
 8002b28:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d10a      	bne.n	8002b46 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b34:	f383 8811 	msr	BASEPRI, r3
 8002b38:	f3bf 8f6f 	isb	sy
 8002b3c:	f3bf 8f4f 	dsb	sy
 8002b40:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002b42:	bf00      	nop
 8002b44:	e7fe      	b.n	8002b44 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d10a      	bne.n	8002b62 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b50:	f383 8811 	msr	BASEPRI, r3
 8002b54:	f3bf 8f6f 	isb	sy
 8002b58:	f3bf 8f4f 	dsb	sy
 8002b5c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002b5e:	bf00      	nop
 8002b60:	e7fe      	b.n	8002b60 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d002      	beq.n	8002b6e <xQueueGenericCreateStatic+0x52>
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d001      	beq.n	8002b72 <xQueueGenericCreateStatic+0x56>
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e000      	b.n	8002b74 <xQueueGenericCreateStatic+0x58>
 8002b72:	2300      	movs	r3, #0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d10a      	bne.n	8002b8e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b7c:	f383 8811 	msr	BASEPRI, r3
 8002b80:	f3bf 8f6f 	isb	sy
 8002b84:	f3bf 8f4f 	dsb	sy
 8002b88:	623b      	str	r3, [r7, #32]
}
 8002b8a:	bf00      	nop
 8002b8c:	e7fe      	b.n	8002b8c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d102      	bne.n	8002b9a <xQueueGenericCreateStatic+0x7e>
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <xQueueGenericCreateStatic+0x82>
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e000      	b.n	8002ba0 <xQueueGenericCreateStatic+0x84>
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d10a      	bne.n	8002bba <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ba8:	f383 8811 	msr	BASEPRI, r3
 8002bac:	f3bf 8f6f 	isb	sy
 8002bb0:	f3bf 8f4f 	dsb	sy
 8002bb4:	61fb      	str	r3, [r7, #28]
}
 8002bb6:	bf00      	nop
 8002bb8:	e7fe      	b.n	8002bb8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002bba:	2350      	movs	r3, #80	; 0x50
 8002bbc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	2b50      	cmp	r3, #80	; 0x50
 8002bc2:	d00a      	beq.n	8002bda <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bc8:	f383 8811 	msr	BASEPRI, r3
 8002bcc:	f3bf 8f6f 	isb	sy
 8002bd0:	f3bf 8f4f 	dsb	sy
 8002bd4:	61bb      	str	r3, [r7, #24]
}
 8002bd6:	bf00      	nop
 8002bd8:	e7fe      	b.n	8002bd8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002bda:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00d      	beq.n	8002c02 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002be8:	2201      	movs	r2, #1
 8002bea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002bee:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bf4:	9300      	str	r3, [sp, #0]
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	687a      	ldr	r2, [r7, #4]
 8002bfa:	68b9      	ldr	r1, [r7, #8]
 8002bfc:	68f8      	ldr	r0, [r7, #12]
 8002bfe:	f000 f805 	bl	8002c0c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3730      	adds	r7, #48	; 0x30
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	607a      	str	r2, [r7, #4]
 8002c18:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d103      	bne.n	8002c28 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002c20:	69bb      	ldr	r3, [r7, #24]
 8002c22:	69ba      	ldr	r2, [r7, #24]
 8002c24:	601a      	str	r2, [r3, #0]
 8002c26:	e002      	b.n	8002c2e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002c28:	69bb      	ldr	r3, [r7, #24]
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	68fa      	ldr	r2, [r7, #12]
 8002c32:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	68ba      	ldr	r2, [r7, #8]
 8002c38:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002c3a:	2101      	movs	r1, #1
 8002c3c:	69b8      	ldr	r0, [r7, #24]
 8002c3e:	f7ff ff05 	bl	8002a4c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	78fa      	ldrb	r2, [r7, #3]
 8002c46:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002c4a:	bf00      	nop
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
	...

08002c54 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b08e      	sub	sp, #56	; 0x38
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	60f8      	str	r0, [r7, #12]
 8002c5c:	60b9      	str	r1, [r7, #8]
 8002c5e:	607a      	str	r2, [r7, #4]
 8002c60:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002c62:	2300      	movs	r3, #0
 8002c64:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d10a      	bne.n	8002c86 <xQueueGenericSend+0x32>
	__asm volatile
 8002c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c74:	f383 8811 	msr	BASEPRI, r3
 8002c78:	f3bf 8f6f 	isb	sy
 8002c7c:	f3bf 8f4f 	dsb	sy
 8002c80:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002c82:	bf00      	nop
 8002c84:	e7fe      	b.n	8002c84 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d103      	bne.n	8002c94 <xQueueGenericSend+0x40>
 8002c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d101      	bne.n	8002c98 <xQueueGenericSend+0x44>
 8002c94:	2301      	movs	r3, #1
 8002c96:	e000      	b.n	8002c9a <xQueueGenericSend+0x46>
 8002c98:	2300      	movs	r3, #0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d10a      	bne.n	8002cb4 <xQueueGenericSend+0x60>
	__asm volatile
 8002c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ca2:	f383 8811 	msr	BASEPRI, r3
 8002ca6:	f3bf 8f6f 	isb	sy
 8002caa:	f3bf 8f4f 	dsb	sy
 8002cae:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002cb0:	bf00      	nop
 8002cb2:	e7fe      	b.n	8002cb2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d103      	bne.n	8002cc2 <xQueueGenericSend+0x6e>
 8002cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d101      	bne.n	8002cc6 <xQueueGenericSend+0x72>
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e000      	b.n	8002cc8 <xQueueGenericSend+0x74>
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d10a      	bne.n	8002ce2 <xQueueGenericSend+0x8e>
	__asm volatile
 8002ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cd0:	f383 8811 	msr	BASEPRI, r3
 8002cd4:	f3bf 8f6f 	isb	sy
 8002cd8:	f3bf 8f4f 	dsb	sy
 8002cdc:	623b      	str	r3, [r7, #32]
}
 8002cde:	bf00      	nop
 8002ce0:	e7fe      	b.n	8002ce0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ce2:	f001 fa51 	bl	8004188 <xTaskGetSchedulerState>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d102      	bne.n	8002cf2 <xQueueGenericSend+0x9e>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <xQueueGenericSend+0xa2>
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e000      	b.n	8002cf8 <xQueueGenericSend+0xa4>
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d10a      	bne.n	8002d12 <xQueueGenericSend+0xbe>
	__asm volatile
 8002cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d00:	f383 8811 	msr	BASEPRI, r3
 8002d04:	f3bf 8f6f 	isb	sy
 8002d08:	f3bf 8f4f 	dsb	sy
 8002d0c:	61fb      	str	r3, [r7, #28]
}
 8002d0e:	bf00      	nop
 8002d10:	e7fe      	b.n	8002d10 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002d12:	f001 ffaf 	bl	8004c74 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d302      	bcc.n	8002d28 <xQueueGenericSend+0xd4>
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d129      	bne.n	8002d7c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002d28:	683a      	ldr	r2, [r7, #0]
 8002d2a:	68b9      	ldr	r1, [r7, #8]
 8002d2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d2e:	f000 fa0b 	bl	8003148 <prvCopyDataToQueue>
 8002d32:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d010      	beq.n	8002d5e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d3e:	3324      	adds	r3, #36	; 0x24
 8002d40:	4618      	mov	r0, r3
 8002d42:	f000 fffd 	bl	8003d40 <xTaskRemoveFromEventList>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d013      	beq.n	8002d74 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002d4c:	4b3f      	ldr	r3, [pc, #252]	; (8002e4c <xQueueGenericSend+0x1f8>)
 8002d4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d52:	601a      	str	r2, [r3, #0]
 8002d54:	f3bf 8f4f 	dsb	sy
 8002d58:	f3bf 8f6f 	isb	sy
 8002d5c:	e00a      	b.n	8002d74 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d007      	beq.n	8002d74 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002d64:	4b39      	ldr	r3, [pc, #228]	; (8002e4c <xQueueGenericSend+0x1f8>)
 8002d66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d6a:	601a      	str	r2, [r3, #0]
 8002d6c:	f3bf 8f4f 	dsb	sy
 8002d70:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002d74:	f001 ffae 	bl	8004cd4 <vPortExitCritical>
				return pdPASS;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e063      	b.n	8002e44 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d103      	bne.n	8002d8a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002d82:	f001 ffa7 	bl	8004cd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002d86:	2300      	movs	r3, #0
 8002d88:	e05c      	b.n	8002e44 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002d8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d106      	bne.n	8002d9e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002d90:	f107 0314 	add.w	r3, r7, #20
 8002d94:	4618      	mov	r0, r3
 8002d96:	f001 f899 	bl	8003ecc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002d9e:	f001 ff99 	bl	8004cd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002da2:	f000 fd67 	bl	8003874 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002da6:	f001 ff65 	bl	8004c74 <vPortEnterCritical>
 8002daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002db0:	b25b      	sxtb	r3, r3
 8002db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db6:	d103      	bne.n	8002dc0 <xQueueGenericSend+0x16c>
 8002db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002dc6:	b25b      	sxtb	r3, r3
 8002dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dcc:	d103      	bne.n	8002dd6 <xQueueGenericSend+0x182>
 8002dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002dd6:	f001 ff7d 	bl	8004cd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002dda:	1d3a      	adds	r2, r7, #4
 8002ddc:	f107 0314 	add.w	r3, r7, #20
 8002de0:	4611      	mov	r1, r2
 8002de2:	4618      	mov	r0, r3
 8002de4:	f001 f888 	bl	8003ef8 <xTaskCheckForTimeOut>
 8002de8:	4603      	mov	r3, r0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d124      	bne.n	8002e38 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002dee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002df0:	f000 faa2 	bl	8003338 <prvIsQueueFull>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d018      	beq.n	8002e2c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dfc:	3310      	adds	r3, #16
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	4611      	mov	r1, r2
 8002e02:	4618      	mov	r0, r3
 8002e04:	f000 ff10 	bl	8003c28 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002e08:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e0a:	f000 fa2d 	bl	8003268 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002e0e:	f000 fd3f 	bl	8003890 <xTaskResumeAll>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f47f af7c 	bne.w	8002d12 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002e1a:	4b0c      	ldr	r3, [pc, #48]	; (8002e4c <xQueueGenericSend+0x1f8>)
 8002e1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	f3bf 8f4f 	dsb	sy
 8002e26:	f3bf 8f6f 	isb	sy
 8002e2a:	e772      	b.n	8002d12 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002e2c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e2e:	f000 fa1b 	bl	8003268 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002e32:	f000 fd2d 	bl	8003890 <xTaskResumeAll>
 8002e36:	e76c      	b.n	8002d12 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002e38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e3a:	f000 fa15 	bl	8003268 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002e3e:	f000 fd27 	bl	8003890 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002e42:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3738      	adds	r7, #56	; 0x38
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	e000ed04 	.word	0xe000ed04

08002e50 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b090      	sub	sp, #64	; 0x40
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	60b9      	str	r1, [r7, #8]
 8002e5a:	607a      	str	r2, [r7, #4]
 8002e5c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d10a      	bne.n	8002e7e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e6c:	f383 8811 	msr	BASEPRI, r3
 8002e70:	f3bf 8f6f 	isb	sy
 8002e74:	f3bf 8f4f 	dsb	sy
 8002e78:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002e7a:	bf00      	nop
 8002e7c:	e7fe      	b.n	8002e7c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d103      	bne.n	8002e8c <xQueueGenericSendFromISR+0x3c>
 8002e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d101      	bne.n	8002e90 <xQueueGenericSendFromISR+0x40>
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e000      	b.n	8002e92 <xQueueGenericSendFromISR+0x42>
 8002e90:	2300      	movs	r3, #0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d10a      	bne.n	8002eac <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e9a:	f383 8811 	msr	BASEPRI, r3
 8002e9e:	f3bf 8f6f 	isb	sy
 8002ea2:	f3bf 8f4f 	dsb	sy
 8002ea6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002ea8:	bf00      	nop
 8002eaa:	e7fe      	b.n	8002eaa <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d103      	bne.n	8002eba <xQueueGenericSendFromISR+0x6a>
 8002eb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d101      	bne.n	8002ebe <xQueueGenericSendFromISR+0x6e>
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e000      	b.n	8002ec0 <xQueueGenericSendFromISR+0x70>
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10a      	bne.n	8002eda <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ec8:	f383 8811 	msr	BASEPRI, r3
 8002ecc:	f3bf 8f6f 	isb	sy
 8002ed0:	f3bf 8f4f 	dsb	sy
 8002ed4:	623b      	str	r3, [r7, #32]
}
 8002ed6:	bf00      	nop
 8002ed8:	e7fe      	b.n	8002ed8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002eda:	f001 ffad 	bl	8004e38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002ede:	f3ef 8211 	mrs	r2, BASEPRI
 8002ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ee6:	f383 8811 	msr	BASEPRI, r3
 8002eea:	f3bf 8f6f 	isb	sy
 8002eee:	f3bf 8f4f 	dsb	sy
 8002ef2:	61fa      	str	r2, [r7, #28]
 8002ef4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002ef6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002ef8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002efc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d302      	bcc.n	8002f0c <xQueueGenericSendFromISR+0xbc>
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	2b02      	cmp	r3, #2
 8002f0a:	d12f      	bne.n	8002f6c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f0e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f1c:	683a      	ldr	r2, [r7, #0]
 8002f1e:	68b9      	ldr	r1, [r7, #8]
 8002f20:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002f22:	f000 f911 	bl	8003148 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002f26:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f2e:	d112      	bne.n	8002f56 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d016      	beq.n	8002f66 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f3a:	3324      	adds	r3, #36	; 0x24
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f000 feff 	bl	8003d40 <xTaskRemoveFromEventList>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d00e      	beq.n	8002f66 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00b      	beq.n	8002f66 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2201      	movs	r2, #1
 8002f52:	601a      	str	r2, [r3, #0]
 8002f54:	e007      	b.n	8002f66 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002f56:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	b25a      	sxtb	r2, r3
 8002f60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002f66:	2301      	movs	r3, #1
 8002f68:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002f6a:	e001      	b.n	8002f70 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f72:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002f7a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002f7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3740      	adds	r7, #64	; 0x40
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
	...

08002f88 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b08c      	sub	sp, #48	; 0x30
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002f94:	2300      	movs	r3, #0
 8002f96:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d10a      	bne.n	8002fb8 <xQueueReceive+0x30>
	__asm volatile
 8002fa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fa6:	f383 8811 	msr	BASEPRI, r3
 8002faa:	f3bf 8f6f 	isb	sy
 8002fae:	f3bf 8f4f 	dsb	sy
 8002fb2:	623b      	str	r3, [r7, #32]
}
 8002fb4:	bf00      	nop
 8002fb6:	e7fe      	b.n	8002fb6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d103      	bne.n	8002fc6 <xQueueReceive+0x3e>
 8002fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d101      	bne.n	8002fca <xQueueReceive+0x42>
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e000      	b.n	8002fcc <xQueueReceive+0x44>
 8002fca:	2300      	movs	r3, #0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d10a      	bne.n	8002fe6 <xQueueReceive+0x5e>
	__asm volatile
 8002fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fd4:	f383 8811 	msr	BASEPRI, r3
 8002fd8:	f3bf 8f6f 	isb	sy
 8002fdc:	f3bf 8f4f 	dsb	sy
 8002fe0:	61fb      	str	r3, [r7, #28]
}
 8002fe2:	bf00      	nop
 8002fe4:	e7fe      	b.n	8002fe4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002fe6:	f001 f8cf 	bl	8004188 <xTaskGetSchedulerState>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d102      	bne.n	8002ff6 <xQueueReceive+0x6e>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <xQueueReceive+0x72>
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e000      	b.n	8002ffc <xQueueReceive+0x74>
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d10a      	bne.n	8003016 <xQueueReceive+0x8e>
	__asm volatile
 8003000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003004:	f383 8811 	msr	BASEPRI, r3
 8003008:	f3bf 8f6f 	isb	sy
 800300c:	f3bf 8f4f 	dsb	sy
 8003010:	61bb      	str	r3, [r7, #24]
}
 8003012:	bf00      	nop
 8003014:	e7fe      	b.n	8003014 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003016:	f001 fe2d 	bl	8004c74 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800301a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800301c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800301e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003022:	2b00      	cmp	r3, #0
 8003024:	d01f      	beq.n	8003066 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003026:	68b9      	ldr	r1, [r7, #8]
 8003028:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800302a:	f000 f8f7 	bl	800321c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800302e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003030:	1e5a      	subs	r2, r3, #1
 8003032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003034:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003038:	691b      	ldr	r3, [r3, #16]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d00f      	beq.n	800305e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800303e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003040:	3310      	adds	r3, #16
 8003042:	4618      	mov	r0, r3
 8003044:	f000 fe7c 	bl	8003d40 <xTaskRemoveFromEventList>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d007      	beq.n	800305e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800304e:	4b3d      	ldr	r3, [pc, #244]	; (8003144 <xQueueReceive+0x1bc>)
 8003050:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003054:	601a      	str	r2, [r3, #0]
 8003056:	f3bf 8f4f 	dsb	sy
 800305a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800305e:	f001 fe39 	bl	8004cd4 <vPortExitCritical>
				return pdPASS;
 8003062:	2301      	movs	r3, #1
 8003064:	e069      	b.n	800313a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d103      	bne.n	8003074 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800306c:	f001 fe32 	bl	8004cd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003070:	2300      	movs	r3, #0
 8003072:	e062      	b.n	800313a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003076:	2b00      	cmp	r3, #0
 8003078:	d106      	bne.n	8003088 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800307a:	f107 0310 	add.w	r3, r7, #16
 800307e:	4618      	mov	r0, r3
 8003080:	f000 ff24 	bl	8003ecc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003084:	2301      	movs	r3, #1
 8003086:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003088:	f001 fe24 	bl	8004cd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800308c:	f000 fbf2 	bl	8003874 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003090:	f001 fdf0 	bl	8004c74 <vPortEnterCritical>
 8003094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003096:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800309a:	b25b      	sxtb	r3, r3
 800309c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a0:	d103      	bne.n	80030aa <xQueueReceive+0x122>
 80030a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030b0:	b25b      	sxtb	r3, r3
 80030b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b6:	d103      	bne.n	80030c0 <xQueueReceive+0x138>
 80030b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80030c0:	f001 fe08 	bl	8004cd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80030c4:	1d3a      	adds	r2, r7, #4
 80030c6:	f107 0310 	add.w	r3, r7, #16
 80030ca:	4611      	mov	r1, r2
 80030cc:	4618      	mov	r0, r3
 80030ce:	f000 ff13 	bl	8003ef8 <xTaskCheckForTimeOut>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d123      	bne.n	8003120 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030da:	f000 f917 	bl	800330c <prvIsQueueEmpty>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d017      	beq.n	8003114 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80030e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e6:	3324      	adds	r3, #36	; 0x24
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	4611      	mov	r1, r2
 80030ec:	4618      	mov	r0, r3
 80030ee:	f000 fd9b 	bl	8003c28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80030f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030f4:	f000 f8b8 	bl	8003268 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80030f8:	f000 fbca 	bl	8003890 <xTaskResumeAll>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d189      	bne.n	8003016 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003102:	4b10      	ldr	r3, [pc, #64]	; (8003144 <xQueueReceive+0x1bc>)
 8003104:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003108:	601a      	str	r2, [r3, #0]
 800310a:	f3bf 8f4f 	dsb	sy
 800310e:	f3bf 8f6f 	isb	sy
 8003112:	e780      	b.n	8003016 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003114:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003116:	f000 f8a7 	bl	8003268 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800311a:	f000 fbb9 	bl	8003890 <xTaskResumeAll>
 800311e:	e77a      	b.n	8003016 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003120:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003122:	f000 f8a1 	bl	8003268 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003126:	f000 fbb3 	bl	8003890 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800312a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800312c:	f000 f8ee 	bl	800330c <prvIsQueueEmpty>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	f43f af6f 	beq.w	8003016 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003138:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800313a:	4618      	mov	r0, r3
 800313c:	3730      	adds	r7, #48	; 0x30
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	e000ed04 	.word	0xe000ed04

08003148 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b086      	sub	sp, #24
 800314c:	af00      	add	r7, sp, #0
 800314e:	60f8      	str	r0, [r7, #12]
 8003150:	60b9      	str	r1, [r7, #8]
 8003152:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003154:	2300      	movs	r3, #0
 8003156:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800315c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003162:	2b00      	cmp	r3, #0
 8003164:	d10d      	bne.n	8003182 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d14d      	bne.n	800320a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	4618      	mov	r0, r3
 8003174:	f001 f826 	bl	80041c4 <xTaskPriorityDisinherit>
 8003178:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2200      	movs	r2, #0
 800317e:	609a      	str	r2, [r3, #8]
 8003180:	e043      	b.n	800320a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d119      	bne.n	80031bc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6858      	ldr	r0, [r3, #4]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003190:	461a      	mov	r2, r3
 8003192:	68b9      	ldr	r1, [r7, #8]
 8003194:	f002 fb2e 	bl	80057f4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	685a      	ldr	r2, [r3, #4]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a0:	441a      	add	r2, r3
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	685a      	ldr	r2, [r3, #4]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d32b      	bcc.n	800320a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	605a      	str	r2, [r3, #4]
 80031ba:	e026      	b.n	800320a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	68d8      	ldr	r0, [r3, #12]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c4:	461a      	mov	r2, r3
 80031c6:	68b9      	ldr	r1, [r7, #8]
 80031c8:	f002 fb14 	bl	80057f4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	68da      	ldr	r2, [r3, #12]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d4:	425b      	negs	r3, r3
 80031d6:	441a      	add	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	68da      	ldr	r2, [r3, #12]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d207      	bcs.n	80031f8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	689a      	ldr	r2, [r3, #8]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f0:	425b      	negs	r3, r3
 80031f2:	441a      	add	r2, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d105      	bne.n	800320a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d002      	beq.n	800320a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	3b01      	subs	r3, #1
 8003208:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	1c5a      	adds	r2, r3, #1
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003212:	697b      	ldr	r3, [r7, #20]
}
 8003214:	4618      	mov	r0, r3
 8003216:	3718      	adds	r7, #24
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322a:	2b00      	cmp	r3, #0
 800322c:	d018      	beq.n	8003260 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	68da      	ldr	r2, [r3, #12]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003236:	441a      	add	r2, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	68da      	ldr	r2, [r3, #12]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	429a      	cmp	r2, r3
 8003246:	d303      	bcc.n	8003250 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	68d9      	ldr	r1, [r3, #12]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003258:	461a      	mov	r2, r3
 800325a:	6838      	ldr	r0, [r7, #0]
 800325c:	f002 faca 	bl	80057f4 <memcpy>
	}
}
 8003260:	bf00      	nop
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003270:	f001 fd00 	bl	8004c74 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800327a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800327c:	e011      	b.n	80032a2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003282:	2b00      	cmp	r3, #0
 8003284:	d012      	beq.n	80032ac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	3324      	adds	r3, #36	; 0x24
 800328a:	4618      	mov	r0, r3
 800328c:	f000 fd58 	bl	8003d40 <xTaskRemoveFromEventList>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d001      	beq.n	800329a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003296:	f000 fe91 	bl	8003fbc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800329a:	7bfb      	ldrb	r3, [r7, #15]
 800329c:	3b01      	subs	r3, #1
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80032a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	dce9      	bgt.n	800327e <prvUnlockQueue+0x16>
 80032aa:	e000      	b.n	80032ae <prvUnlockQueue+0x46>
					break;
 80032ac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	22ff      	movs	r2, #255	; 0xff
 80032b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80032b6:	f001 fd0d 	bl	8004cd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80032ba:	f001 fcdb 	bl	8004c74 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80032c4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80032c6:	e011      	b.n	80032ec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	691b      	ldr	r3, [r3, #16]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d012      	beq.n	80032f6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	3310      	adds	r3, #16
 80032d4:	4618      	mov	r0, r3
 80032d6:	f000 fd33 	bl	8003d40 <xTaskRemoveFromEventList>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80032e0:	f000 fe6c 	bl	8003fbc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80032e4:	7bbb      	ldrb	r3, [r7, #14]
 80032e6:	3b01      	subs	r3, #1
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80032ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	dce9      	bgt.n	80032c8 <prvUnlockQueue+0x60>
 80032f4:	e000      	b.n	80032f8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80032f6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	22ff      	movs	r2, #255	; 0xff
 80032fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003300:	f001 fce8 	bl	8004cd4 <vPortExitCritical>
}
 8003304:	bf00      	nop
 8003306:	3710      	adds	r7, #16
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003314:	f001 fcae 	bl	8004c74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800331c:	2b00      	cmp	r3, #0
 800331e:	d102      	bne.n	8003326 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003320:	2301      	movs	r3, #1
 8003322:	60fb      	str	r3, [r7, #12]
 8003324:	e001      	b.n	800332a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003326:	2300      	movs	r3, #0
 8003328:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800332a:	f001 fcd3 	bl	8004cd4 <vPortExitCritical>

	return xReturn;
 800332e:	68fb      	ldr	r3, [r7, #12]
}
 8003330:	4618      	mov	r0, r3
 8003332:	3710      	adds	r7, #16
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003340:	f001 fc98 	bl	8004c74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800334c:	429a      	cmp	r2, r3
 800334e:	d102      	bne.n	8003356 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003350:	2301      	movs	r3, #1
 8003352:	60fb      	str	r3, [r7, #12]
 8003354:	e001      	b.n	800335a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003356:	2300      	movs	r3, #0
 8003358:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800335a:	f001 fcbb 	bl	8004cd4 <vPortExitCritical>

	return xReturn;
 800335e:	68fb      	ldr	r3, [r7, #12]
}
 8003360:	4618      	mov	r0, r3
 8003362:	3710      	adds	r7, #16
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003368:	b480      	push	{r7}
 800336a:	b085      	sub	sp, #20
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003372:	2300      	movs	r3, #0
 8003374:	60fb      	str	r3, [r7, #12]
 8003376:	e014      	b.n	80033a2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003378:	4a0f      	ldr	r2, [pc, #60]	; (80033b8 <vQueueAddToRegistry+0x50>)
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d10b      	bne.n	800339c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003384:	490c      	ldr	r1, [pc, #48]	; (80033b8 <vQueueAddToRegistry+0x50>)
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	683a      	ldr	r2, [r7, #0]
 800338a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800338e:	4a0a      	ldr	r2, [pc, #40]	; (80033b8 <vQueueAddToRegistry+0x50>)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	00db      	lsls	r3, r3, #3
 8003394:	4413      	add	r3, r2
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800339a:	e006      	b.n	80033aa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	3301      	adds	r3, #1
 80033a0:	60fb      	str	r3, [r7, #12]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2b07      	cmp	r3, #7
 80033a6:	d9e7      	bls.n	8003378 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80033a8:	bf00      	nop
 80033aa:	bf00      	nop
 80033ac:	3714      	adds	r7, #20
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	20000870 	.word	0x20000870

080033bc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	60b9      	str	r1, [r7, #8]
 80033c6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80033cc:	f001 fc52 	bl	8004c74 <vPortEnterCritical>
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80033d6:	b25b      	sxtb	r3, r3
 80033d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033dc:	d103      	bne.n	80033e6 <vQueueWaitForMessageRestricted+0x2a>
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80033ec:	b25b      	sxtb	r3, r3
 80033ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033f2:	d103      	bne.n	80033fc <vQueueWaitForMessageRestricted+0x40>
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80033fc:	f001 fc6a 	bl	8004cd4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003404:	2b00      	cmp	r3, #0
 8003406:	d106      	bne.n	8003416 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	3324      	adds	r3, #36	; 0x24
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	68b9      	ldr	r1, [r7, #8]
 8003410:	4618      	mov	r0, r3
 8003412:	f000 fc69 	bl	8003ce8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003416:	6978      	ldr	r0, [r7, #20]
 8003418:	f7ff ff26 	bl	8003268 <prvUnlockQueue>
	}
 800341c:	bf00      	nop
 800341e:	3718      	adds	r7, #24
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003424:	b580      	push	{r7, lr}
 8003426:	b08e      	sub	sp, #56	; 0x38
 8003428:	af04      	add	r7, sp, #16
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	60b9      	str	r1, [r7, #8]
 800342e:	607a      	str	r2, [r7, #4]
 8003430:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003432:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003434:	2b00      	cmp	r3, #0
 8003436:	d10a      	bne.n	800344e <xTaskCreateStatic+0x2a>
	__asm volatile
 8003438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800343c:	f383 8811 	msr	BASEPRI, r3
 8003440:	f3bf 8f6f 	isb	sy
 8003444:	f3bf 8f4f 	dsb	sy
 8003448:	623b      	str	r3, [r7, #32]
}
 800344a:	bf00      	nop
 800344c:	e7fe      	b.n	800344c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800344e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003450:	2b00      	cmp	r3, #0
 8003452:	d10a      	bne.n	800346a <xTaskCreateStatic+0x46>
	__asm volatile
 8003454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003458:	f383 8811 	msr	BASEPRI, r3
 800345c:	f3bf 8f6f 	isb	sy
 8003460:	f3bf 8f4f 	dsb	sy
 8003464:	61fb      	str	r3, [r7, #28]
}
 8003466:	bf00      	nop
 8003468:	e7fe      	b.n	8003468 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800346a:	23a8      	movs	r3, #168	; 0xa8
 800346c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	2ba8      	cmp	r3, #168	; 0xa8
 8003472:	d00a      	beq.n	800348a <xTaskCreateStatic+0x66>
	__asm volatile
 8003474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003478:	f383 8811 	msr	BASEPRI, r3
 800347c:	f3bf 8f6f 	isb	sy
 8003480:	f3bf 8f4f 	dsb	sy
 8003484:	61bb      	str	r3, [r7, #24]
}
 8003486:	bf00      	nop
 8003488:	e7fe      	b.n	8003488 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800348a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800348c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800348e:	2b00      	cmp	r3, #0
 8003490:	d01e      	beq.n	80034d0 <xTaskCreateStatic+0xac>
 8003492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003494:	2b00      	cmp	r3, #0
 8003496:	d01b      	beq.n	80034d0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800349a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800349c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800349e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034a0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80034a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a4:	2202      	movs	r2, #2
 80034a6:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80034aa:	2300      	movs	r3, #0
 80034ac:	9303      	str	r3, [sp, #12]
 80034ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b0:	9302      	str	r3, [sp, #8]
 80034b2:	f107 0314 	add.w	r3, r7, #20
 80034b6:	9301      	str	r3, [sp, #4]
 80034b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ba:	9300      	str	r3, [sp, #0]
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	68b9      	ldr	r1, [r7, #8]
 80034c2:	68f8      	ldr	r0, [r7, #12]
 80034c4:	f000 f850 	bl	8003568 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80034c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80034ca:	f000 f8f3 	bl	80036b4 <prvAddNewTaskToReadyList>
 80034ce:	e001      	b.n	80034d4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80034d0:	2300      	movs	r3, #0
 80034d2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80034d4:	697b      	ldr	r3, [r7, #20]
	}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3728      	adds	r7, #40	; 0x28
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}

080034de <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80034de:	b580      	push	{r7, lr}
 80034e0:	b08c      	sub	sp, #48	; 0x30
 80034e2:	af04      	add	r7, sp, #16
 80034e4:	60f8      	str	r0, [r7, #12]
 80034e6:	60b9      	str	r1, [r7, #8]
 80034e8:	603b      	str	r3, [r7, #0]
 80034ea:	4613      	mov	r3, r2
 80034ec:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80034ee:	88fb      	ldrh	r3, [r7, #6]
 80034f0:	009b      	lsls	r3, r3, #2
 80034f2:	4618      	mov	r0, r3
 80034f4:	f001 fce0 	bl	8004eb8 <pvPortMalloc>
 80034f8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d00e      	beq.n	800351e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003500:	20a8      	movs	r0, #168	; 0xa8
 8003502:	f001 fcd9 	bl	8004eb8 <pvPortMalloc>
 8003506:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d003      	beq.n	8003516 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	697a      	ldr	r2, [r7, #20]
 8003512:	631a      	str	r2, [r3, #48]	; 0x30
 8003514:	e005      	b.n	8003522 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003516:	6978      	ldr	r0, [r7, #20]
 8003518:	f001 fd9a 	bl	8005050 <vPortFree>
 800351c:	e001      	b.n	8003522 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800351e:	2300      	movs	r3, #0
 8003520:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d017      	beq.n	8003558 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003530:	88fa      	ldrh	r2, [r7, #6]
 8003532:	2300      	movs	r3, #0
 8003534:	9303      	str	r3, [sp, #12]
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	9302      	str	r3, [sp, #8]
 800353a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800353c:	9301      	str	r3, [sp, #4]
 800353e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003540:	9300      	str	r3, [sp, #0]
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	68b9      	ldr	r1, [r7, #8]
 8003546:	68f8      	ldr	r0, [r7, #12]
 8003548:	f000 f80e 	bl	8003568 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800354c:	69f8      	ldr	r0, [r7, #28]
 800354e:	f000 f8b1 	bl	80036b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003552:	2301      	movs	r3, #1
 8003554:	61bb      	str	r3, [r7, #24]
 8003556:	e002      	b.n	800355e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003558:	f04f 33ff 	mov.w	r3, #4294967295
 800355c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800355e:	69bb      	ldr	r3, [r7, #24]
	}
 8003560:	4618      	mov	r0, r3
 8003562:	3720      	adds	r7, #32
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}

08003568 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b088      	sub	sp, #32
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	607a      	str	r2, [r7, #4]
 8003574:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003578:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	461a      	mov	r2, r3
 8003580:	21a5      	movs	r1, #165	; 0xa5
 8003582:	f002 f867 	bl	8005654 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003588:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003590:	3b01      	subs	r3, #1
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	4413      	add	r3, r2
 8003596:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	f023 0307 	bic.w	r3, r3, #7
 800359e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	f003 0307 	and.w	r3, r3, #7
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00a      	beq.n	80035c0 <prvInitialiseNewTask+0x58>
	__asm volatile
 80035aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035ae:	f383 8811 	msr	BASEPRI, r3
 80035b2:	f3bf 8f6f 	isb	sy
 80035b6:	f3bf 8f4f 	dsb	sy
 80035ba:	617b      	str	r3, [r7, #20]
}
 80035bc:	bf00      	nop
 80035be:	e7fe      	b.n	80035be <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d01f      	beq.n	8003606 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80035c6:	2300      	movs	r3, #0
 80035c8:	61fb      	str	r3, [r7, #28]
 80035ca:	e012      	b.n	80035f2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80035cc:	68ba      	ldr	r2, [r7, #8]
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	4413      	add	r3, r2
 80035d2:	7819      	ldrb	r1, [r3, #0]
 80035d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	4413      	add	r3, r2
 80035da:	3334      	adds	r3, #52	; 0x34
 80035dc:	460a      	mov	r2, r1
 80035de:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80035e0:	68ba      	ldr	r2, [r7, #8]
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	4413      	add	r3, r2
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d006      	beq.n	80035fa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	3301      	adds	r3, #1
 80035f0:	61fb      	str	r3, [r7, #28]
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	2b0f      	cmp	r3, #15
 80035f6:	d9e9      	bls.n	80035cc <prvInitialiseNewTask+0x64>
 80035f8:	e000      	b.n	80035fc <prvInitialiseNewTask+0x94>
			{
				break;
 80035fa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80035fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035fe:	2200      	movs	r2, #0
 8003600:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003604:	e003      	b.n	800360e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003608:	2200      	movs	r2, #0
 800360a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800360e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003610:	2b37      	cmp	r3, #55	; 0x37
 8003612:	d901      	bls.n	8003618 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003614:	2337      	movs	r3, #55	; 0x37
 8003616:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800361a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800361c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800361e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003620:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003622:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003626:	2200      	movs	r2, #0
 8003628:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800362a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800362c:	3304      	adds	r3, #4
 800362e:	4618      	mov	r0, r3
 8003630:	f7ff f977 	bl	8002922 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003636:	3318      	adds	r3, #24
 8003638:	4618      	mov	r0, r3
 800363a:	f7ff f972 	bl	8002922 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800363e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003640:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003642:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003646:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800364a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800364c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800364e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003650:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003652:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003656:	2200      	movs	r2, #0
 8003658:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800365c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800365e:	2200      	movs	r2, #0
 8003660:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003666:	3354      	adds	r3, #84	; 0x54
 8003668:	224c      	movs	r2, #76	; 0x4c
 800366a:	2100      	movs	r1, #0
 800366c:	4618      	mov	r0, r3
 800366e:	f001 fff1 	bl	8005654 <memset>
 8003672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003674:	4a0c      	ldr	r2, [pc, #48]	; (80036a8 <prvInitialiseNewTask+0x140>)
 8003676:	659a      	str	r2, [r3, #88]	; 0x58
 8003678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800367a:	4a0c      	ldr	r2, [pc, #48]	; (80036ac <prvInitialiseNewTask+0x144>)
 800367c:	65da      	str	r2, [r3, #92]	; 0x5c
 800367e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003680:	4a0b      	ldr	r2, [pc, #44]	; (80036b0 <prvInitialiseNewTask+0x148>)
 8003682:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003684:	683a      	ldr	r2, [r7, #0]
 8003686:	68f9      	ldr	r1, [r7, #12]
 8003688:	69b8      	ldr	r0, [r7, #24]
 800368a:	f001 f9c3 	bl	8004a14 <pxPortInitialiseStack>
 800368e:	4602      	mov	r2, r0
 8003690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003692:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003696:	2b00      	cmp	r3, #0
 8003698:	d002      	beq.n	80036a0 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800369a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800369c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800369e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80036a0:	bf00      	nop
 80036a2:	3720      	adds	r7, #32
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	20004b04 	.word	0x20004b04
 80036ac:	20004b6c 	.word	0x20004b6c
 80036b0:	20004bd4 	.word	0x20004bd4

080036b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80036bc:	f001 fada 	bl	8004c74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80036c0:	4b2d      	ldr	r3, [pc, #180]	; (8003778 <prvAddNewTaskToReadyList+0xc4>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	3301      	adds	r3, #1
 80036c6:	4a2c      	ldr	r2, [pc, #176]	; (8003778 <prvAddNewTaskToReadyList+0xc4>)
 80036c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80036ca:	4b2c      	ldr	r3, [pc, #176]	; (800377c <prvAddNewTaskToReadyList+0xc8>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d109      	bne.n	80036e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80036d2:	4a2a      	ldr	r2, [pc, #168]	; (800377c <prvAddNewTaskToReadyList+0xc8>)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80036d8:	4b27      	ldr	r3, [pc, #156]	; (8003778 <prvAddNewTaskToReadyList+0xc4>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d110      	bne.n	8003702 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80036e0:	f000 fc90 	bl	8004004 <prvInitialiseTaskLists>
 80036e4:	e00d      	b.n	8003702 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80036e6:	4b26      	ldr	r3, [pc, #152]	; (8003780 <prvAddNewTaskToReadyList+0xcc>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d109      	bne.n	8003702 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80036ee:	4b23      	ldr	r3, [pc, #140]	; (800377c <prvAddNewTaskToReadyList+0xc8>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d802      	bhi.n	8003702 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80036fc:	4a1f      	ldr	r2, [pc, #124]	; (800377c <prvAddNewTaskToReadyList+0xc8>)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003702:	4b20      	ldr	r3, [pc, #128]	; (8003784 <prvAddNewTaskToReadyList+0xd0>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	3301      	adds	r3, #1
 8003708:	4a1e      	ldr	r2, [pc, #120]	; (8003784 <prvAddNewTaskToReadyList+0xd0>)
 800370a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800370c:	4b1d      	ldr	r3, [pc, #116]	; (8003784 <prvAddNewTaskToReadyList+0xd0>)
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003718:	4b1b      	ldr	r3, [pc, #108]	; (8003788 <prvAddNewTaskToReadyList+0xd4>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	429a      	cmp	r2, r3
 800371e:	d903      	bls.n	8003728 <prvAddNewTaskToReadyList+0x74>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003724:	4a18      	ldr	r2, [pc, #96]	; (8003788 <prvAddNewTaskToReadyList+0xd4>)
 8003726:	6013      	str	r3, [r2, #0]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800372c:	4613      	mov	r3, r2
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	4413      	add	r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	4a15      	ldr	r2, [pc, #84]	; (800378c <prvAddNewTaskToReadyList+0xd8>)
 8003736:	441a      	add	r2, r3
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	3304      	adds	r3, #4
 800373c:	4619      	mov	r1, r3
 800373e:	4610      	mov	r0, r2
 8003740:	f7ff f8fc 	bl	800293c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003744:	f001 fac6 	bl	8004cd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003748:	4b0d      	ldr	r3, [pc, #52]	; (8003780 <prvAddNewTaskToReadyList+0xcc>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d00e      	beq.n	800376e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003750:	4b0a      	ldr	r3, [pc, #40]	; (800377c <prvAddNewTaskToReadyList+0xc8>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800375a:	429a      	cmp	r2, r3
 800375c:	d207      	bcs.n	800376e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800375e:	4b0c      	ldr	r3, [pc, #48]	; (8003790 <prvAddNewTaskToReadyList+0xdc>)
 8003760:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003764:	601a      	str	r2, [r3, #0]
 8003766:	f3bf 8f4f 	dsb	sy
 800376a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800376e:	bf00      	nop
 8003770:	3708      	adds	r7, #8
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	20000d84 	.word	0x20000d84
 800377c:	200008b0 	.word	0x200008b0
 8003780:	20000d90 	.word	0x20000d90
 8003784:	20000da0 	.word	0x20000da0
 8003788:	20000d8c 	.word	0x20000d8c
 800378c:	200008b4 	.word	0x200008b4
 8003790:	e000ed04 	.word	0xe000ed04

08003794 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b08a      	sub	sp, #40	; 0x28
 8003798:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800379a:	2300      	movs	r3, #0
 800379c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800379e:	2300      	movs	r3, #0
 80037a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80037a2:	463a      	mov	r2, r7
 80037a4:	1d39      	adds	r1, r7, #4
 80037a6:	f107 0308 	add.w	r3, r7, #8
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7fe fed0 	bl	8002550 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80037b0:	6839      	ldr	r1, [r7, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	68ba      	ldr	r2, [r7, #8]
 80037b6:	9202      	str	r2, [sp, #8]
 80037b8:	9301      	str	r3, [sp, #4]
 80037ba:	2300      	movs	r3, #0
 80037bc:	9300      	str	r3, [sp, #0]
 80037be:	2300      	movs	r3, #0
 80037c0:	460a      	mov	r2, r1
 80037c2:	4924      	ldr	r1, [pc, #144]	; (8003854 <vTaskStartScheduler+0xc0>)
 80037c4:	4824      	ldr	r0, [pc, #144]	; (8003858 <vTaskStartScheduler+0xc4>)
 80037c6:	f7ff fe2d 	bl	8003424 <xTaskCreateStatic>
 80037ca:	4603      	mov	r3, r0
 80037cc:	4a23      	ldr	r2, [pc, #140]	; (800385c <vTaskStartScheduler+0xc8>)
 80037ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80037d0:	4b22      	ldr	r3, [pc, #136]	; (800385c <vTaskStartScheduler+0xc8>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d002      	beq.n	80037de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80037d8:	2301      	movs	r3, #1
 80037da:	617b      	str	r3, [r7, #20]
 80037dc:	e001      	b.n	80037e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80037de:	2300      	movs	r3, #0
 80037e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d102      	bne.n	80037ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80037e8:	f000 fdc6 	bl	8004378 <xTimerCreateTimerTask>
 80037ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d11b      	bne.n	800382c <vTaskStartScheduler+0x98>
	__asm volatile
 80037f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037f8:	f383 8811 	msr	BASEPRI, r3
 80037fc:	f3bf 8f6f 	isb	sy
 8003800:	f3bf 8f4f 	dsb	sy
 8003804:	613b      	str	r3, [r7, #16]
}
 8003806:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003808:	4b15      	ldr	r3, [pc, #84]	; (8003860 <vTaskStartScheduler+0xcc>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	3354      	adds	r3, #84	; 0x54
 800380e:	4a15      	ldr	r2, [pc, #84]	; (8003864 <vTaskStartScheduler+0xd0>)
 8003810:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003812:	4b15      	ldr	r3, [pc, #84]	; (8003868 <vTaskStartScheduler+0xd4>)
 8003814:	f04f 32ff 	mov.w	r2, #4294967295
 8003818:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800381a:	4b14      	ldr	r3, [pc, #80]	; (800386c <vTaskStartScheduler+0xd8>)
 800381c:	2201      	movs	r2, #1
 800381e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003820:	4b13      	ldr	r3, [pc, #76]	; (8003870 <vTaskStartScheduler+0xdc>)
 8003822:	2200      	movs	r2, #0
 8003824:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003826:	f001 f983 	bl	8004b30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800382a:	e00e      	b.n	800384a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003832:	d10a      	bne.n	800384a <vTaskStartScheduler+0xb6>
	__asm volatile
 8003834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003838:	f383 8811 	msr	BASEPRI, r3
 800383c:	f3bf 8f6f 	isb	sy
 8003840:	f3bf 8f4f 	dsb	sy
 8003844:	60fb      	str	r3, [r7, #12]
}
 8003846:	bf00      	nop
 8003848:	e7fe      	b.n	8003848 <vTaskStartScheduler+0xb4>
}
 800384a:	bf00      	nop
 800384c:	3718      	adds	r7, #24
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	08005d68 	.word	0x08005d68
 8003858:	08003fd5 	.word	0x08003fd5
 800385c:	20000da8 	.word	0x20000da8
 8003860:	200008b0 	.word	0x200008b0
 8003864:	20000068 	.word	0x20000068
 8003868:	20000da4 	.word	0x20000da4
 800386c:	20000d90 	.word	0x20000d90
 8003870:	20000d88 	.word	0x20000d88

08003874 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003878:	4b04      	ldr	r3, [pc, #16]	; (800388c <vTaskSuspendAll+0x18>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	3301      	adds	r3, #1
 800387e:	4a03      	ldr	r2, [pc, #12]	; (800388c <vTaskSuspendAll+0x18>)
 8003880:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003882:	bf00      	nop
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	20000dac 	.word	0x20000dac

08003890 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003896:	2300      	movs	r3, #0
 8003898:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800389a:	2300      	movs	r3, #0
 800389c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800389e:	4b42      	ldr	r3, [pc, #264]	; (80039a8 <xTaskResumeAll+0x118>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d10a      	bne.n	80038bc <xTaskResumeAll+0x2c>
	__asm volatile
 80038a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038aa:	f383 8811 	msr	BASEPRI, r3
 80038ae:	f3bf 8f6f 	isb	sy
 80038b2:	f3bf 8f4f 	dsb	sy
 80038b6:	603b      	str	r3, [r7, #0]
}
 80038b8:	bf00      	nop
 80038ba:	e7fe      	b.n	80038ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80038bc:	f001 f9da 	bl	8004c74 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80038c0:	4b39      	ldr	r3, [pc, #228]	; (80039a8 <xTaskResumeAll+0x118>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	3b01      	subs	r3, #1
 80038c6:	4a38      	ldr	r2, [pc, #224]	; (80039a8 <xTaskResumeAll+0x118>)
 80038c8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038ca:	4b37      	ldr	r3, [pc, #220]	; (80039a8 <xTaskResumeAll+0x118>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d162      	bne.n	8003998 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80038d2:	4b36      	ldr	r3, [pc, #216]	; (80039ac <xTaskResumeAll+0x11c>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d05e      	beq.n	8003998 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80038da:	e02f      	b.n	800393c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038dc:	4b34      	ldr	r3, [pc, #208]	; (80039b0 <xTaskResumeAll+0x120>)
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	3318      	adds	r3, #24
 80038e8:	4618      	mov	r0, r3
 80038ea:	f7ff f884 	bl	80029f6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	3304      	adds	r3, #4
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7ff f87f 	bl	80029f6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038fc:	4b2d      	ldr	r3, [pc, #180]	; (80039b4 <xTaskResumeAll+0x124>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	429a      	cmp	r2, r3
 8003902:	d903      	bls.n	800390c <xTaskResumeAll+0x7c>
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003908:	4a2a      	ldr	r2, [pc, #168]	; (80039b4 <xTaskResumeAll+0x124>)
 800390a:	6013      	str	r3, [r2, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003910:	4613      	mov	r3, r2
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	4413      	add	r3, r2
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	4a27      	ldr	r2, [pc, #156]	; (80039b8 <xTaskResumeAll+0x128>)
 800391a:	441a      	add	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	3304      	adds	r3, #4
 8003920:	4619      	mov	r1, r3
 8003922:	4610      	mov	r0, r2
 8003924:	f7ff f80a 	bl	800293c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800392c:	4b23      	ldr	r3, [pc, #140]	; (80039bc <xTaskResumeAll+0x12c>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003932:	429a      	cmp	r2, r3
 8003934:	d302      	bcc.n	800393c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003936:	4b22      	ldr	r3, [pc, #136]	; (80039c0 <xTaskResumeAll+0x130>)
 8003938:	2201      	movs	r2, #1
 800393a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800393c:	4b1c      	ldr	r3, [pc, #112]	; (80039b0 <xTaskResumeAll+0x120>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d1cb      	bne.n	80038dc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d001      	beq.n	800394e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800394a:	f000 fbfd 	bl	8004148 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800394e:	4b1d      	ldr	r3, [pc, #116]	; (80039c4 <xTaskResumeAll+0x134>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d010      	beq.n	800397c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800395a:	f000 f847 	bl	80039ec <xTaskIncrementTick>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d002      	beq.n	800396a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003964:	4b16      	ldr	r3, [pc, #88]	; (80039c0 <xTaskResumeAll+0x130>)
 8003966:	2201      	movs	r2, #1
 8003968:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	3b01      	subs	r3, #1
 800396e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d1f1      	bne.n	800395a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003976:	4b13      	ldr	r3, [pc, #76]	; (80039c4 <xTaskResumeAll+0x134>)
 8003978:	2200      	movs	r2, #0
 800397a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800397c:	4b10      	ldr	r3, [pc, #64]	; (80039c0 <xTaskResumeAll+0x130>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d009      	beq.n	8003998 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003984:	2301      	movs	r3, #1
 8003986:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003988:	4b0f      	ldr	r3, [pc, #60]	; (80039c8 <xTaskResumeAll+0x138>)
 800398a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800398e:	601a      	str	r2, [r3, #0]
 8003990:	f3bf 8f4f 	dsb	sy
 8003994:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003998:	f001 f99c 	bl	8004cd4 <vPortExitCritical>

	return xAlreadyYielded;
 800399c:	68bb      	ldr	r3, [r7, #8]
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3710      	adds	r7, #16
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	20000dac 	.word	0x20000dac
 80039ac:	20000d84 	.word	0x20000d84
 80039b0:	20000d44 	.word	0x20000d44
 80039b4:	20000d8c 	.word	0x20000d8c
 80039b8:	200008b4 	.word	0x200008b4
 80039bc:	200008b0 	.word	0x200008b0
 80039c0:	20000d98 	.word	0x20000d98
 80039c4:	20000d94 	.word	0x20000d94
 80039c8:	e000ed04 	.word	0xe000ed04

080039cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80039d2:	4b05      	ldr	r3, [pc, #20]	; (80039e8 <xTaskGetTickCount+0x1c>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80039d8:	687b      	ldr	r3, [r7, #4]
}
 80039da:	4618      	mov	r0, r3
 80039dc:	370c      	adds	r7, #12
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	20000d88 	.word	0x20000d88

080039ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b086      	sub	sp, #24
 80039f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80039f2:	2300      	movs	r3, #0
 80039f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039f6:	4b4f      	ldr	r3, [pc, #316]	; (8003b34 <xTaskIncrementTick+0x148>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	f040 808f 	bne.w	8003b1e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003a00:	4b4d      	ldr	r3, [pc, #308]	; (8003b38 <xTaskIncrementTick+0x14c>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	3301      	adds	r3, #1
 8003a06:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003a08:	4a4b      	ldr	r2, [pc, #300]	; (8003b38 <xTaskIncrementTick+0x14c>)
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d120      	bne.n	8003a56 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003a14:	4b49      	ldr	r3, [pc, #292]	; (8003b3c <xTaskIncrementTick+0x150>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00a      	beq.n	8003a34 <xTaskIncrementTick+0x48>
	__asm volatile
 8003a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a22:	f383 8811 	msr	BASEPRI, r3
 8003a26:	f3bf 8f6f 	isb	sy
 8003a2a:	f3bf 8f4f 	dsb	sy
 8003a2e:	603b      	str	r3, [r7, #0]
}
 8003a30:	bf00      	nop
 8003a32:	e7fe      	b.n	8003a32 <xTaskIncrementTick+0x46>
 8003a34:	4b41      	ldr	r3, [pc, #260]	; (8003b3c <xTaskIncrementTick+0x150>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	60fb      	str	r3, [r7, #12]
 8003a3a:	4b41      	ldr	r3, [pc, #260]	; (8003b40 <xTaskIncrementTick+0x154>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a3f      	ldr	r2, [pc, #252]	; (8003b3c <xTaskIncrementTick+0x150>)
 8003a40:	6013      	str	r3, [r2, #0]
 8003a42:	4a3f      	ldr	r2, [pc, #252]	; (8003b40 <xTaskIncrementTick+0x154>)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	6013      	str	r3, [r2, #0]
 8003a48:	4b3e      	ldr	r3, [pc, #248]	; (8003b44 <xTaskIncrementTick+0x158>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	4a3d      	ldr	r2, [pc, #244]	; (8003b44 <xTaskIncrementTick+0x158>)
 8003a50:	6013      	str	r3, [r2, #0]
 8003a52:	f000 fb79 	bl	8004148 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003a56:	4b3c      	ldr	r3, [pc, #240]	; (8003b48 <xTaskIncrementTick+0x15c>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	693a      	ldr	r2, [r7, #16]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d349      	bcc.n	8003af4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a60:	4b36      	ldr	r3, [pc, #216]	; (8003b3c <xTaskIncrementTick+0x150>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d104      	bne.n	8003a74 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a6a:	4b37      	ldr	r3, [pc, #220]	; (8003b48 <xTaskIncrementTick+0x15c>)
 8003a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a70:	601a      	str	r2, [r3, #0]
					break;
 8003a72:	e03f      	b.n	8003af4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a74:	4b31      	ldr	r3, [pc, #196]	; (8003b3c <xTaskIncrementTick+0x150>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003a84:	693a      	ldr	r2, [r7, #16]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d203      	bcs.n	8003a94 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003a8c:	4a2e      	ldr	r2, [pc, #184]	; (8003b48 <xTaskIncrementTick+0x15c>)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003a92:	e02f      	b.n	8003af4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	3304      	adds	r3, #4
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7fe ffac 	bl	80029f6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d004      	beq.n	8003ab0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	3318      	adds	r3, #24
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7fe ffa3 	bl	80029f6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ab4:	4b25      	ldr	r3, [pc, #148]	; (8003b4c <xTaskIncrementTick+0x160>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d903      	bls.n	8003ac4 <xTaskIncrementTick+0xd8>
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ac0:	4a22      	ldr	r2, [pc, #136]	; (8003b4c <xTaskIncrementTick+0x160>)
 8003ac2:	6013      	str	r3, [r2, #0]
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ac8:	4613      	mov	r3, r2
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	4413      	add	r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	4a1f      	ldr	r2, [pc, #124]	; (8003b50 <xTaskIncrementTick+0x164>)
 8003ad2:	441a      	add	r2, r3
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	3304      	adds	r3, #4
 8003ad8:	4619      	mov	r1, r3
 8003ada:	4610      	mov	r0, r2
 8003adc:	f7fe ff2e 	bl	800293c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ae4:	4b1b      	ldr	r3, [pc, #108]	; (8003b54 <xTaskIncrementTick+0x168>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d3b8      	bcc.n	8003a60 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003aee:	2301      	movs	r3, #1
 8003af0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003af2:	e7b5      	b.n	8003a60 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003af4:	4b17      	ldr	r3, [pc, #92]	; (8003b54 <xTaskIncrementTick+0x168>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003afa:	4915      	ldr	r1, [pc, #84]	; (8003b50 <xTaskIncrementTick+0x164>)
 8003afc:	4613      	mov	r3, r2
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	4413      	add	r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	440b      	add	r3, r1
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d901      	bls.n	8003b10 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003b10:	4b11      	ldr	r3, [pc, #68]	; (8003b58 <xTaskIncrementTick+0x16c>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d007      	beq.n	8003b28 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	617b      	str	r3, [r7, #20]
 8003b1c:	e004      	b.n	8003b28 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003b1e:	4b0f      	ldr	r3, [pc, #60]	; (8003b5c <xTaskIncrementTick+0x170>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	3301      	adds	r3, #1
 8003b24:	4a0d      	ldr	r2, [pc, #52]	; (8003b5c <xTaskIncrementTick+0x170>)
 8003b26:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003b28:	697b      	ldr	r3, [r7, #20]
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3718      	adds	r7, #24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	20000dac 	.word	0x20000dac
 8003b38:	20000d88 	.word	0x20000d88
 8003b3c:	20000d3c 	.word	0x20000d3c
 8003b40:	20000d40 	.word	0x20000d40
 8003b44:	20000d9c 	.word	0x20000d9c
 8003b48:	20000da4 	.word	0x20000da4
 8003b4c:	20000d8c 	.word	0x20000d8c
 8003b50:	200008b4 	.word	0x200008b4
 8003b54:	200008b0 	.word	0x200008b0
 8003b58:	20000d98 	.word	0x20000d98
 8003b5c:	20000d94 	.word	0x20000d94

08003b60 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003b60:	b480      	push	{r7}
 8003b62:	b085      	sub	sp, #20
 8003b64:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003b66:	4b2a      	ldr	r3, [pc, #168]	; (8003c10 <vTaskSwitchContext+0xb0>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d003      	beq.n	8003b76 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003b6e:	4b29      	ldr	r3, [pc, #164]	; (8003c14 <vTaskSwitchContext+0xb4>)
 8003b70:	2201      	movs	r2, #1
 8003b72:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003b74:	e046      	b.n	8003c04 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8003b76:	4b27      	ldr	r3, [pc, #156]	; (8003c14 <vTaskSwitchContext+0xb4>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b7c:	4b26      	ldr	r3, [pc, #152]	; (8003c18 <vTaskSwitchContext+0xb8>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	60fb      	str	r3, [r7, #12]
 8003b82:	e010      	b.n	8003ba6 <vTaskSwitchContext+0x46>
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d10a      	bne.n	8003ba0 <vTaskSwitchContext+0x40>
	__asm volatile
 8003b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b8e:	f383 8811 	msr	BASEPRI, r3
 8003b92:	f3bf 8f6f 	isb	sy
 8003b96:	f3bf 8f4f 	dsb	sy
 8003b9a:	607b      	str	r3, [r7, #4]
}
 8003b9c:	bf00      	nop
 8003b9e:	e7fe      	b.n	8003b9e <vTaskSwitchContext+0x3e>
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	3b01      	subs	r3, #1
 8003ba4:	60fb      	str	r3, [r7, #12]
 8003ba6:	491d      	ldr	r1, [pc, #116]	; (8003c1c <vTaskSwitchContext+0xbc>)
 8003ba8:	68fa      	ldr	r2, [r7, #12]
 8003baa:	4613      	mov	r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	4413      	add	r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	440b      	add	r3, r1
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d0e4      	beq.n	8003b84 <vTaskSwitchContext+0x24>
 8003bba:	68fa      	ldr	r2, [r7, #12]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	4413      	add	r3, r2
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	4a15      	ldr	r2, [pc, #84]	; (8003c1c <vTaskSwitchContext+0xbc>)
 8003bc6:	4413      	add	r3, r2
 8003bc8:	60bb      	str	r3, [r7, #8]
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	685a      	ldr	r2, [r3, #4]
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	605a      	str	r2, [r3, #4]
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	685a      	ldr	r2, [r3, #4]
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	3308      	adds	r3, #8
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d104      	bne.n	8003bea <vTaskSwitchContext+0x8a>
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	685a      	ldr	r2, [r3, #4]
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	605a      	str	r2, [r3, #4]
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	4a0b      	ldr	r2, [pc, #44]	; (8003c20 <vTaskSwitchContext+0xc0>)
 8003bf2:	6013      	str	r3, [r2, #0]
 8003bf4:	4a08      	ldr	r2, [pc, #32]	; (8003c18 <vTaskSwitchContext+0xb8>)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003bfa:	4b09      	ldr	r3, [pc, #36]	; (8003c20 <vTaskSwitchContext+0xc0>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	3354      	adds	r3, #84	; 0x54
 8003c00:	4a08      	ldr	r2, [pc, #32]	; (8003c24 <vTaskSwitchContext+0xc4>)
 8003c02:	6013      	str	r3, [r2, #0]
}
 8003c04:	bf00      	nop
 8003c06:	3714      	adds	r7, #20
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr
 8003c10:	20000dac 	.word	0x20000dac
 8003c14:	20000d98 	.word	0x20000d98
 8003c18:	20000d8c 	.word	0x20000d8c
 8003c1c:	200008b4 	.word	0x200008b4
 8003c20:	200008b0 	.word	0x200008b0
 8003c24:	20000068 	.word	0x20000068

08003c28 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b084      	sub	sp, #16
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
 8003c30:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d10a      	bne.n	8003c4e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c3c:	f383 8811 	msr	BASEPRI, r3
 8003c40:	f3bf 8f6f 	isb	sy
 8003c44:	f3bf 8f4f 	dsb	sy
 8003c48:	60fb      	str	r3, [r7, #12]
}
 8003c4a:	bf00      	nop
 8003c4c:	e7fe      	b.n	8003c4c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003c4e:	4b07      	ldr	r3, [pc, #28]	; (8003c6c <vTaskPlaceOnEventList+0x44>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	3318      	adds	r3, #24
 8003c54:	4619      	mov	r1, r3
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f7fe fe94 	bl	8002984 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003c5c:	2101      	movs	r1, #1
 8003c5e:	6838      	ldr	r0, [r7, #0]
 8003c60:	f000 fb36 	bl	80042d0 <prvAddCurrentTaskToDelayedList>
}
 8003c64:	bf00      	nop
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	200008b0 	.word	0x200008b0

08003c70 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	60b9      	str	r1, [r7, #8]
 8003c7a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10a      	bne.n	8003c98 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8003c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c86:	f383 8811 	msr	BASEPRI, r3
 8003c8a:	f3bf 8f6f 	isb	sy
 8003c8e:	f3bf 8f4f 	dsb	sy
 8003c92:	617b      	str	r3, [r7, #20]
}
 8003c94:	bf00      	nop
 8003c96:	e7fe      	b.n	8003c96 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8003c98:	4b11      	ldr	r3, [pc, #68]	; (8003ce0 <vTaskPlaceOnUnorderedEventList+0x70>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d10a      	bne.n	8003cb6 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8003ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ca4:	f383 8811 	msr	BASEPRI, r3
 8003ca8:	f3bf 8f6f 	isb	sy
 8003cac:	f3bf 8f4f 	dsb	sy
 8003cb0:	613b      	str	r3, [r7, #16]
}
 8003cb2:	bf00      	nop
 8003cb4:	e7fe      	b.n	8003cb4 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8003cb6:	4b0b      	ldr	r3, [pc, #44]	; (8003ce4 <vTaskPlaceOnUnorderedEventList+0x74>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	68ba      	ldr	r2, [r7, #8]
 8003cbc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003cc0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003cc2:	4b08      	ldr	r3, [pc, #32]	; (8003ce4 <vTaskPlaceOnUnorderedEventList+0x74>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	3318      	adds	r3, #24
 8003cc8:	4619      	mov	r1, r3
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	f7fe fe36 	bl	800293c <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003cd0:	2101      	movs	r1, #1
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f000 fafc 	bl	80042d0 <prvAddCurrentTaskToDelayedList>
}
 8003cd8:	bf00      	nop
 8003cda:	3718      	adds	r7, #24
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	20000dac 	.word	0x20000dac
 8003ce4:	200008b0 	.word	0x200008b0

08003ce8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b086      	sub	sp, #24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d10a      	bne.n	8003d10 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cfe:	f383 8811 	msr	BASEPRI, r3
 8003d02:	f3bf 8f6f 	isb	sy
 8003d06:	f3bf 8f4f 	dsb	sy
 8003d0a:	617b      	str	r3, [r7, #20]
}
 8003d0c:	bf00      	nop
 8003d0e:	e7fe      	b.n	8003d0e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003d10:	4b0a      	ldr	r3, [pc, #40]	; (8003d3c <vTaskPlaceOnEventListRestricted+0x54>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	3318      	adds	r3, #24
 8003d16:	4619      	mov	r1, r3
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f7fe fe0f 	bl	800293c <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d002      	beq.n	8003d2a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003d24:	f04f 33ff 	mov.w	r3, #4294967295
 8003d28:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003d2a:	6879      	ldr	r1, [r7, #4]
 8003d2c:	68b8      	ldr	r0, [r7, #8]
 8003d2e:	f000 facf 	bl	80042d0 <prvAddCurrentTaskToDelayedList>
	}
 8003d32:	bf00      	nop
 8003d34:	3718      	adds	r7, #24
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	200008b0 	.word	0x200008b0

08003d40 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b086      	sub	sp, #24
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d10a      	bne.n	8003d6c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003d56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d5a:	f383 8811 	msr	BASEPRI, r3
 8003d5e:	f3bf 8f6f 	isb	sy
 8003d62:	f3bf 8f4f 	dsb	sy
 8003d66:	60fb      	str	r3, [r7, #12]
}
 8003d68:	bf00      	nop
 8003d6a:	e7fe      	b.n	8003d6a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	3318      	adds	r3, #24
 8003d70:	4618      	mov	r0, r3
 8003d72:	f7fe fe40 	bl	80029f6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d76:	4b1e      	ldr	r3, [pc, #120]	; (8003df0 <xTaskRemoveFromEventList+0xb0>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d11d      	bne.n	8003dba <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	3304      	adds	r3, #4
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7fe fe37 	bl	80029f6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d8c:	4b19      	ldr	r3, [pc, #100]	; (8003df4 <xTaskRemoveFromEventList+0xb4>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d903      	bls.n	8003d9c <xTaskRemoveFromEventList+0x5c>
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d98:	4a16      	ldr	r2, [pc, #88]	; (8003df4 <xTaskRemoveFromEventList+0xb4>)
 8003d9a:	6013      	str	r3, [r2, #0]
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003da0:	4613      	mov	r3, r2
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	4413      	add	r3, r2
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	4a13      	ldr	r2, [pc, #76]	; (8003df8 <xTaskRemoveFromEventList+0xb8>)
 8003daa:	441a      	add	r2, r3
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	3304      	adds	r3, #4
 8003db0:	4619      	mov	r1, r3
 8003db2:	4610      	mov	r0, r2
 8003db4:	f7fe fdc2 	bl	800293c <vListInsertEnd>
 8003db8:	e005      	b.n	8003dc6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	3318      	adds	r3, #24
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	480e      	ldr	r0, [pc, #56]	; (8003dfc <xTaskRemoveFromEventList+0xbc>)
 8003dc2:	f7fe fdbb 	bl	800293c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dca:	4b0d      	ldr	r3, [pc, #52]	; (8003e00 <xTaskRemoveFromEventList+0xc0>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d905      	bls.n	8003de0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003dd8:	4b0a      	ldr	r3, [pc, #40]	; (8003e04 <xTaskRemoveFromEventList+0xc4>)
 8003dda:	2201      	movs	r2, #1
 8003ddc:	601a      	str	r2, [r3, #0]
 8003dde:	e001      	b.n	8003de4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003de0:	2300      	movs	r3, #0
 8003de2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003de4:	697b      	ldr	r3, [r7, #20]
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3718      	adds	r7, #24
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	20000dac 	.word	0x20000dac
 8003df4:	20000d8c 	.word	0x20000d8c
 8003df8:	200008b4 	.word	0x200008b4
 8003dfc:	20000d44 	.word	0x20000d44
 8003e00:	200008b0 	.word	0x200008b0
 8003e04:	20000d98 	.word	0x20000d98

08003e08 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b086      	sub	sp, #24
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8003e12:	4b29      	ldr	r3, [pc, #164]	; (8003eb8 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d10a      	bne.n	8003e30 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8003e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e1e:	f383 8811 	msr	BASEPRI, r3
 8003e22:	f3bf 8f6f 	isb	sy
 8003e26:	f3bf 8f4f 	dsb	sy
 8003e2a:	613b      	str	r3, [r7, #16]
}
 8003e2c:	bf00      	nop
 8003e2e:	e7fe      	b.n	8003e2e <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d10a      	bne.n	8003e5c <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8003e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e4a:	f383 8811 	msr	BASEPRI, r3
 8003e4e:	f3bf 8f6f 	isb	sy
 8003e52:	f3bf 8f4f 	dsb	sy
 8003e56:	60fb      	str	r3, [r7, #12]
}
 8003e58:	bf00      	nop
 8003e5a:	e7fe      	b.n	8003e5a <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f7fe fdca 	bl	80029f6 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	3304      	adds	r3, #4
 8003e66:	4618      	mov	r0, r3
 8003e68:	f7fe fdc5 	bl	80029f6 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e70:	4b12      	ldr	r3, [pc, #72]	; (8003ebc <vTaskRemoveFromUnorderedEventList+0xb4>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d903      	bls.n	8003e80 <vTaskRemoveFromUnorderedEventList+0x78>
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e7c:	4a0f      	ldr	r2, [pc, #60]	; (8003ebc <vTaskRemoveFromUnorderedEventList+0xb4>)
 8003e7e:	6013      	str	r3, [r2, #0]
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e84:	4613      	mov	r3, r2
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	4413      	add	r3, r2
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	4a0c      	ldr	r2, [pc, #48]	; (8003ec0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8003e8e:	441a      	add	r2, r3
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	3304      	adds	r3, #4
 8003e94:	4619      	mov	r1, r3
 8003e96:	4610      	mov	r0, r2
 8003e98:	f7fe fd50 	bl	800293c <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ea0:	4b08      	ldr	r3, [pc, #32]	; (8003ec4 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d902      	bls.n	8003eb0 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8003eaa:	4b07      	ldr	r3, [pc, #28]	; (8003ec8 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8003eac:	2201      	movs	r2, #1
 8003eae:	601a      	str	r2, [r3, #0]
	}
}
 8003eb0:	bf00      	nop
 8003eb2:	3718      	adds	r7, #24
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	20000dac 	.word	0x20000dac
 8003ebc:	20000d8c 	.word	0x20000d8c
 8003ec0:	200008b4 	.word	0x200008b4
 8003ec4:	200008b0 	.word	0x200008b0
 8003ec8:	20000d98 	.word	0x20000d98

08003ecc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003ed4:	4b06      	ldr	r3, [pc, #24]	; (8003ef0 <vTaskInternalSetTimeOutState+0x24>)
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003edc:	4b05      	ldr	r3, [pc, #20]	; (8003ef4 <vTaskInternalSetTimeOutState+0x28>)
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	605a      	str	r2, [r3, #4]
}
 8003ee4:	bf00      	nop
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr
 8003ef0:	20000d9c 	.word	0x20000d9c
 8003ef4:	20000d88 	.word	0x20000d88

08003ef8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b088      	sub	sp, #32
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d10a      	bne.n	8003f1e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f0c:	f383 8811 	msr	BASEPRI, r3
 8003f10:	f3bf 8f6f 	isb	sy
 8003f14:	f3bf 8f4f 	dsb	sy
 8003f18:	613b      	str	r3, [r7, #16]
}
 8003f1a:	bf00      	nop
 8003f1c:	e7fe      	b.n	8003f1c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d10a      	bne.n	8003f3a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f28:	f383 8811 	msr	BASEPRI, r3
 8003f2c:	f3bf 8f6f 	isb	sy
 8003f30:	f3bf 8f4f 	dsb	sy
 8003f34:	60fb      	str	r3, [r7, #12]
}
 8003f36:	bf00      	nop
 8003f38:	e7fe      	b.n	8003f38 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003f3a:	f000 fe9b 	bl	8004c74 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003f3e:	4b1d      	ldr	r3, [pc, #116]	; (8003fb4 <xTaskCheckForTimeOut+0xbc>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	69ba      	ldr	r2, [r7, #24]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f56:	d102      	bne.n	8003f5e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	61fb      	str	r3, [r7, #28]
 8003f5c:	e023      	b.n	8003fa6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	4b15      	ldr	r3, [pc, #84]	; (8003fb8 <xTaskCheckForTimeOut+0xc0>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d007      	beq.n	8003f7a <xTaskCheckForTimeOut+0x82>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	69ba      	ldr	r2, [r7, #24]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d302      	bcc.n	8003f7a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003f74:	2301      	movs	r3, #1
 8003f76:	61fb      	str	r3, [r7, #28]
 8003f78:	e015      	b.n	8003fa6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d20b      	bcs.n	8003f9c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	1ad2      	subs	r2, r2, r3
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f7ff ff9b 	bl	8003ecc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003f96:	2300      	movs	r3, #0
 8003f98:	61fb      	str	r3, [r7, #28]
 8003f9a:	e004      	b.n	8003fa6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003fa6:	f000 fe95 	bl	8004cd4 <vPortExitCritical>

	return xReturn;
 8003faa:	69fb      	ldr	r3, [r7, #28]
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3720      	adds	r7, #32
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	20000d88 	.word	0x20000d88
 8003fb8:	20000d9c 	.word	0x20000d9c

08003fbc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003fc0:	4b03      	ldr	r3, [pc, #12]	; (8003fd0 <vTaskMissedYield+0x14>)
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	601a      	str	r2, [r3, #0]
}
 8003fc6:	bf00      	nop
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr
 8003fd0:	20000d98 	.word	0x20000d98

08003fd4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003fdc:	f000 f852 	bl	8004084 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003fe0:	4b06      	ldr	r3, [pc, #24]	; (8003ffc <prvIdleTask+0x28>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d9f9      	bls.n	8003fdc <prvIdleTask+0x8>
			{
				taskYIELD();
 8003fe8:	4b05      	ldr	r3, [pc, #20]	; (8004000 <prvIdleTask+0x2c>)
 8003fea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fee:	601a      	str	r2, [r3, #0]
 8003ff0:	f3bf 8f4f 	dsb	sy
 8003ff4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003ff8:	e7f0      	b.n	8003fdc <prvIdleTask+0x8>
 8003ffa:	bf00      	nop
 8003ffc:	200008b4 	.word	0x200008b4
 8004000:	e000ed04 	.word	0xe000ed04

08004004 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b082      	sub	sp, #8
 8004008:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800400a:	2300      	movs	r3, #0
 800400c:	607b      	str	r3, [r7, #4]
 800400e:	e00c      	b.n	800402a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	4613      	mov	r3, r2
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	4413      	add	r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	4a12      	ldr	r2, [pc, #72]	; (8004064 <prvInitialiseTaskLists+0x60>)
 800401c:	4413      	add	r3, r2
 800401e:	4618      	mov	r0, r3
 8004020:	f7fe fc5f 	bl	80028e2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	3301      	adds	r3, #1
 8004028:	607b      	str	r3, [r7, #4]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2b37      	cmp	r3, #55	; 0x37
 800402e:	d9ef      	bls.n	8004010 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004030:	480d      	ldr	r0, [pc, #52]	; (8004068 <prvInitialiseTaskLists+0x64>)
 8004032:	f7fe fc56 	bl	80028e2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004036:	480d      	ldr	r0, [pc, #52]	; (800406c <prvInitialiseTaskLists+0x68>)
 8004038:	f7fe fc53 	bl	80028e2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800403c:	480c      	ldr	r0, [pc, #48]	; (8004070 <prvInitialiseTaskLists+0x6c>)
 800403e:	f7fe fc50 	bl	80028e2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004042:	480c      	ldr	r0, [pc, #48]	; (8004074 <prvInitialiseTaskLists+0x70>)
 8004044:	f7fe fc4d 	bl	80028e2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004048:	480b      	ldr	r0, [pc, #44]	; (8004078 <prvInitialiseTaskLists+0x74>)
 800404a:	f7fe fc4a 	bl	80028e2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800404e:	4b0b      	ldr	r3, [pc, #44]	; (800407c <prvInitialiseTaskLists+0x78>)
 8004050:	4a05      	ldr	r2, [pc, #20]	; (8004068 <prvInitialiseTaskLists+0x64>)
 8004052:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004054:	4b0a      	ldr	r3, [pc, #40]	; (8004080 <prvInitialiseTaskLists+0x7c>)
 8004056:	4a05      	ldr	r2, [pc, #20]	; (800406c <prvInitialiseTaskLists+0x68>)
 8004058:	601a      	str	r2, [r3, #0]
}
 800405a:	bf00      	nop
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop
 8004064:	200008b4 	.word	0x200008b4
 8004068:	20000d14 	.word	0x20000d14
 800406c:	20000d28 	.word	0x20000d28
 8004070:	20000d44 	.word	0x20000d44
 8004074:	20000d58 	.word	0x20000d58
 8004078:	20000d70 	.word	0x20000d70
 800407c:	20000d3c 	.word	0x20000d3c
 8004080:	20000d40 	.word	0x20000d40

08004084 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b082      	sub	sp, #8
 8004088:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800408a:	e019      	b.n	80040c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800408c:	f000 fdf2 	bl	8004c74 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004090:	4b10      	ldr	r3, [pc, #64]	; (80040d4 <prvCheckTasksWaitingTermination+0x50>)
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	3304      	adds	r3, #4
 800409c:	4618      	mov	r0, r3
 800409e:	f7fe fcaa 	bl	80029f6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80040a2:	4b0d      	ldr	r3, [pc, #52]	; (80040d8 <prvCheckTasksWaitingTermination+0x54>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	3b01      	subs	r3, #1
 80040a8:	4a0b      	ldr	r2, [pc, #44]	; (80040d8 <prvCheckTasksWaitingTermination+0x54>)
 80040aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80040ac:	4b0b      	ldr	r3, [pc, #44]	; (80040dc <prvCheckTasksWaitingTermination+0x58>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	3b01      	subs	r3, #1
 80040b2:	4a0a      	ldr	r2, [pc, #40]	; (80040dc <prvCheckTasksWaitingTermination+0x58>)
 80040b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80040b6:	f000 fe0d 	bl	8004cd4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 f810 	bl	80040e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80040c0:	4b06      	ldr	r3, [pc, #24]	; (80040dc <prvCheckTasksWaitingTermination+0x58>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1e1      	bne.n	800408c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80040c8:	bf00      	nop
 80040ca:	bf00      	nop
 80040cc:	3708      	adds	r7, #8
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	20000d58 	.word	0x20000d58
 80040d8:	20000d84 	.word	0x20000d84
 80040dc:	20000d6c 	.word	0x20000d6c

080040e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	3354      	adds	r3, #84	; 0x54
 80040ec:	4618      	mov	r0, r3
 80040ee:	f001 fac9 	bl	8005684 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d108      	bne.n	800410e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004100:	4618      	mov	r0, r3
 8004102:	f000 ffa5 	bl	8005050 <vPortFree>
				vPortFree( pxTCB );
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f000 ffa2 	bl	8005050 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800410c:	e018      	b.n	8004140 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8004114:	2b01      	cmp	r3, #1
 8004116:	d103      	bne.n	8004120 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 ff99 	bl	8005050 <vPortFree>
	}
 800411e:	e00f      	b.n	8004140 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8004126:	2b02      	cmp	r3, #2
 8004128:	d00a      	beq.n	8004140 <prvDeleteTCB+0x60>
	__asm volatile
 800412a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800412e:	f383 8811 	msr	BASEPRI, r3
 8004132:	f3bf 8f6f 	isb	sy
 8004136:	f3bf 8f4f 	dsb	sy
 800413a:	60fb      	str	r3, [r7, #12]
}
 800413c:	bf00      	nop
 800413e:	e7fe      	b.n	800413e <prvDeleteTCB+0x5e>
	}
 8004140:	bf00      	nop
 8004142:	3710      	adds	r7, #16
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800414e:	4b0c      	ldr	r3, [pc, #48]	; (8004180 <prvResetNextTaskUnblockTime+0x38>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d104      	bne.n	8004162 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004158:	4b0a      	ldr	r3, [pc, #40]	; (8004184 <prvResetNextTaskUnblockTime+0x3c>)
 800415a:	f04f 32ff 	mov.w	r2, #4294967295
 800415e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004160:	e008      	b.n	8004174 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004162:	4b07      	ldr	r3, [pc, #28]	; (8004180 <prvResetNextTaskUnblockTime+0x38>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	4a04      	ldr	r2, [pc, #16]	; (8004184 <prvResetNextTaskUnblockTime+0x3c>)
 8004172:	6013      	str	r3, [r2, #0]
}
 8004174:	bf00      	nop
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr
 8004180:	20000d3c 	.word	0x20000d3c
 8004184:	20000da4 	.word	0x20000da4

08004188 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800418e:	4b0b      	ldr	r3, [pc, #44]	; (80041bc <xTaskGetSchedulerState+0x34>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d102      	bne.n	800419c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004196:	2301      	movs	r3, #1
 8004198:	607b      	str	r3, [r7, #4]
 800419a:	e008      	b.n	80041ae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800419c:	4b08      	ldr	r3, [pc, #32]	; (80041c0 <xTaskGetSchedulerState+0x38>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d102      	bne.n	80041aa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80041a4:	2302      	movs	r3, #2
 80041a6:	607b      	str	r3, [r7, #4]
 80041a8:	e001      	b.n	80041ae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80041aa:	2300      	movs	r3, #0
 80041ac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80041ae:	687b      	ldr	r3, [r7, #4]
	}
 80041b0:	4618      	mov	r0, r3
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr
 80041bc:	20000d90 	.word	0x20000d90
 80041c0:	20000dac 	.word	0x20000dac

080041c4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b086      	sub	sp, #24
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80041d0:	2300      	movs	r3, #0
 80041d2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d056      	beq.n	8004288 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80041da:	4b2e      	ldr	r3, [pc, #184]	; (8004294 <xTaskPriorityDisinherit+0xd0>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d00a      	beq.n	80041fa <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80041e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041e8:	f383 8811 	msr	BASEPRI, r3
 80041ec:	f3bf 8f6f 	isb	sy
 80041f0:	f3bf 8f4f 	dsb	sy
 80041f4:	60fb      	str	r3, [r7, #12]
}
 80041f6:	bf00      	nop
 80041f8:	e7fe      	b.n	80041f8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d10a      	bne.n	8004218 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004206:	f383 8811 	msr	BASEPRI, r3
 800420a:	f3bf 8f6f 	isb	sy
 800420e:	f3bf 8f4f 	dsb	sy
 8004212:	60bb      	str	r3, [r7, #8]
}
 8004214:	bf00      	nop
 8004216:	e7fe      	b.n	8004216 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800421c:	1e5a      	subs	r2, r3, #1
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800422a:	429a      	cmp	r2, r3
 800422c:	d02c      	beq.n	8004288 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004232:	2b00      	cmp	r3, #0
 8004234:	d128      	bne.n	8004288 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	3304      	adds	r3, #4
 800423a:	4618      	mov	r0, r3
 800423c:	f7fe fbdb 	bl	80029f6 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800424c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004258:	4b0f      	ldr	r3, [pc, #60]	; (8004298 <xTaskPriorityDisinherit+0xd4>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	429a      	cmp	r2, r3
 800425e:	d903      	bls.n	8004268 <xTaskPriorityDisinherit+0xa4>
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004264:	4a0c      	ldr	r2, [pc, #48]	; (8004298 <xTaskPriorityDisinherit+0xd4>)
 8004266:	6013      	str	r3, [r2, #0]
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800426c:	4613      	mov	r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	4413      	add	r3, r2
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	4a09      	ldr	r2, [pc, #36]	; (800429c <xTaskPriorityDisinherit+0xd8>)
 8004276:	441a      	add	r2, r3
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	3304      	adds	r3, #4
 800427c:	4619      	mov	r1, r3
 800427e:	4610      	mov	r0, r2
 8004280:	f7fe fb5c 	bl	800293c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004284:	2301      	movs	r3, #1
 8004286:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004288:	697b      	ldr	r3, [r7, #20]
	}
 800428a:	4618      	mov	r0, r3
 800428c:	3718      	adds	r7, #24
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	200008b0 	.word	0x200008b0
 8004298:	20000d8c 	.word	0x20000d8c
 800429c:	200008b4 	.word	0x200008b4

080042a0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 80042a6:	4b09      	ldr	r3, [pc, #36]	; (80042cc <uxTaskResetEventItemValue+0x2c>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042ae:	4b07      	ldr	r3, [pc, #28]	; (80042cc <uxTaskResetEventItemValue+0x2c>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042b4:	4b05      	ldr	r3, [pc, #20]	; (80042cc <uxTaskResetEventItemValue+0x2c>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 80042bc:	619a      	str	r2, [r3, #24]

	return uxReturn;
 80042be:	687b      	ldr	r3, [r7, #4]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr
 80042cc:	200008b0 	.word	0x200008b0

080042d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80042da:	4b21      	ldr	r3, [pc, #132]	; (8004360 <prvAddCurrentTaskToDelayedList+0x90>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80042e0:	4b20      	ldr	r3, [pc, #128]	; (8004364 <prvAddCurrentTaskToDelayedList+0x94>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	3304      	adds	r3, #4
 80042e6:	4618      	mov	r0, r3
 80042e8:	f7fe fb85 	bl	80029f6 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f2:	d10a      	bne.n	800430a <prvAddCurrentTaskToDelayedList+0x3a>
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d007      	beq.n	800430a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042fa:	4b1a      	ldr	r3, [pc, #104]	; (8004364 <prvAddCurrentTaskToDelayedList+0x94>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	3304      	adds	r3, #4
 8004300:	4619      	mov	r1, r3
 8004302:	4819      	ldr	r0, [pc, #100]	; (8004368 <prvAddCurrentTaskToDelayedList+0x98>)
 8004304:	f7fe fb1a 	bl	800293c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004308:	e026      	b.n	8004358 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	4413      	add	r3, r2
 8004310:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004312:	4b14      	ldr	r3, [pc, #80]	; (8004364 <prvAddCurrentTaskToDelayedList+0x94>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68ba      	ldr	r2, [r7, #8]
 8004318:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800431a:	68ba      	ldr	r2, [r7, #8]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	429a      	cmp	r2, r3
 8004320:	d209      	bcs.n	8004336 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004322:	4b12      	ldr	r3, [pc, #72]	; (800436c <prvAddCurrentTaskToDelayedList+0x9c>)
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	4b0f      	ldr	r3, [pc, #60]	; (8004364 <prvAddCurrentTaskToDelayedList+0x94>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	3304      	adds	r3, #4
 800432c:	4619      	mov	r1, r3
 800432e:	4610      	mov	r0, r2
 8004330:	f7fe fb28 	bl	8002984 <vListInsert>
}
 8004334:	e010      	b.n	8004358 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004336:	4b0e      	ldr	r3, [pc, #56]	; (8004370 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	4b0a      	ldr	r3, [pc, #40]	; (8004364 <prvAddCurrentTaskToDelayedList+0x94>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	3304      	adds	r3, #4
 8004340:	4619      	mov	r1, r3
 8004342:	4610      	mov	r0, r2
 8004344:	f7fe fb1e 	bl	8002984 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004348:	4b0a      	ldr	r3, [pc, #40]	; (8004374 <prvAddCurrentTaskToDelayedList+0xa4>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	429a      	cmp	r2, r3
 8004350:	d202      	bcs.n	8004358 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004352:	4a08      	ldr	r2, [pc, #32]	; (8004374 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	6013      	str	r3, [r2, #0]
}
 8004358:	bf00      	nop
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}
 8004360:	20000d88 	.word	0x20000d88
 8004364:	200008b0 	.word	0x200008b0
 8004368:	20000d70 	.word	0x20000d70
 800436c:	20000d40 	.word	0x20000d40
 8004370:	20000d3c 	.word	0x20000d3c
 8004374:	20000da4 	.word	0x20000da4

08004378 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b08a      	sub	sp, #40	; 0x28
 800437c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800437e:	2300      	movs	r3, #0
 8004380:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004382:	f000 fb07 	bl	8004994 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004386:	4b1c      	ldr	r3, [pc, #112]	; (80043f8 <xTimerCreateTimerTask+0x80>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d021      	beq.n	80043d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800438e:	2300      	movs	r3, #0
 8004390:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004392:	2300      	movs	r3, #0
 8004394:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004396:	1d3a      	adds	r2, r7, #4
 8004398:	f107 0108 	add.w	r1, r7, #8
 800439c:	f107 030c 	add.w	r3, r7, #12
 80043a0:	4618      	mov	r0, r3
 80043a2:	f7fe f8ef 	bl	8002584 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80043a6:	6879      	ldr	r1, [r7, #4]
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	9202      	str	r2, [sp, #8]
 80043ae:	9301      	str	r3, [sp, #4]
 80043b0:	2302      	movs	r3, #2
 80043b2:	9300      	str	r3, [sp, #0]
 80043b4:	2300      	movs	r3, #0
 80043b6:	460a      	mov	r2, r1
 80043b8:	4910      	ldr	r1, [pc, #64]	; (80043fc <xTimerCreateTimerTask+0x84>)
 80043ba:	4811      	ldr	r0, [pc, #68]	; (8004400 <xTimerCreateTimerTask+0x88>)
 80043bc:	f7ff f832 	bl	8003424 <xTaskCreateStatic>
 80043c0:	4603      	mov	r3, r0
 80043c2:	4a10      	ldr	r2, [pc, #64]	; (8004404 <xTimerCreateTimerTask+0x8c>)
 80043c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80043c6:	4b0f      	ldr	r3, [pc, #60]	; (8004404 <xTimerCreateTimerTask+0x8c>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d001      	beq.n	80043d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80043ce:	2301      	movs	r3, #1
 80043d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d10a      	bne.n	80043ee <xTimerCreateTimerTask+0x76>
	__asm volatile
 80043d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043dc:	f383 8811 	msr	BASEPRI, r3
 80043e0:	f3bf 8f6f 	isb	sy
 80043e4:	f3bf 8f4f 	dsb	sy
 80043e8:	613b      	str	r3, [r7, #16]
}
 80043ea:	bf00      	nop
 80043ec:	e7fe      	b.n	80043ec <xTimerCreateTimerTask+0x74>
	return xReturn;
 80043ee:	697b      	ldr	r3, [r7, #20]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3718      	adds	r7, #24
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	20000de0 	.word	0x20000de0
 80043fc:	08005d70 	.word	0x08005d70
 8004400:	0800453d 	.word	0x0800453d
 8004404:	20000de4 	.word	0x20000de4

08004408 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b08a      	sub	sp, #40	; 0x28
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	607a      	str	r2, [r7, #4]
 8004414:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004416:	2300      	movs	r3, #0
 8004418:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d10a      	bne.n	8004436 <xTimerGenericCommand+0x2e>
	__asm volatile
 8004420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004424:	f383 8811 	msr	BASEPRI, r3
 8004428:	f3bf 8f6f 	isb	sy
 800442c:	f3bf 8f4f 	dsb	sy
 8004430:	623b      	str	r3, [r7, #32]
}
 8004432:	bf00      	nop
 8004434:	e7fe      	b.n	8004434 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004436:	4b1a      	ldr	r3, [pc, #104]	; (80044a0 <xTimerGenericCommand+0x98>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d02a      	beq.n	8004494 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	2b05      	cmp	r3, #5
 800444e:	dc18      	bgt.n	8004482 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004450:	f7ff fe9a 	bl	8004188 <xTaskGetSchedulerState>
 8004454:	4603      	mov	r3, r0
 8004456:	2b02      	cmp	r3, #2
 8004458:	d109      	bne.n	800446e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800445a:	4b11      	ldr	r3, [pc, #68]	; (80044a0 <xTimerGenericCommand+0x98>)
 800445c:	6818      	ldr	r0, [r3, #0]
 800445e:	f107 0110 	add.w	r1, r7, #16
 8004462:	2300      	movs	r3, #0
 8004464:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004466:	f7fe fbf5 	bl	8002c54 <xQueueGenericSend>
 800446a:	6278      	str	r0, [r7, #36]	; 0x24
 800446c:	e012      	b.n	8004494 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800446e:	4b0c      	ldr	r3, [pc, #48]	; (80044a0 <xTimerGenericCommand+0x98>)
 8004470:	6818      	ldr	r0, [r3, #0]
 8004472:	f107 0110 	add.w	r1, r7, #16
 8004476:	2300      	movs	r3, #0
 8004478:	2200      	movs	r2, #0
 800447a:	f7fe fbeb 	bl	8002c54 <xQueueGenericSend>
 800447e:	6278      	str	r0, [r7, #36]	; 0x24
 8004480:	e008      	b.n	8004494 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004482:	4b07      	ldr	r3, [pc, #28]	; (80044a0 <xTimerGenericCommand+0x98>)
 8004484:	6818      	ldr	r0, [r3, #0]
 8004486:	f107 0110 	add.w	r1, r7, #16
 800448a:	2300      	movs	r3, #0
 800448c:	683a      	ldr	r2, [r7, #0]
 800448e:	f7fe fcdf 	bl	8002e50 <xQueueGenericSendFromISR>
 8004492:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004496:	4618      	mov	r0, r3
 8004498:	3728      	adds	r7, #40	; 0x28
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	20000de0 	.word	0x20000de0

080044a4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b088      	sub	sp, #32
 80044a8:	af02      	add	r7, sp, #8
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044ae:	4b22      	ldr	r3, [pc, #136]	; (8004538 <prvProcessExpiredTimer+0x94>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	3304      	adds	r3, #4
 80044bc:	4618      	mov	r0, r3
 80044be:	f7fe fa9a 	bl	80029f6 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80044c8:	f003 0304 	and.w	r3, r3, #4
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d022      	beq.n	8004516 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	699a      	ldr	r2, [r3, #24]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	18d1      	adds	r1, r2, r3
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	683a      	ldr	r2, [r7, #0]
 80044dc:	6978      	ldr	r0, [r7, #20]
 80044de:	f000 f8d1 	bl	8004684 <prvInsertTimerInActiveList>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d01f      	beq.n	8004528 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80044e8:	2300      	movs	r3, #0
 80044ea:	9300      	str	r3, [sp, #0]
 80044ec:	2300      	movs	r3, #0
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	2100      	movs	r1, #0
 80044f2:	6978      	ldr	r0, [r7, #20]
 80044f4:	f7ff ff88 	bl	8004408 <xTimerGenericCommand>
 80044f8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d113      	bne.n	8004528 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004504:	f383 8811 	msr	BASEPRI, r3
 8004508:	f3bf 8f6f 	isb	sy
 800450c:	f3bf 8f4f 	dsb	sy
 8004510:	60fb      	str	r3, [r7, #12]
}
 8004512:	bf00      	nop
 8004514:	e7fe      	b.n	8004514 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800451c:	f023 0301 	bic.w	r3, r3, #1
 8004520:	b2da      	uxtb	r2, r3
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	6a1b      	ldr	r3, [r3, #32]
 800452c:	6978      	ldr	r0, [r7, #20]
 800452e:	4798      	blx	r3
}
 8004530:	bf00      	nop
 8004532:	3718      	adds	r7, #24
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	20000dd8 	.word	0x20000dd8

0800453c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b084      	sub	sp, #16
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004544:	f107 0308 	add.w	r3, r7, #8
 8004548:	4618      	mov	r0, r3
 800454a:	f000 f857 	bl	80045fc <prvGetNextExpireTime>
 800454e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	4619      	mov	r1, r3
 8004554:	68f8      	ldr	r0, [r7, #12]
 8004556:	f000 f803 	bl	8004560 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800455a:	f000 f8d5 	bl	8004708 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800455e:	e7f1      	b.n	8004544 <prvTimerTask+0x8>

08004560 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b084      	sub	sp, #16
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800456a:	f7ff f983 	bl	8003874 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800456e:	f107 0308 	add.w	r3, r7, #8
 8004572:	4618      	mov	r0, r3
 8004574:	f000 f866 	bl	8004644 <prvSampleTimeNow>
 8004578:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d130      	bne.n	80045e2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d10a      	bne.n	800459c <prvProcessTimerOrBlockTask+0x3c>
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	429a      	cmp	r2, r3
 800458c:	d806      	bhi.n	800459c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800458e:	f7ff f97f 	bl	8003890 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004592:	68f9      	ldr	r1, [r7, #12]
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f7ff ff85 	bl	80044a4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800459a:	e024      	b.n	80045e6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d008      	beq.n	80045b4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80045a2:	4b13      	ldr	r3, [pc, #76]	; (80045f0 <prvProcessTimerOrBlockTask+0x90>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d101      	bne.n	80045b0 <prvProcessTimerOrBlockTask+0x50>
 80045ac:	2301      	movs	r3, #1
 80045ae:	e000      	b.n	80045b2 <prvProcessTimerOrBlockTask+0x52>
 80045b0:	2300      	movs	r3, #0
 80045b2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80045b4:	4b0f      	ldr	r3, [pc, #60]	; (80045f4 <prvProcessTimerOrBlockTask+0x94>)
 80045b6:	6818      	ldr	r0, [r3, #0]
 80045b8:	687a      	ldr	r2, [r7, #4]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	683a      	ldr	r2, [r7, #0]
 80045c0:	4619      	mov	r1, r3
 80045c2:	f7fe fefb 	bl	80033bc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80045c6:	f7ff f963 	bl	8003890 <xTaskResumeAll>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d10a      	bne.n	80045e6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80045d0:	4b09      	ldr	r3, [pc, #36]	; (80045f8 <prvProcessTimerOrBlockTask+0x98>)
 80045d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045d6:	601a      	str	r2, [r3, #0]
 80045d8:	f3bf 8f4f 	dsb	sy
 80045dc:	f3bf 8f6f 	isb	sy
}
 80045e0:	e001      	b.n	80045e6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80045e2:	f7ff f955 	bl	8003890 <xTaskResumeAll>
}
 80045e6:	bf00      	nop
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	20000ddc 	.word	0x20000ddc
 80045f4:	20000de0 	.word	0x20000de0
 80045f8:	e000ed04 	.word	0xe000ed04

080045fc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004604:	4b0e      	ldr	r3, [pc, #56]	; (8004640 <prvGetNextExpireTime+0x44>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d101      	bne.n	8004612 <prvGetNextExpireTime+0x16>
 800460e:	2201      	movs	r2, #1
 8004610:	e000      	b.n	8004614 <prvGetNextExpireTime+0x18>
 8004612:	2200      	movs	r2, #0
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d105      	bne.n	800462c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004620:	4b07      	ldr	r3, [pc, #28]	; (8004640 <prvGetNextExpireTime+0x44>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	60fb      	str	r3, [r7, #12]
 800462a:	e001      	b.n	8004630 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800462c:	2300      	movs	r3, #0
 800462e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004630:	68fb      	ldr	r3, [r7, #12]
}
 8004632:	4618      	mov	r0, r3
 8004634:	3714      	adds	r7, #20
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	20000dd8 	.word	0x20000dd8

08004644 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b084      	sub	sp, #16
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800464c:	f7ff f9be 	bl	80039cc <xTaskGetTickCount>
 8004650:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004652:	4b0b      	ldr	r3, [pc, #44]	; (8004680 <prvSampleTimeNow+0x3c>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	68fa      	ldr	r2, [r7, #12]
 8004658:	429a      	cmp	r2, r3
 800465a:	d205      	bcs.n	8004668 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800465c:	f000 f936 	bl	80048cc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	601a      	str	r2, [r3, #0]
 8004666:	e002      	b.n	800466e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2200      	movs	r2, #0
 800466c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800466e:	4a04      	ldr	r2, [pc, #16]	; (8004680 <prvSampleTimeNow+0x3c>)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004674:	68fb      	ldr	r3, [r7, #12]
}
 8004676:	4618      	mov	r0, r3
 8004678:	3710      	adds	r7, #16
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	20000de8 	.word	0x20000de8

08004684 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b086      	sub	sp, #24
 8004688:	af00      	add	r7, sp, #0
 800468a:	60f8      	str	r0, [r7, #12]
 800468c:	60b9      	str	r1, [r7, #8]
 800468e:	607a      	str	r2, [r7, #4]
 8004690:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004692:	2300      	movs	r3, #0
 8004694:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	68ba      	ldr	r2, [r7, #8]
 800469a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	68fa      	ldr	r2, [r7, #12]
 80046a0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80046a2:	68ba      	ldr	r2, [r7, #8]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d812      	bhi.n	80046d0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	1ad2      	subs	r2, r2, r3
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d302      	bcc.n	80046be <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80046b8:	2301      	movs	r3, #1
 80046ba:	617b      	str	r3, [r7, #20]
 80046bc:	e01b      	b.n	80046f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80046be:	4b10      	ldr	r3, [pc, #64]	; (8004700 <prvInsertTimerInActiveList+0x7c>)
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	3304      	adds	r3, #4
 80046c6:	4619      	mov	r1, r3
 80046c8:	4610      	mov	r0, r2
 80046ca:	f7fe f95b 	bl	8002984 <vListInsert>
 80046ce:	e012      	b.n	80046f6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d206      	bcs.n	80046e6 <prvInsertTimerInActiveList+0x62>
 80046d8:	68ba      	ldr	r2, [r7, #8]
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d302      	bcc.n	80046e6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80046e0:	2301      	movs	r3, #1
 80046e2:	617b      	str	r3, [r7, #20]
 80046e4:	e007      	b.n	80046f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80046e6:	4b07      	ldr	r3, [pc, #28]	; (8004704 <prvInsertTimerInActiveList+0x80>)
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	3304      	adds	r3, #4
 80046ee:	4619      	mov	r1, r3
 80046f0:	4610      	mov	r0, r2
 80046f2:	f7fe f947 	bl	8002984 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80046f6:	697b      	ldr	r3, [r7, #20]
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3718      	adds	r7, #24
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	20000ddc 	.word	0x20000ddc
 8004704:	20000dd8 	.word	0x20000dd8

08004708 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b08e      	sub	sp, #56	; 0x38
 800470c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800470e:	e0ca      	b.n	80048a6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2b00      	cmp	r3, #0
 8004714:	da18      	bge.n	8004748 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004716:	1d3b      	adds	r3, r7, #4
 8004718:	3304      	adds	r3, #4
 800471a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800471c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800471e:	2b00      	cmp	r3, #0
 8004720:	d10a      	bne.n	8004738 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004726:	f383 8811 	msr	BASEPRI, r3
 800472a:	f3bf 8f6f 	isb	sy
 800472e:	f3bf 8f4f 	dsb	sy
 8004732:	61fb      	str	r3, [r7, #28]
}
 8004734:	bf00      	nop
 8004736:	e7fe      	b.n	8004736 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004738:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800473e:	6850      	ldr	r0, [r2, #4]
 8004740:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004742:	6892      	ldr	r2, [r2, #8]
 8004744:	4611      	mov	r1, r2
 8004746:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2b00      	cmp	r3, #0
 800474c:	f2c0 80ab 	blt.w	80048a6 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d004      	beq.n	8004766 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800475c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800475e:	3304      	adds	r3, #4
 8004760:	4618      	mov	r0, r3
 8004762:	f7fe f948 	bl	80029f6 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004766:	463b      	mov	r3, r7
 8004768:	4618      	mov	r0, r3
 800476a:	f7ff ff6b 	bl	8004644 <prvSampleTimeNow>
 800476e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2b09      	cmp	r3, #9
 8004774:	f200 8096 	bhi.w	80048a4 <prvProcessReceivedCommands+0x19c>
 8004778:	a201      	add	r2, pc, #4	; (adr r2, 8004780 <prvProcessReceivedCommands+0x78>)
 800477a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800477e:	bf00      	nop
 8004780:	080047a9 	.word	0x080047a9
 8004784:	080047a9 	.word	0x080047a9
 8004788:	080047a9 	.word	0x080047a9
 800478c:	0800481d 	.word	0x0800481d
 8004790:	08004831 	.word	0x08004831
 8004794:	0800487b 	.word	0x0800487b
 8004798:	080047a9 	.word	0x080047a9
 800479c:	080047a9 	.word	0x080047a9
 80047a0:	0800481d 	.word	0x0800481d
 80047a4:	08004831 	.word	0x08004831
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80047a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80047ae:	f043 0301 	orr.w	r3, r3, #1
 80047b2:	b2da      	uxtb	r2, r3
 80047b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80047ba:	68ba      	ldr	r2, [r7, #8]
 80047bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047be:	699b      	ldr	r3, [r3, #24]
 80047c0:	18d1      	adds	r1, r2, r3
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047c8:	f7ff ff5c 	bl	8004684 <prvInsertTimerInActiveList>
 80047cc:	4603      	mov	r3, r0
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d069      	beq.n	80048a6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80047d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047d4:	6a1b      	ldr	r3, [r3, #32]
 80047d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047d8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80047da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80047e0:	f003 0304 	and.w	r3, r3, #4
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d05e      	beq.n	80048a6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80047e8:	68ba      	ldr	r2, [r7, #8]
 80047ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	441a      	add	r2, r3
 80047f0:	2300      	movs	r3, #0
 80047f2:	9300      	str	r3, [sp, #0]
 80047f4:	2300      	movs	r3, #0
 80047f6:	2100      	movs	r1, #0
 80047f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047fa:	f7ff fe05 	bl	8004408 <xTimerGenericCommand>
 80047fe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004800:	6a3b      	ldr	r3, [r7, #32]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d14f      	bne.n	80048a6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800480a:	f383 8811 	msr	BASEPRI, r3
 800480e:	f3bf 8f6f 	isb	sy
 8004812:	f3bf 8f4f 	dsb	sy
 8004816:	61bb      	str	r3, [r7, #24]
}
 8004818:	bf00      	nop
 800481a:	e7fe      	b.n	800481a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800481c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800481e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004822:	f023 0301 	bic.w	r3, r3, #1
 8004826:	b2da      	uxtb	r2, r3
 8004828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800482a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800482e:	e03a      	b.n	80048a6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004832:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004836:	f043 0301 	orr.w	r3, r3, #1
 800483a:	b2da      	uxtb	r2, r3
 800483c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800483e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004842:	68ba      	ldr	r2, [r7, #8]
 8004844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004846:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d10a      	bne.n	8004866 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004854:	f383 8811 	msr	BASEPRI, r3
 8004858:	f3bf 8f6f 	isb	sy
 800485c:	f3bf 8f4f 	dsb	sy
 8004860:	617b      	str	r3, [r7, #20]
}
 8004862:	bf00      	nop
 8004864:	e7fe      	b.n	8004864 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004868:	699a      	ldr	r2, [r3, #24]
 800486a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486c:	18d1      	adds	r1, r2, r3
 800486e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004870:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004872:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004874:	f7ff ff06 	bl	8004684 <prvInsertTimerInActiveList>
					break;
 8004878:	e015      	b.n	80048a6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800487a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800487c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004880:	f003 0302 	and.w	r3, r3, #2
 8004884:	2b00      	cmp	r3, #0
 8004886:	d103      	bne.n	8004890 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004888:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800488a:	f000 fbe1 	bl	8005050 <vPortFree>
 800488e:	e00a      	b.n	80048a6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004892:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004896:	f023 0301 	bic.w	r3, r3, #1
 800489a:	b2da      	uxtb	r2, r3
 800489c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800489e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80048a2:	e000      	b.n	80048a6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 80048a4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80048a6:	4b08      	ldr	r3, [pc, #32]	; (80048c8 <prvProcessReceivedCommands+0x1c0>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	1d39      	adds	r1, r7, #4
 80048ac:	2200      	movs	r2, #0
 80048ae:	4618      	mov	r0, r3
 80048b0:	f7fe fb6a 	bl	8002f88 <xQueueReceive>
 80048b4:	4603      	mov	r3, r0
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	f47f af2a 	bne.w	8004710 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80048bc:	bf00      	nop
 80048be:	bf00      	nop
 80048c0:	3730      	adds	r7, #48	; 0x30
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	20000de0 	.word	0x20000de0

080048cc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b088      	sub	sp, #32
 80048d0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80048d2:	e048      	b.n	8004966 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80048d4:	4b2d      	ldr	r3, [pc, #180]	; (800498c <prvSwitchTimerLists+0xc0>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048de:	4b2b      	ldr	r3, [pc, #172]	; (800498c <prvSwitchTimerLists+0xc0>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	3304      	adds	r3, #4
 80048ec:	4618      	mov	r0, r3
 80048ee:	f7fe f882 	bl	80029f6 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6a1b      	ldr	r3, [r3, #32]
 80048f6:	68f8      	ldr	r0, [r7, #12]
 80048f8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004900:	f003 0304 	and.w	r3, r3, #4
 8004904:	2b00      	cmp	r3, #0
 8004906:	d02e      	beq.n	8004966 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	699b      	ldr	r3, [r3, #24]
 800490c:	693a      	ldr	r2, [r7, #16]
 800490e:	4413      	add	r3, r2
 8004910:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004912:	68ba      	ldr	r2, [r7, #8]
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	429a      	cmp	r2, r3
 8004918:	d90e      	bls.n	8004938 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	68ba      	ldr	r2, [r7, #8]
 800491e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	68fa      	ldr	r2, [r7, #12]
 8004924:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004926:	4b19      	ldr	r3, [pc, #100]	; (800498c <prvSwitchTimerLists+0xc0>)
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	3304      	adds	r3, #4
 800492e:	4619      	mov	r1, r3
 8004930:	4610      	mov	r0, r2
 8004932:	f7fe f827 	bl	8002984 <vListInsert>
 8004936:	e016      	b.n	8004966 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004938:	2300      	movs	r3, #0
 800493a:	9300      	str	r3, [sp, #0]
 800493c:	2300      	movs	r3, #0
 800493e:	693a      	ldr	r2, [r7, #16]
 8004940:	2100      	movs	r1, #0
 8004942:	68f8      	ldr	r0, [r7, #12]
 8004944:	f7ff fd60 	bl	8004408 <xTimerGenericCommand>
 8004948:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d10a      	bne.n	8004966 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004954:	f383 8811 	msr	BASEPRI, r3
 8004958:	f3bf 8f6f 	isb	sy
 800495c:	f3bf 8f4f 	dsb	sy
 8004960:	603b      	str	r3, [r7, #0]
}
 8004962:	bf00      	nop
 8004964:	e7fe      	b.n	8004964 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004966:	4b09      	ldr	r3, [pc, #36]	; (800498c <prvSwitchTimerLists+0xc0>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d1b1      	bne.n	80048d4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004970:	4b06      	ldr	r3, [pc, #24]	; (800498c <prvSwitchTimerLists+0xc0>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004976:	4b06      	ldr	r3, [pc, #24]	; (8004990 <prvSwitchTimerLists+0xc4>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a04      	ldr	r2, [pc, #16]	; (800498c <prvSwitchTimerLists+0xc0>)
 800497c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800497e:	4a04      	ldr	r2, [pc, #16]	; (8004990 <prvSwitchTimerLists+0xc4>)
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	6013      	str	r3, [r2, #0]
}
 8004984:	bf00      	nop
 8004986:	3718      	adds	r7, #24
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}
 800498c:	20000dd8 	.word	0x20000dd8
 8004990:	20000ddc 	.word	0x20000ddc

08004994 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800499a:	f000 f96b 	bl	8004c74 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800499e:	4b15      	ldr	r3, [pc, #84]	; (80049f4 <prvCheckForValidListAndQueue+0x60>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d120      	bne.n	80049e8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80049a6:	4814      	ldr	r0, [pc, #80]	; (80049f8 <prvCheckForValidListAndQueue+0x64>)
 80049a8:	f7fd ff9b 	bl	80028e2 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80049ac:	4813      	ldr	r0, [pc, #76]	; (80049fc <prvCheckForValidListAndQueue+0x68>)
 80049ae:	f7fd ff98 	bl	80028e2 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80049b2:	4b13      	ldr	r3, [pc, #76]	; (8004a00 <prvCheckForValidListAndQueue+0x6c>)
 80049b4:	4a10      	ldr	r2, [pc, #64]	; (80049f8 <prvCheckForValidListAndQueue+0x64>)
 80049b6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80049b8:	4b12      	ldr	r3, [pc, #72]	; (8004a04 <prvCheckForValidListAndQueue+0x70>)
 80049ba:	4a10      	ldr	r2, [pc, #64]	; (80049fc <prvCheckForValidListAndQueue+0x68>)
 80049bc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80049be:	2300      	movs	r3, #0
 80049c0:	9300      	str	r3, [sp, #0]
 80049c2:	4b11      	ldr	r3, [pc, #68]	; (8004a08 <prvCheckForValidListAndQueue+0x74>)
 80049c4:	4a11      	ldr	r2, [pc, #68]	; (8004a0c <prvCheckForValidListAndQueue+0x78>)
 80049c6:	2110      	movs	r1, #16
 80049c8:	200a      	movs	r0, #10
 80049ca:	f7fe f8a7 	bl	8002b1c <xQueueGenericCreateStatic>
 80049ce:	4603      	mov	r3, r0
 80049d0:	4a08      	ldr	r2, [pc, #32]	; (80049f4 <prvCheckForValidListAndQueue+0x60>)
 80049d2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80049d4:	4b07      	ldr	r3, [pc, #28]	; (80049f4 <prvCheckForValidListAndQueue+0x60>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d005      	beq.n	80049e8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80049dc:	4b05      	ldr	r3, [pc, #20]	; (80049f4 <prvCheckForValidListAndQueue+0x60>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	490b      	ldr	r1, [pc, #44]	; (8004a10 <prvCheckForValidListAndQueue+0x7c>)
 80049e2:	4618      	mov	r0, r3
 80049e4:	f7fe fcc0 	bl	8003368 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80049e8:	f000 f974 	bl	8004cd4 <vPortExitCritical>
}
 80049ec:	bf00      	nop
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	20000de0 	.word	0x20000de0
 80049f8:	20000db0 	.word	0x20000db0
 80049fc:	20000dc4 	.word	0x20000dc4
 8004a00:	20000dd8 	.word	0x20000dd8
 8004a04:	20000ddc 	.word	0x20000ddc
 8004a08:	20000e8c 	.word	0x20000e8c
 8004a0c:	20000dec 	.word	0x20000dec
 8004a10:	08005d78 	.word	0x08005d78

08004a14 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004a14:	b480      	push	{r7}
 8004a16:	b085      	sub	sp, #20
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	3b04      	subs	r3, #4
 8004a24:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004a2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	3b04      	subs	r3, #4
 8004a32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	f023 0201 	bic.w	r2, r3, #1
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	3b04      	subs	r3, #4
 8004a42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004a44:	4a0c      	ldr	r2, [pc, #48]	; (8004a78 <pxPortInitialiseStack+0x64>)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	3b14      	subs	r3, #20
 8004a4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	3b04      	subs	r3, #4
 8004a5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f06f 0202 	mvn.w	r2, #2
 8004a62:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	3b20      	subs	r3, #32
 8004a68:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3714      	adds	r7, #20
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr
 8004a78:	08004a7d 	.word	0x08004a7d

08004a7c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004a82:	2300      	movs	r3, #0
 8004a84:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004a86:	4b12      	ldr	r3, [pc, #72]	; (8004ad0 <prvTaskExitError+0x54>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a8e:	d00a      	beq.n	8004aa6 <prvTaskExitError+0x2a>
	__asm volatile
 8004a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a94:	f383 8811 	msr	BASEPRI, r3
 8004a98:	f3bf 8f6f 	isb	sy
 8004a9c:	f3bf 8f4f 	dsb	sy
 8004aa0:	60fb      	str	r3, [r7, #12]
}
 8004aa2:	bf00      	nop
 8004aa4:	e7fe      	b.n	8004aa4 <prvTaskExitError+0x28>
	__asm volatile
 8004aa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aaa:	f383 8811 	msr	BASEPRI, r3
 8004aae:	f3bf 8f6f 	isb	sy
 8004ab2:	f3bf 8f4f 	dsb	sy
 8004ab6:	60bb      	str	r3, [r7, #8]
}
 8004ab8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004aba:	bf00      	nop
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d0fc      	beq.n	8004abc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004ac2:	bf00      	nop
 8004ac4:	bf00      	nop
 8004ac6:	3714      	adds	r7, #20
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr
 8004ad0:	2000000c 	.word	0x2000000c
	...

08004ae0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004ae0:	4b07      	ldr	r3, [pc, #28]	; (8004b00 <pxCurrentTCBConst2>)
 8004ae2:	6819      	ldr	r1, [r3, #0]
 8004ae4:	6808      	ldr	r0, [r1, #0]
 8004ae6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004aea:	f380 8809 	msr	PSP, r0
 8004aee:	f3bf 8f6f 	isb	sy
 8004af2:	f04f 0000 	mov.w	r0, #0
 8004af6:	f380 8811 	msr	BASEPRI, r0
 8004afa:	4770      	bx	lr
 8004afc:	f3af 8000 	nop.w

08004b00 <pxCurrentTCBConst2>:
 8004b00:	200008b0 	.word	0x200008b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004b04:	bf00      	nop
 8004b06:	bf00      	nop

08004b08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004b08:	4808      	ldr	r0, [pc, #32]	; (8004b2c <prvPortStartFirstTask+0x24>)
 8004b0a:	6800      	ldr	r0, [r0, #0]
 8004b0c:	6800      	ldr	r0, [r0, #0]
 8004b0e:	f380 8808 	msr	MSP, r0
 8004b12:	f04f 0000 	mov.w	r0, #0
 8004b16:	f380 8814 	msr	CONTROL, r0
 8004b1a:	b662      	cpsie	i
 8004b1c:	b661      	cpsie	f
 8004b1e:	f3bf 8f4f 	dsb	sy
 8004b22:	f3bf 8f6f 	isb	sy
 8004b26:	df00      	svc	0
 8004b28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004b2a:	bf00      	nop
 8004b2c:	e000ed08 	.word	0xe000ed08

08004b30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b086      	sub	sp, #24
 8004b34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004b36:	4b46      	ldr	r3, [pc, #280]	; (8004c50 <xPortStartScheduler+0x120>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a46      	ldr	r2, [pc, #280]	; (8004c54 <xPortStartScheduler+0x124>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d10a      	bne.n	8004b56 <xPortStartScheduler+0x26>
	__asm volatile
 8004b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b44:	f383 8811 	msr	BASEPRI, r3
 8004b48:	f3bf 8f6f 	isb	sy
 8004b4c:	f3bf 8f4f 	dsb	sy
 8004b50:	613b      	str	r3, [r7, #16]
}
 8004b52:	bf00      	nop
 8004b54:	e7fe      	b.n	8004b54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004b56:	4b3e      	ldr	r3, [pc, #248]	; (8004c50 <xPortStartScheduler+0x120>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a3f      	ldr	r2, [pc, #252]	; (8004c58 <xPortStartScheduler+0x128>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d10a      	bne.n	8004b76 <xPortStartScheduler+0x46>
	__asm volatile
 8004b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b64:	f383 8811 	msr	BASEPRI, r3
 8004b68:	f3bf 8f6f 	isb	sy
 8004b6c:	f3bf 8f4f 	dsb	sy
 8004b70:	60fb      	str	r3, [r7, #12]
}
 8004b72:	bf00      	nop
 8004b74:	e7fe      	b.n	8004b74 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004b76:	4b39      	ldr	r3, [pc, #228]	; (8004c5c <xPortStartScheduler+0x12c>)
 8004b78:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	781b      	ldrb	r3, [r3, #0]
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	22ff      	movs	r2, #255	; 0xff
 8004b86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	781b      	ldrb	r3, [r3, #0]
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004b90:	78fb      	ldrb	r3, [r7, #3]
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004b98:	b2da      	uxtb	r2, r3
 8004b9a:	4b31      	ldr	r3, [pc, #196]	; (8004c60 <xPortStartScheduler+0x130>)
 8004b9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004b9e:	4b31      	ldr	r3, [pc, #196]	; (8004c64 <xPortStartScheduler+0x134>)
 8004ba0:	2207      	movs	r2, #7
 8004ba2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004ba4:	e009      	b.n	8004bba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004ba6:	4b2f      	ldr	r3, [pc, #188]	; (8004c64 <xPortStartScheduler+0x134>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	3b01      	subs	r3, #1
 8004bac:	4a2d      	ldr	r2, [pc, #180]	; (8004c64 <xPortStartScheduler+0x134>)
 8004bae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004bb0:	78fb      	ldrb	r3, [r7, #3]
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	005b      	lsls	r3, r3, #1
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004bba:	78fb      	ldrb	r3, [r7, #3]
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc2:	2b80      	cmp	r3, #128	; 0x80
 8004bc4:	d0ef      	beq.n	8004ba6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004bc6:	4b27      	ldr	r3, [pc, #156]	; (8004c64 <xPortStartScheduler+0x134>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f1c3 0307 	rsb	r3, r3, #7
 8004bce:	2b04      	cmp	r3, #4
 8004bd0:	d00a      	beq.n	8004be8 <xPortStartScheduler+0xb8>
	__asm volatile
 8004bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bd6:	f383 8811 	msr	BASEPRI, r3
 8004bda:	f3bf 8f6f 	isb	sy
 8004bde:	f3bf 8f4f 	dsb	sy
 8004be2:	60bb      	str	r3, [r7, #8]
}
 8004be4:	bf00      	nop
 8004be6:	e7fe      	b.n	8004be6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004be8:	4b1e      	ldr	r3, [pc, #120]	; (8004c64 <xPortStartScheduler+0x134>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	021b      	lsls	r3, r3, #8
 8004bee:	4a1d      	ldr	r2, [pc, #116]	; (8004c64 <xPortStartScheduler+0x134>)
 8004bf0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004bf2:	4b1c      	ldr	r3, [pc, #112]	; (8004c64 <xPortStartScheduler+0x134>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004bfa:	4a1a      	ldr	r2, [pc, #104]	; (8004c64 <xPortStartScheduler+0x134>)
 8004bfc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	b2da      	uxtb	r2, r3
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004c06:	4b18      	ldr	r3, [pc, #96]	; (8004c68 <xPortStartScheduler+0x138>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a17      	ldr	r2, [pc, #92]	; (8004c68 <xPortStartScheduler+0x138>)
 8004c0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004c10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004c12:	4b15      	ldr	r3, [pc, #84]	; (8004c68 <xPortStartScheduler+0x138>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a14      	ldr	r2, [pc, #80]	; (8004c68 <xPortStartScheduler+0x138>)
 8004c18:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004c1c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004c1e:	f000 f8dd 	bl	8004ddc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004c22:	4b12      	ldr	r3, [pc, #72]	; (8004c6c <xPortStartScheduler+0x13c>)
 8004c24:	2200      	movs	r2, #0
 8004c26:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004c28:	f000 f8fc 	bl	8004e24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004c2c:	4b10      	ldr	r3, [pc, #64]	; (8004c70 <xPortStartScheduler+0x140>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a0f      	ldr	r2, [pc, #60]	; (8004c70 <xPortStartScheduler+0x140>)
 8004c32:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004c36:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004c38:	f7ff ff66 	bl	8004b08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004c3c:	f7fe ff90 	bl	8003b60 <vTaskSwitchContext>
	prvTaskExitError();
 8004c40:	f7ff ff1c 	bl	8004a7c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004c44:	2300      	movs	r3, #0
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3718      	adds	r7, #24
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	e000ed00 	.word	0xe000ed00
 8004c54:	410fc271 	.word	0x410fc271
 8004c58:	410fc270 	.word	0x410fc270
 8004c5c:	e000e400 	.word	0xe000e400
 8004c60:	20000edc 	.word	0x20000edc
 8004c64:	20000ee0 	.word	0x20000ee0
 8004c68:	e000ed20 	.word	0xe000ed20
 8004c6c:	2000000c 	.word	0x2000000c
 8004c70:	e000ef34 	.word	0xe000ef34

08004c74 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
	__asm volatile
 8004c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c7e:	f383 8811 	msr	BASEPRI, r3
 8004c82:	f3bf 8f6f 	isb	sy
 8004c86:	f3bf 8f4f 	dsb	sy
 8004c8a:	607b      	str	r3, [r7, #4]
}
 8004c8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004c8e:	4b0f      	ldr	r3, [pc, #60]	; (8004ccc <vPortEnterCritical+0x58>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	3301      	adds	r3, #1
 8004c94:	4a0d      	ldr	r2, [pc, #52]	; (8004ccc <vPortEnterCritical+0x58>)
 8004c96:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004c98:	4b0c      	ldr	r3, [pc, #48]	; (8004ccc <vPortEnterCritical+0x58>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d10f      	bne.n	8004cc0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004ca0:	4b0b      	ldr	r3, [pc, #44]	; (8004cd0 <vPortEnterCritical+0x5c>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d00a      	beq.n	8004cc0 <vPortEnterCritical+0x4c>
	__asm volatile
 8004caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cae:	f383 8811 	msr	BASEPRI, r3
 8004cb2:	f3bf 8f6f 	isb	sy
 8004cb6:	f3bf 8f4f 	dsb	sy
 8004cba:	603b      	str	r3, [r7, #0]
}
 8004cbc:	bf00      	nop
 8004cbe:	e7fe      	b.n	8004cbe <vPortEnterCritical+0x4a>
	}
}
 8004cc0:	bf00      	nop
 8004cc2:	370c      	adds	r7, #12
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr
 8004ccc:	2000000c 	.word	0x2000000c
 8004cd0:	e000ed04 	.word	0xe000ed04

08004cd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004cda:	4b12      	ldr	r3, [pc, #72]	; (8004d24 <vPortExitCritical+0x50>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d10a      	bne.n	8004cf8 <vPortExitCritical+0x24>
	__asm volatile
 8004ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce6:	f383 8811 	msr	BASEPRI, r3
 8004cea:	f3bf 8f6f 	isb	sy
 8004cee:	f3bf 8f4f 	dsb	sy
 8004cf2:	607b      	str	r3, [r7, #4]
}
 8004cf4:	bf00      	nop
 8004cf6:	e7fe      	b.n	8004cf6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004cf8:	4b0a      	ldr	r3, [pc, #40]	; (8004d24 <vPortExitCritical+0x50>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	3b01      	subs	r3, #1
 8004cfe:	4a09      	ldr	r2, [pc, #36]	; (8004d24 <vPortExitCritical+0x50>)
 8004d00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004d02:	4b08      	ldr	r3, [pc, #32]	; (8004d24 <vPortExitCritical+0x50>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d105      	bne.n	8004d16 <vPortExitCritical+0x42>
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	f383 8811 	msr	BASEPRI, r3
}
 8004d14:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004d16:	bf00      	nop
 8004d18:	370c      	adds	r7, #12
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	2000000c 	.word	0x2000000c
	...

08004d30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004d30:	f3ef 8009 	mrs	r0, PSP
 8004d34:	f3bf 8f6f 	isb	sy
 8004d38:	4b15      	ldr	r3, [pc, #84]	; (8004d90 <pxCurrentTCBConst>)
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	f01e 0f10 	tst.w	lr, #16
 8004d40:	bf08      	it	eq
 8004d42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004d46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d4a:	6010      	str	r0, [r2, #0]
 8004d4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004d50:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004d54:	f380 8811 	msr	BASEPRI, r0
 8004d58:	f3bf 8f4f 	dsb	sy
 8004d5c:	f3bf 8f6f 	isb	sy
 8004d60:	f7fe fefe 	bl	8003b60 <vTaskSwitchContext>
 8004d64:	f04f 0000 	mov.w	r0, #0
 8004d68:	f380 8811 	msr	BASEPRI, r0
 8004d6c:	bc09      	pop	{r0, r3}
 8004d6e:	6819      	ldr	r1, [r3, #0]
 8004d70:	6808      	ldr	r0, [r1, #0]
 8004d72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d76:	f01e 0f10 	tst.w	lr, #16
 8004d7a:	bf08      	it	eq
 8004d7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004d80:	f380 8809 	msr	PSP, r0
 8004d84:	f3bf 8f6f 	isb	sy
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	f3af 8000 	nop.w

08004d90 <pxCurrentTCBConst>:
 8004d90:	200008b0 	.word	0x200008b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004d94:	bf00      	nop
 8004d96:	bf00      	nop

08004d98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
	__asm volatile
 8004d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004da2:	f383 8811 	msr	BASEPRI, r3
 8004da6:	f3bf 8f6f 	isb	sy
 8004daa:	f3bf 8f4f 	dsb	sy
 8004dae:	607b      	str	r3, [r7, #4]
}
 8004db0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004db2:	f7fe fe1b 	bl	80039ec <xTaskIncrementTick>
 8004db6:	4603      	mov	r3, r0
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d003      	beq.n	8004dc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004dbc:	4b06      	ldr	r3, [pc, #24]	; (8004dd8 <xPortSysTickHandler+0x40>)
 8004dbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dc2:	601a      	str	r2, [r3, #0]
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	f383 8811 	msr	BASEPRI, r3
}
 8004dce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004dd0:	bf00      	nop
 8004dd2:	3708      	adds	r7, #8
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}
 8004dd8:	e000ed04 	.word	0xe000ed04

08004ddc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004ddc:	b480      	push	{r7}
 8004dde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004de0:	4b0b      	ldr	r3, [pc, #44]	; (8004e10 <vPortSetupTimerInterrupt+0x34>)
 8004de2:	2200      	movs	r2, #0
 8004de4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004de6:	4b0b      	ldr	r3, [pc, #44]	; (8004e14 <vPortSetupTimerInterrupt+0x38>)
 8004de8:	2200      	movs	r2, #0
 8004dea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004dec:	4b0a      	ldr	r3, [pc, #40]	; (8004e18 <vPortSetupTimerInterrupt+0x3c>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a0a      	ldr	r2, [pc, #40]	; (8004e1c <vPortSetupTimerInterrupt+0x40>)
 8004df2:	fba2 2303 	umull	r2, r3, r2, r3
 8004df6:	099b      	lsrs	r3, r3, #6
 8004df8:	4a09      	ldr	r2, [pc, #36]	; (8004e20 <vPortSetupTimerInterrupt+0x44>)
 8004dfa:	3b01      	subs	r3, #1
 8004dfc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004dfe:	4b04      	ldr	r3, [pc, #16]	; (8004e10 <vPortSetupTimerInterrupt+0x34>)
 8004e00:	2207      	movs	r2, #7
 8004e02:	601a      	str	r2, [r3, #0]
}
 8004e04:	bf00      	nop
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr
 8004e0e:	bf00      	nop
 8004e10:	e000e010 	.word	0xe000e010
 8004e14:	e000e018 	.word	0xe000e018
 8004e18:	20000000 	.word	0x20000000
 8004e1c:	10624dd3 	.word	0x10624dd3
 8004e20:	e000e014 	.word	0xe000e014

08004e24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004e24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004e34 <vPortEnableVFP+0x10>
 8004e28:	6801      	ldr	r1, [r0, #0]
 8004e2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004e2e:	6001      	str	r1, [r0, #0]
 8004e30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004e32:	bf00      	nop
 8004e34:	e000ed88 	.word	0xe000ed88

08004e38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004e38:	b480      	push	{r7}
 8004e3a:	b085      	sub	sp, #20
 8004e3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004e3e:	f3ef 8305 	mrs	r3, IPSR
 8004e42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2b0f      	cmp	r3, #15
 8004e48:	d914      	bls.n	8004e74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004e4a:	4a17      	ldr	r2, [pc, #92]	; (8004ea8 <vPortValidateInterruptPriority+0x70>)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	4413      	add	r3, r2
 8004e50:	781b      	ldrb	r3, [r3, #0]
 8004e52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004e54:	4b15      	ldr	r3, [pc, #84]	; (8004eac <vPortValidateInterruptPriority+0x74>)
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	7afa      	ldrb	r2, [r7, #11]
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d20a      	bcs.n	8004e74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e62:	f383 8811 	msr	BASEPRI, r3
 8004e66:	f3bf 8f6f 	isb	sy
 8004e6a:	f3bf 8f4f 	dsb	sy
 8004e6e:	607b      	str	r3, [r7, #4]
}
 8004e70:	bf00      	nop
 8004e72:	e7fe      	b.n	8004e72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004e74:	4b0e      	ldr	r3, [pc, #56]	; (8004eb0 <vPortValidateInterruptPriority+0x78>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004e7c:	4b0d      	ldr	r3, [pc, #52]	; (8004eb4 <vPortValidateInterruptPriority+0x7c>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d90a      	bls.n	8004e9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e88:	f383 8811 	msr	BASEPRI, r3
 8004e8c:	f3bf 8f6f 	isb	sy
 8004e90:	f3bf 8f4f 	dsb	sy
 8004e94:	603b      	str	r3, [r7, #0]
}
 8004e96:	bf00      	nop
 8004e98:	e7fe      	b.n	8004e98 <vPortValidateInterruptPriority+0x60>
	}
 8004e9a:	bf00      	nop
 8004e9c:	3714      	adds	r7, #20
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop
 8004ea8:	e000e3f0 	.word	0xe000e3f0
 8004eac:	20000edc 	.word	0x20000edc
 8004eb0:	e000ed0c 	.word	0xe000ed0c
 8004eb4:	20000ee0 	.word	0x20000ee0

08004eb8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b08a      	sub	sp, #40	; 0x28
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004ec4:	f7fe fcd6 	bl	8003874 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004ec8:	4b5b      	ldr	r3, [pc, #364]	; (8005038 <pvPortMalloc+0x180>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d101      	bne.n	8004ed4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004ed0:	f000 f920 	bl	8005114 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004ed4:	4b59      	ldr	r3, [pc, #356]	; (800503c <pvPortMalloc+0x184>)
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	4013      	ands	r3, r2
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	f040 8093 	bne.w	8005008 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d01d      	beq.n	8004f24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004ee8:	2208      	movs	r2, #8
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4413      	add	r3, r2
 8004eee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f003 0307 	and.w	r3, r3, #7
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d014      	beq.n	8004f24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f023 0307 	bic.w	r3, r3, #7
 8004f00:	3308      	adds	r3, #8
 8004f02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f003 0307 	and.w	r3, r3, #7
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d00a      	beq.n	8004f24 <pvPortMalloc+0x6c>
	__asm volatile
 8004f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f12:	f383 8811 	msr	BASEPRI, r3
 8004f16:	f3bf 8f6f 	isb	sy
 8004f1a:	f3bf 8f4f 	dsb	sy
 8004f1e:	617b      	str	r3, [r7, #20]
}
 8004f20:	bf00      	nop
 8004f22:	e7fe      	b.n	8004f22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d06e      	beq.n	8005008 <pvPortMalloc+0x150>
 8004f2a:	4b45      	ldr	r3, [pc, #276]	; (8005040 <pvPortMalloc+0x188>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d869      	bhi.n	8005008 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004f34:	4b43      	ldr	r3, [pc, #268]	; (8005044 <pvPortMalloc+0x18c>)
 8004f36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004f38:	4b42      	ldr	r3, [pc, #264]	; (8005044 <pvPortMalloc+0x18c>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004f3e:	e004      	b.n	8004f4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d903      	bls.n	8004f5c <pvPortMalloc+0xa4>
 8004f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d1f1      	bne.n	8004f40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004f5c:	4b36      	ldr	r3, [pc, #216]	; (8005038 <pvPortMalloc+0x180>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d050      	beq.n	8005008 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004f66:	6a3b      	ldr	r3, [r7, #32]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2208      	movs	r2, #8
 8004f6c:	4413      	add	r3, r2
 8004f6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	6a3b      	ldr	r3, [r7, #32]
 8004f76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7a:	685a      	ldr	r2, [r3, #4]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	1ad2      	subs	r2, r2, r3
 8004f80:	2308      	movs	r3, #8
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d91f      	bls.n	8004fc8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004f88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4413      	add	r3, r2
 8004f8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	f003 0307 	and.w	r3, r3, #7
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d00a      	beq.n	8004fb0 <pvPortMalloc+0xf8>
	__asm volatile
 8004f9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f9e:	f383 8811 	msr	BASEPRI, r3
 8004fa2:	f3bf 8f6f 	isb	sy
 8004fa6:	f3bf 8f4f 	dsb	sy
 8004faa:	613b      	str	r3, [r7, #16]
}
 8004fac:	bf00      	nop
 8004fae:	e7fe      	b.n	8004fae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fb2:	685a      	ldr	r2, [r3, #4]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	1ad2      	subs	r2, r2, r3
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004fc2:	69b8      	ldr	r0, [r7, #24]
 8004fc4:	f000 f908 	bl	80051d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004fc8:	4b1d      	ldr	r3, [pc, #116]	; (8005040 <pvPortMalloc+0x188>)
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	4a1b      	ldr	r2, [pc, #108]	; (8005040 <pvPortMalloc+0x188>)
 8004fd4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004fd6:	4b1a      	ldr	r3, [pc, #104]	; (8005040 <pvPortMalloc+0x188>)
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	4b1b      	ldr	r3, [pc, #108]	; (8005048 <pvPortMalloc+0x190>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d203      	bcs.n	8004fea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004fe2:	4b17      	ldr	r3, [pc, #92]	; (8005040 <pvPortMalloc+0x188>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a18      	ldr	r2, [pc, #96]	; (8005048 <pvPortMalloc+0x190>)
 8004fe8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fec:	685a      	ldr	r2, [r3, #4]
 8004fee:	4b13      	ldr	r3, [pc, #76]	; (800503c <pvPortMalloc+0x184>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	431a      	orrs	r2, r3
 8004ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004ffe:	4b13      	ldr	r3, [pc, #76]	; (800504c <pvPortMalloc+0x194>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	3301      	adds	r3, #1
 8005004:	4a11      	ldr	r2, [pc, #68]	; (800504c <pvPortMalloc+0x194>)
 8005006:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005008:	f7fe fc42 	bl	8003890 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	f003 0307 	and.w	r3, r3, #7
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00a      	beq.n	800502c <pvPortMalloc+0x174>
	__asm volatile
 8005016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800501a:	f383 8811 	msr	BASEPRI, r3
 800501e:	f3bf 8f6f 	isb	sy
 8005022:	f3bf 8f4f 	dsb	sy
 8005026:	60fb      	str	r3, [r7, #12]
}
 8005028:	bf00      	nop
 800502a:	e7fe      	b.n	800502a <pvPortMalloc+0x172>
	return pvReturn;
 800502c:	69fb      	ldr	r3, [r7, #28]
}
 800502e:	4618      	mov	r0, r3
 8005030:	3728      	adds	r7, #40	; 0x28
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	20004aec 	.word	0x20004aec
 800503c:	20004b00 	.word	0x20004b00
 8005040:	20004af0 	.word	0x20004af0
 8005044:	20004ae4 	.word	0x20004ae4
 8005048:	20004af4 	.word	0x20004af4
 800504c:	20004af8 	.word	0x20004af8

08005050 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b086      	sub	sp, #24
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d04d      	beq.n	80050fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005062:	2308      	movs	r3, #8
 8005064:	425b      	negs	r3, r3
 8005066:	697a      	ldr	r2, [r7, #20]
 8005068:	4413      	add	r3, r2
 800506a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	685a      	ldr	r2, [r3, #4]
 8005074:	4b24      	ldr	r3, [pc, #144]	; (8005108 <vPortFree+0xb8>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4013      	ands	r3, r2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d10a      	bne.n	8005094 <vPortFree+0x44>
	__asm volatile
 800507e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005082:	f383 8811 	msr	BASEPRI, r3
 8005086:	f3bf 8f6f 	isb	sy
 800508a:	f3bf 8f4f 	dsb	sy
 800508e:	60fb      	str	r3, [r7, #12]
}
 8005090:	bf00      	nop
 8005092:	e7fe      	b.n	8005092 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d00a      	beq.n	80050b2 <vPortFree+0x62>
	__asm volatile
 800509c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a0:	f383 8811 	msr	BASEPRI, r3
 80050a4:	f3bf 8f6f 	isb	sy
 80050a8:	f3bf 8f4f 	dsb	sy
 80050ac:	60bb      	str	r3, [r7, #8]
}
 80050ae:	bf00      	nop
 80050b0:	e7fe      	b.n	80050b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	685a      	ldr	r2, [r3, #4]
 80050b6:	4b14      	ldr	r3, [pc, #80]	; (8005108 <vPortFree+0xb8>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4013      	ands	r3, r2
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d01e      	beq.n	80050fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d11a      	bne.n	80050fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	685a      	ldr	r2, [r3, #4]
 80050cc:	4b0e      	ldr	r3, [pc, #56]	; (8005108 <vPortFree+0xb8>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	43db      	mvns	r3, r3
 80050d2:	401a      	ands	r2, r3
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80050d8:	f7fe fbcc 	bl	8003874 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	685a      	ldr	r2, [r3, #4]
 80050e0:	4b0a      	ldr	r3, [pc, #40]	; (800510c <vPortFree+0xbc>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4413      	add	r3, r2
 80050e6:	4a09      	ldr	r2, [pc, #36]	; (800510c <vPortFree+0xbc>)
 80050e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80050ea:	6938      	ldr	r0, [r7, #16]
 80050ec:	f000 f874 	bl	80051d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80050f0:	4b07      	ldr	r3, [pc, #28]	; (8005110 <vPortFree+0xc0>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	3301      	adds	r3, #1
 80050f6:	4a06      	ldr	r2, [pc, #24]	; (8005110 <vPortFree+0xc0>)
 80050f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80050fa:	f7fe fbc9 	bl	8003890 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80050fe:	bf00      	nop
 8005100:	3718      	adds	r7, #24
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
 8005106:	bf00      	nop
 8005108:	20004b00 	.word	0x20004b00
 800510c:	20004af0 	.word	0x20004af0
 8005110:	20004afc 	.word	0x20004afc

08005114 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800511a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800511e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005120:	4b27      	ldr	r3, [pc, #156]	; (80051c0 <prvHeapInit+0xac>)
 8005122:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f003 0307 	and.w	r3, r3, #7
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00c      	beq.n	8005148 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	3307      	adds	r3, #7
 8005132:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f023 0307 	bic.w	r3, r3, #7
 800513a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800513c:	68ba      	ldr	r2, [r7, #8]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	4a1f      	ldr	r2, [pc, #124]	; (80051c0 <prvHeapInit+0xac>)
 8005144:	4413      	add	r3, r2
 8005146:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800514c:	4a1d      	ldr	r2, [pc, #116]	; (80051c4 <prvHeapInit+0xb0>)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005152:	4b1c      	ldr	r3, [pc, #112]	; (80051c4 <prvHeapInit+0xb0>)
 8005154:	2200      	movs	r2, #0
 8005156:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	68ba      	ldr	r2, [r7, #8]
 800515c:	4413      	add	r3, r2
 800515e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005160:	2208      	movs	r2, #8
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	1a9b      	subs	r3, r3, r2
 8005166:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f023 0307 	bic.w	r3, r3, #7
 800516e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	4a15      	ldr	r2, [pc, #84]	; (80051c8 <prvHeapInit+0xb4>)
 8005174:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005176:	4b14      	ldr	r3, [pc, #80]	; (80051c8 <prvHeapInit+0xb4>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	2200      	movs	r2, #0
 800517c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800517e:	4b12      	ldr	r3, [pc, #72]	; (80051c8 <prvHeapInit+0xb4>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	2200      	movs	r2, #0
 8005184:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	68fa      	ldr	r2, [r7, #12]
 800518e:	1ad2      	subs	r2, r2, r3
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005194:	4b0c      	ldr	r3, [pc, #48]	; (80051c8 <prvHeapInit+0xb4>)
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	4a0a      	ldr	r2, [pc, #40]	; (80051cc <prvHeapInit+0xb8>)
 80051a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	4a09      	ldr	r2, [pc, #36]	; (80051d0 <prvHeapInit+0xbc>)
 80051aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80051ac:	4b09      	ldr	r3, [pc, #36]	; (80051d4 <prvHeapInit+0xc0>)
 80051ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80051b2:	601a      	str	r2, [r3, #0]
}
 80051b4:	bf00      	nop
 80051b6:	3714      	adds	r7, #20
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr
 80051c0:	20000ee4 	.word	0x20000ee4
 80051c4:	20004ae4 	.word	0x20004ae4
 80051c8:	20004aec 	.word	0x20004aec
 80051cc:	20004af4 	.word	0x20004af4
 80051d0:	20004af0 	.word	0x20004af0
 80051d4:	20004b00 	.word	0x20004b00

080051d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80051d8:	b480      	push	{r7}
 80051da:	b085      	sub	sp, #20
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80051e0:	4b28      	ldr	r3, [pc, #160]	; (8005284 <prvInsertBlockIntoFreeList+0xac>)
 80051e2:	60fb      	str	r3, [r7, #12]
 80051e4:	e002      	b.n	80051ec <prvInsertBlockIntoFreeList+0x14>
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	60fb      	str	r3, [r7, #12]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d8f7      	bhi.n	80051e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	68ba      	ldr	r2, [r7, #8]
 8005200:	4413      	add	r3, r2
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	429a      	cmp	r2, r3
 8005206:	d108      	bne.n	800521a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	685a      	ldr	r2, [r3, #4]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	441a      	add	r2, r3
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	68ba      	ldr	r2, [r7, #8]
 8005224:	441a      	add	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	429a      	cmp	r2, r3
 800522c:	d118      	bne.n	8005260 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	4b15      	ldr	r3, [pc, #84]	; (8005288 <prvInsertBlockIntoFreeList+0xb0>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	429a      	cmp	r2, r3
 8005238:	d00d      	beq.n	8005256 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	685a      	ldr	r2, [r3, #4]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	441a      	add	r2, r3
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	601a      	str	r2, [r3, #0]
 8005254:	e008      	b.n	8005268 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005256:	4b0c      	ldr	r3, [pc, #48]	; (8005288 <prvInsertBlockIntoFreeList+0xb0>)
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	601a      	str	r2, [r3, #0]
 800525e:	e003      	b.n	8005268 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005268:	68fa      	ldr	r2, [r7, #12]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	429a      	cmp	r2, r3
 800526e:	d002      	beq.n	8005276 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005276:	bf00      	nop
 8005278:	3714      	adds	r7, #20
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr
 8005282:	bf00      	nop
 8005284:	20004ae4 	.word	0x20004ae4
 8005288:	20004aec 	.word	0x20004aec

0800528c <std>:
 800528c:	2300      	movs	r3, #0
 800528e:	b510      	push	{r4, lr}
 8005290:	4604      	mov	r4, r0
 8005292:	e9c0 3300 	strd	r3, r3, [r0]
 8005296:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800529a:	6083      	str	r3, [r0, #8]
 800529c:	8181      	strh	r1, [r0, #12]
 800529e:	6643      	str	r3, [r0, #100]	; 0x64
 80052a0:	81c2      	strh	r2, [r0, #14]
 80052a2:	6183      	str	r3, [r0, #24]
 80052a4:	4619      	mov	r1, r3
 80052a6:	2208      	movs	r2, #8
 80052a8:	305c      	adds	r0, #92	; 0x5c
 80052aa:	f000 f9d3 	bl	8005654 <memset>
 80052ae:	4b05      	ldr	r3, [pc, #20]	; (80052c4 <std+0x38>)
 80052b0:	6263      	str	r3, [r4, #36]	; 0x24
 80052b2:	4b05      	ldr	r3, [pc, #20]	; (80052c8 <std+0x3c>)
 80052b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80052b6:	4b05      	ldr	r3, [pc, #20]	; (80052cc <std+0x40>)
 80052b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80052ba:	4b05      	ldr	r3, [pc, #20]	; (80052d0 <std+0x44>)
 80052bc:	6224      	str	r4, [r4, #32]
 80052be:	6323      	str	r3, [r4, #48]	; 0x30
 80052c0:	bd10      	pop	{r4, pc}
 80052c2:	bf00      	nop
 80052c4:	080054a5 	.word	0x080054a5
 80052c8:	080054c7 	.word	0x080054c7
 80052cc:	080054ff 	.word	0x080054ff
 80052d0:	08005523 	.word	0x08005523

080052d4 <stdio_exit_handler>:
 80052d4:	4a02      	ldr	r2, [pc, #8]	; (80052e0 <stdio_exit_handler+0xc>)
 80052d6:	4903      	ldr	r1, [pc, #12]	; (80052e4 <stdio_exit_handler+0x10>)
 80052d8:	4803      	ldr	r0, [pc, #12]	; (80052e8 <stdio_exit_handler+0x14>)
 80052da:	f000 b869 	b.w	80053b0 <_fwalk_sglue>
 80052de:	bf00      	nop
 80052e0:	20000010 	.word	0x20000010
 80052e4:	08005b0d 	.word	0x08005b0d
 80052e8:	2000001c 	.word	0x2000001c

080052ec <cleanup_stdio>:
 80052ec:	6841      	ldr	r1, [r0, #4]
 80052ee:	4b0c      	ldr	r3, [pc, #48]	; (8005320 <cleanup_stdio+0x34>)
 80052f0:	4299      	cmp	r1, r3
 80052f2:	b510      	push	{r4, lr}
 80052f4:	4604      	mov	r4, r0
 80052f6:	d001      	beq.n	80052fc <cleanup_stdio+0x10>
 80052f8:	f000 fc08 	bl	8005b0c <_fflush_r>
 80052fc:	68a1      	ldr	r1, [r4, #8]
 80052fe:	4b09      	ldr	r3, [pc, #36]	; (8005324 <cleanup_stdio+0x38>)
 8005300:	4299      	cmp	r1, r3
 8005302:	d002      	beq.n	800530a <cleanup_stdio+0x1e>
 8005304:	4620      	mov	r0, r4
 8005306:	f000 fc01 	bl	8005b0c <_fflush_r>
 800530a:	68e1      	ldr	r1, [r4, #12]
 800530c:	4b06      	ldr	r3, [pc, #24]	; (8005328 <cleanup_stdio+0x3c>)
 800530e:	4299      	cmp	r1, r3
 8005310:	d004      	beq.n	800531c <cleanup_stdio+0x30>
 8005312:	4620      	mov	r0, r4
 8005314:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005318:	f000 bbf8 	b.w	8005b0c <_fflush_r>
 800531c:	bd10      	pop	{r4, pc}
 800531e:	bf00      	nop
 8005320:	20004b04 	.word	0x20004b04
 8005324:	20004b6c 	.word	0x20004b6c
 8005328:	20004bd4 	.word	0x20004bd4

0800532c <global_stdio_init.part.0>:
 800532c:	b510      	push	{r4, lr}
 800532e:	4b0b      	ldr	r3, [pc, #44]	; (800535c <global_stdio_init.part.0+0x30>)
 8005330:	4c0b      	ldr	r4, [pc, #44]	; (8005360 <global_stdio_init.part.0+0x34>)
 8005332:	4a0c      	ldr	r2, [pc, #48]	; (8005364 <global_stdio_init.part.0+0x38>)
 8005334:	601a      	str	r2, [r3, #0]
 8005336:	4620      	mov	r0, r4
 8005338:	2200      	movs	r2, #0
 800533a:	2104      	movs	r1, #4
 800533c:	f7ff ffa6 	bl	800528c <std>
 8005340:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005344:	2201      	movs	r2, #1
 8005346:	2109      	movs	r1, #9
 8005348:	f7ff ffa0 	bl	800528c <std>
 800534c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005350:	2202      	movs	r2, #2
 8005352:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005356:	2112      	movs	r1, #18
 8005358:	f7ff bf98 	b.w	800528c <std>
 800535c:	20004c3c 	.word	0x20004c3c
 8005360:	20004b04 	.word	0x20004b04
 8005364:	080052d5 	.word	0x080052d5

08005368 <__sfp_lock_acquire>:
 8005368:	4801      	ldr	r0, [pc, #4]	; (8005370 <__sfp_lock_acquire+0x8>)
 800536a:	f000 ba41 	b.w	80057f0 <__retarget_lock_acquire_recursive>
 800536e:	bf00      	nop
 8005370:	20004c45 	.word	0x20004c45

08005374 <__sfp_lock_release>:
 8005374:	4801      	ldr	r0, [pc, #4]	; (800537c <__sfp_lock_release+0x8>)
 8005376:	f000 ba3c 	b.w	80057f2 <__retarget_lock_release_recursive>
 800537a:	bf00      	nop
 800537c:	20004c45 	.word	0x20004c45

08005380 <__sinit>:
 8005380:	b510      	push	{r4, lr}
 8005382:	4604      	mov	r4, r0
 8005384:	f7ff fff0 	bl	8005368 <__sfp_lock_acquire>
 8005388:	6a23      	ldr	r3, [r4, #32]
 800538a:	b11b      	cbz	r3, 8005394 <__sinit+0x14>
 800538c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005390:	f7ff bff0 	b.w	8005374 <__sfp_lock_release>
 8005394:	4b04      	ldr	r3, [pc, #16]	; (80053a8 <__sinit+0x28>)
 8005396:	6223      	str	r3, [r4, #32]
 8005398:	4b04      	ldr	r3, [pc, #16]	; (80053ac <__sinit+0x2c>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d1f5      	bne.n	800538c <__sinit+0xc>
 80053a0:	f7ff ffc4 	bl	800532c <global_stdio_init.part.0>
 80053a4:	e7f2      	b.n	800538c <__sinit+0xc>
 80053a6:	bf00      	nop
 80053a8:	080052ed 	.word	0x080052ed
 80053ac:	20004c3c 	.word	0x20004c3c

080053b0 <_fwalk_sglue>:
 80053b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053b4:	4607      	mov	r7, r0
 80053b6:	4688      	mov	r8, r1
 80053b8:	4614      	mov	r4, r2
 80053ba:	2600      	movs	r6, #0
 80053bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80053c0:	f1b9 0901 	subs.w	r9, r9, #1
 80053c4:	d505      	bpl.n	80053d2 <_fwalk_sglue+0x22>
 80053c6:	6824      	ldr	r4, [r4, #0]
 80053c8:	2c00      	cmp	r4, #0
 80053ca:	d1f7      	bne.n	80053bc <_fwalk_sglue+0xc>
 80053cc:	4630      	mov	r0, r6
 80053ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053d2:	89ab      	ldrh	r3, [r5, #12]
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d907      	bls.n	80053e8 <_fwalk_sglue+0x38>
 80053d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80053dc:	3301      	adds	r3, #1
 80053de:	d003      	beq.n	80053e8 <_fwalk_sglue+0x38>
 80053e0:	4629      	mov	r1, r5
 80053e2:	4638      	mov	r0, r7
 80053e4:	47c0      	blx	r8
 80053e6:	4306      	orrs	r6, r0
 80053e8:	3568      	adds	r5, #104	; 0x68
 80053ea:	e7e9      	b.n	80053c0 <_fwalk_sglue+0x10>

080053ec <_puts_r>:
 80053ec:	6a03      	ldr	r3, [r0, #32]
 80053ee:	b570      	push	{r4, r5, r6, lr}
 80053f0:	6884      	ldr	r4, [r0, #8]
 80053f2:	4605      	mov	r5, r0
 80053f4:	460e      	mov	r6, r1
 80053f6:	b90b      	cbnz	r3, 80053fc <_puts_r+0x10>
 80053f8:	f7ff ffc2 	bl	8005380 <__sinit>
 80053fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80053fe:	07db      	lsls	r3, r3, #31
 8005400:	d405      	bmi.n	800540e <_puts_r+0x22>
 8005402:	89a3      	ldrh	r3, [r4, #12]
 8005404:	0598      	lsls	r0, r3, #22
 8005406:	d402      	bmi.n	800540e <_puts_r+0x22>
 8005408:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800540a:	f000 f9f1 	bl	80057f0 <__retarget_lock_acquire_recursive>
 800540e:	89a3      	ldrh	r3, [r4, #12]
 8005410:	0719      	lsls	r1, r3, #28
 8005412:	d513      	bpl.n	800543c <_puts_r+0x50>
 8005414:	6923      	ldr	r3, [r4, #16]
 8005416:	b18b      	cbz	r3, 800543c <_puts_r+0x50>
 8005418:	3e01      	subs	r6, #1
 800541a:	68a3      	ldr	r3, [r4, #8]
 800541c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005420:	3b01      	subs	r3, #1
 8005422:	60a3      	str	r3, [r4, #8]
 8005424:	b9e9      	cbnz	r1, 8005462 <_puts_r+0x76>
 8005426:	2b00      	cmp	r3, #0
 8005428:	da2e      	bge.n	8005488 <_puts_r+0x9c>
 800542a:	4622      	mov	r2, r4
 800542c:	210a      	movs	r1, #10
 800542e:	4628      	mov	r0, r5
 8005430:	f000 f87b 	bl	800552a <__swbuf_r>
 8005434:	3001      	adds	r0, #1
 8005436:	d007      	beq.n	8005448 <_puts_r+0x5c>
 8005438:	250a      	movs	r5, #10
 800543a:	e007      	b.n	800544c <_puts_r+0x60>
 800543c:	4621      	mov	r1, r4
 800543e:	4628      	mov	r0, r5
 8005440:	f000 f8b0 	bl	80055a4 <__swsetup_r>
 8005444:	2800      	cmp	r0, #0
 8005446:	d0e7      	beq.n	8005418 <_puts_r+0x2c>
 8005448:	f04f 35ff 	mov.w	r5, #4294967295
 800544c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800544e:	07da      	lsls	r2, r3, #31
 8005450:	d405      	bmi.n	800545e <_puts_r+0x72>
 8005452:	89a3      	ldrh	r3, [r4, #12]
 8005454:	059b      	lsls	r3, r3, #22
 8005456:	d402      	bmi.n	800545e <_puts_r+0x72>
 8005458:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800545a:	f000 f9ca 	bl	80057f2 <__retarget_lock_release_recursive>
 800545e:	4628      	mov	r0, r5
 8005460:	bd70      	pop	{r4, r5, r6, pc}
 8005462:	2b00      	cmp	r3, #0
 8005464:	da04      	bge.n	8005470 <_puts_r+0x84>
 8005466:	69a2      	ldr	r2, [r4, #24]
 8005468:	429a      	cmp	r2, r3
 800546a:	dc06      	bgt.n	800547a <_puts_r+0x8e>
 800546c:	290a      	cmp	r1, #10
 800546e:	d004      	beq.n	800547a <_puts_r+0x8e>
 8005470:	6823      	ldr	r3, [r4, #0]
 8005472:	1c5a      	adds	r2, r3, #1
 8005474:	6022      	str	r2, [r4, #0]
 8005476:	7019      	strb	r1, [r3, #0]
 8005478:	e7cf      	b.n	800541a <_puts_r+0x2e>
 800547a:	4622      	mov	r2, r4
 800547c:	4628      	mov	r0, r5
 800547e:	f000 f854 	bl	800552a <__swbuf_r>
 8005482:	3001      	adds	r0, #1
 8005484:	d1c9      	bne.n	800541a <_puts_r+0x2e>
 8005486:	e7df      	b.n	8005448 <_puts_r+0x5c>
 8005488:	6823      	ldr	r3, [r4, #0]
 800548a:	250a      	movs	r5, #10
 800548c:	1c5a      	adds	r2, r3, #1
 800548e:	6022      	str	r2, [r4, #0]
 8005490:	701d      	strb	r5, [r3, #0]
 8005492:	e7db      	b.n	800544c <_puts_r+0x60>

08005494 <puts>:
 8005494:	4b02      	ldr	r3, [pc, #8]	; (80054a0 <puts+0xc>)
 8005496:	4601      	mov	r1, r0
 8005498:	6818      	ldr	r0, [r3, #0]
 800549a:	f7ff bfa7 	b.w	80053ec <_puts_r>
 800549e:	bf00      	nop
 80054a0:	20000068 	.word	0x20000068

080054a4 <__sread>:
 80054a4:	b510      	push	{r4, lr}
 80054a6:	460c      	mov	r4, r1
 80054a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054ac:	f000 f952 	bl	8005754 <_read_r>
 80054b0:	2800      	cmp	r0, #0
 80054b2:	bfab      	itete	ge
 80054b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80054b6:	89a3      	ldrhlt	r3, [r4, #12]
 80054b8:	181b      	addge	r3, r3, r0
 80054ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80054be:	bfac      	ite	ge
 80054c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80054c2:	81a3      	strhlt	r3, [r4, #12]
 80054c4:	bd10      	pop	{r4, pc}

080054c6 <__swrite>:
 80054c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054ca:	461f      	mov	r7, r3
 80054cc:	898b      	ldrh	r3, [r1, #12]
 80054ce:	05db      	lsls	r3, r3, #23
 80054d0:	4605      	mov	r5, r0
 80054d2:	460c      	mov	r4, r1
 80054d4:	4616      	mov	r6, r2
 80054d6:	d505      	bpl.n	80054e4 <__swrite+0x1e>
 80054d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054dc:	2302      	movs	r3, #2
 80054de:	2200      	movs	r2, #0
 80054e0:	f000 f926 	bl	8005730 <_lseek_r>
 80054e4:	89a3      	ldrh	r3, [r4, #12]
 80054e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80054ee:	81a3      	strh	r3, [r4, #12]
 80054f0:	4632      	mov	r2, r6
 80054f2:	463b      	mov	r3, r7
 80054f4:	4628      	mov	r0, r5
 80054f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054fa:	f000 b93d 	b.w	8005778 <_write_r>

080054fe <__sseek>:
 80054fe:	b510      	push	{r4, lr}
 8005500:	460c      	mov	r4, r1
 8005502:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005506:	f000 f913 	bl	8005730 <_lseek_r>
 800550a:	1c43      	adds	r3, r0, #1
 800550c:	89a3      	ldrh	r3, [r4, #12]
 800550e:	bf15      	itete	ne
 8005510:	6560      	strne	r0, [r4, #84]	; 0x54
 8005512:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005516:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800551a:	81a3      	strheq	r3, [r4, #12]
 800551c:	bf18      	it	ne
 800551e:	81a3      	strhne	r3, [r4, #12]
 8005520:	bd10      	pop	{r4, pc}

08005522 <__sclose>:
 8005522:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005526:	f000 b89d 	b.w	8005664 <_close_r>

0800552a <__swbuf_r>:
 800552a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800552c:	460e      	mov	r6, r1
 800552e:	4614      	mov	r4, r2
 8005530:	4605      	mov	r5, r0
 8005532:	b118      	cbz	r0, 800553c <__swbuf_r+0x12>
 8005534:	6a03      	ldr	r3, [r0, #32]
 8005536:	b90b      	cbnz	r3, 800553c <__swbuf_r+0x12>
 8005538:	f7ff ff22 	bl	8005380 <__sinit>
 800553c:	69a3      	ldr	r3, [r4, #24]
 800553e:	60a3      	str	r3, [r4, #8]
 8005540:	89a3      	ldrh	r3, [r4, #12]
 8005542:	071a      	lsls	r2, r3, #28
 8005544:	d525      	bpl.n	8005592 <__swbuf_r+0x68>
 8005546:	6923      	ldr	r3, [r4, #16]
 8005548:	b31b      	cbz	r3, 8005592 <__swbuf_r+0x68>
 800554a:	6823      	ldr	r3, [r4, #0]
 800554c:	6922      	ldr	r2, [r4, #16]
 800554e:	1a98      	subs	r0, r3, r2
 8005550:	6963      	ldr	r3, [r4, #20]
 8005552:	b2f6      	uxtb	r6, r6
 8005554:	4283      	cmp	r3, r0
 8005556:	4637      	mov	r7, r6
 8005558:	dc04      	bgt.n	8005564 <__swbuf_r+0x3a>
 800555a:	4621      	mov	r1, r4
 800555c:	4628      	mov	r0, r5
 800555e:	f000 fad5 	bl	8005b0c <_fflush_r>
 8005562:	b9e0      	cbnz	r0, 800559e <__swbuf_r+0x74>
 8005564:	68a3      	ldr	r3, [r4, #8]
 8005566:	3b01      	subs	r3, #1
 8005568:	60a3      	str	r3, [r4, #8]
 800556a:	6823      	ldr	r3, [r4, #0]
 800556c:	1c5a      	adds	r2, r3, #1
 800556e:	6022      	str	r2, [r4, #0]
 8005570:	701e      	strb	r6, [r3, #0]
 8005572:	6962      	ldr	r2, [r4, #20]
 8005574:	1c43      	adds	r3, r0, #1
 8005576:	429a      	cmp	r2, r3
 8005578:	d004      	beq.n	8005584 <__swbuf_r+0x5a>
 800557a:	89a3      	ldrh	r3, [r4, #12]
 800557c:	07db      	lsls	r3, r3, #31
 800557e:	d506      	bpl.n	800558e <__swbuf_r+0x64>
 8005580:	2e0a      	cmp	r6, #10
 8005582:	d104      	bne.n	800558e <__swbuf_r+0x64>
 8005584:	4621      	mov	r1, r4
 8005586:	4628      	mov	r0, r5
 8005588:	f000 fac0 	bl	8005b0c <_fflush_r>
 800558c:	b938      	cbnz	r0, 800559e <__swbuf_r+0x74>
 800558e:	4638      	mov	r0, r7
 8005590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005592:	4621      	mov	r1, r4
 8005594:	4628      	mov	r0, r5
 8005596:	f000 f805 	bl	80055a4 <__swsetup_r>
 800559a:	2800      	cmp	r0, #0
 800559c:	d0d5      	beq.n	800554a <__swbuf_r+0x20>
 800559e:	f04f 37ff 	mov.w	r7, #4294967295
 80055a2:	e7f4      	b.n	800558e <__swbuf_r+0x64>

080055a4 <__swsetup_r>:
 80055a4:	b538      	push	{r3, r4, r5, lr}
 80055a6:	4b2a      	ldr	r3, [pc, #168]	; (8005650 <__swsetup_r+0xac>)
 80055a8:	4605      	mov	r5, r0
 80055aa:	6818      	ldr	r0, [r3, #0]
 80055ac:	460c      	mov	r4, r1
 80055ae:	b118      	cbz	r0, 80055b8 <__swsetup_r+0x14>
 80055b0:	6a03      	ldr	r3, [r0, #32]
 80055b2:	b90b      	cbnz	r3, 80055b8 <__swsetup_r+0x14>
 80055b4:	f7ff fee4 	bl	8005380 <__sinit>
 80055b8:	89a3      	ldrh	r3, [r4, #12]
 80055ba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80055be:	0718      	lsls	r0, r3, #28
 80055c0:	d422      	bmi.n	8005608 <__swsetup_r+0x64>
 80055c2:	06d9      	lsls	r1, r3, #27
 80055c4:	d407      	bmi.n	80055d6 <__swsetup_r+0x32>
 80055c6:	2309      	movs	r3, #9
 80055c8:	602b      	str	r3, [r5, #0]
 80055ca:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80055ce:	81a3      	strh	r3, [r4, #12]
 80055d0:	f04f 30ff 	mov.w	r0, #4294967295
 80055d4:	e034      	b.n	8005640 <__swsetup_r+0x9c>
 80055d6:	0758      	lsls	r0, r3, #29
 80055d8:	d512      	bpl.n	8005600 <__swsetup_r+0x5c>
 80055da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80055dc:	b141      	cbz	r1, 80055f0 <__swsetup_r+0x4c>
 80055de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80055e2:	4299      	cmp	r1, r3
 80055e4:	d002      	beq.n	80055ec <__swsetup_r+0x48>
 80055e6:	4628      	mov	r0, r5
 80055e8:	f000 f912 	bl	8005810 <_free_r>
 80055ec:	2300      	movs	r3, #0
 80055ee:	6363      	str	r3, [r4, #52]	; 0x34
 80055f0:	89a3      	ldrh	r3, [r4, #12]
 80055f2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80055f6:	81a3      	strh	r3, [r4, #12]
 80055f8:	2300      	movs	r3, #0
 80055fa:	6063      	str	r3, [r4, #4]
 80055fc:	6923      	ldr	r3, [r4, #16]
 80055fe:	6023      	str	r3, [r4, #0]
 8005600:	89a3      	ldrh	r3, [r4, #12]
 8005602:	f043 0308 	orr.w	r3, r3, #8
 8005606:	81a3      	strh	r3, [r4, #12]
 8005608:	6923      	ldr	r3, [r4, #16]
 800560a:	b94b      	cbnz	r3, 8005620 <__swsetup_r+0x7c>
 800560c:	89a3      	ldrh	r3, [r4, #12]
 800560e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005612:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005616:	d003      	beq.n	8005620 <__swsetup_r+0x7c>
 8005618:	4621      	mov	r1, r4
 800561a:	4628      	mov	r0, r5
 800561c:	f000 fac4 	bl	8005ba8 <__smakebuf_r>
 8005620:	89a0      	ldrh	r0, [r4, #12]
 8005622:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005626:	f010 0301 	ands.w	r3, r0, #1
 800562a:	d00a      	beq.n	8005642 <__swsetup_r+0x9e>
 800562c:	2300      	movs	r3, #0
 800562e:	60a3      	str	r3, [r4, #8]
 8005630:	6963      	ldr	r3, [r4, #20]
 8005632:	425b      	negs	r3, r3
 8005634:	61a3      	str	r3, [r4, #24]
 8005636:	6923      	ldr	r3, [r4, #16]
 8005638:	b943      	cbnz	r3, 800564c <__swsetup_r+0xa8>
 800563a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800563e:	d1c4      	bne.n	80055ca <__swsetup_r+0x26>
 8005640:	bd38      	pop	{r3, r4, r5, pc}
 8005642:	0781      	lsls	r1, r0, #30
 8005644:	bf58      	it	pl
 8005646:	6963      	ldrpl	r3, [r4, #20]
 8005648:	60a3      	str	r3, [r4, #8]
 800564a:	e7f4      	b.n	8005636 <__swsetup_r+0x92>
 800564c:	2000      	movs	r0, #0
 800564e:	e7f7      	b.n	8005640 <__swsetup_r+0x9c>
 8005650:	20000068 	.word	0x20000068

08005654 <memset>:
 8005654:	4402      	add	r2, r0
 8005656:	4603      	mov	r3, r0
 8005658:	4293      	cmp	r3, r2
 800565a:	d100      	bne.n	800565e <memset+0xa>
 800565c:	4770      	bx	lr
 800565e:	f803 1b01 	strb.w	r1, [r3], #1
 8005662:	e7f9      	b.n	8005658 <memset+0x4>

08005664 <_close_r>:
 8005664:	b538      	push	{r3, r4, r5, lr}
 8005666:	4d06      	ldr	r5, [pc, #24]	; (8005680 <_close_r+0x1c>)
 8005668:	2300      	movs	r3, #0
 800566a:	4604      	mov	r4, r0
 800566c:	4608      	mov	r0, r1
 800566e:	602b      	str	r3, [r5, #0]
 8005670:	f7fb f9bb 	bl	80009ea <_close>
 8005674:	1c43      	adds	r3, r0, #1
 8005676:	d102      	bne.n	800567e <_close_r+0x1a>
 8005678:	682b      	ldr	r3, [r5, #0]
 800567a:	b103      	cbz	r3, 800567e <_close_r+0x1a>
 800567c:	6023      	str	r3, [r4, #0]
 800567e:	bd38      	pop	{r3, r4, r5, pc}
 8005680:	20004c40 	.word	0x20004c40

08005684 <_reclaim_reent>:
 8005684:	4b29      	ldr	r3, [pc, #164]	; (800572c <_reclaim_reent+0xa8>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4283      	cmp	r3, r0
 800568a:	b570      	push	{r4, r5, r6, lr}
 800568c:	4604      	mov	r4, r0
 800568e:	d04b      	beq.n	8005728 <_reclaim_reent+0xa4>
 8005690:	69c3      	ldr	r3, [r0, #28]
 8005692:	b143      	cbz	r3, 80056a6 <_reclaim_reent+0x22>
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d144      	bne.n	8005724 <_reclaim_reent+0xa0>
 800569a:	69e3      	ldr	r3, [r4, #28]
 800569c:	6819      	ldr	r1, [r3, #0]
 800569e:	b111      	cbz	r1, 80056a6 <_reclaim_reent+0x22>
 80056a0:	4620      	mov	r0, r4
 80056a2:	f000 f8b5 	bl	8005810 <_free_r>
 80056a6:	6961      	ldr	r1, [r4, #20]
 80056a8:	b111      	cbz	r1, 80056b0 <_reclaim_reent+0x2c>
 80056aa:	4620      	mov	r0, r4
 80056ac:	f000 f8b0 	bl	8005810 <_free_r>
 80056b0:	69e1      	ldr	r1, [r4, #28]
 80056b2:	b111      	cbz	r1, 80056ba <_reclaim_reent+0x36>
 80056b4:	4620      	mov	r0, r4
 80056b6:	f000 f8ab 	bl	8005810 <_free_r>
 80056ba:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80056bc:	b111      	cbz	r1, 80056c4 <_reclaim_reent+0x40>
 80056be:	4620      	mov	r0, r4
 80056c0:	f000 f8a6 	bl	8005810 <_free_r>
 80056c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80056c6:	b111      	cbz	r1, 80056ce <_reclaim_reent+0x4a>
 80056c8:	4620      	mov	r0, r4
 80056ca:	f000 f8a1 	bl	8005810 <_free_r>
 80056ce:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80056d0:	b111      	cbz	r1, 80056d8 <_reclaim_reent+0x54>
 80056d2:	4620      	mov	r0, r4
 80056d4:	f000 f89c 	bl	8005810 <_free_r>
 80056d8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80056da:	b111      	cbz	r1, 80056e2 <_reclaim_reent+0x5e>
 80056dc:	4620      	mov	r0, r4
 80056de:	f000 f897 	bl	8005810 <_free_r>
 80056e2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80056e4:	b111      	cbz	r1, 80056ec <_reclaim_reent+0x68>
 80056e6:	4620      	mov	r0, r4
 80056e8:	f000 f892 	bl	8005810 <_free_r>
 80056ec:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80056ee:	b111      	cbz	r1, 80056f6 <_reclaim_reent+0x72>
 80056f0:	4620      	mov	r0, r4
 80056f2:	f000 f88d 	bl	8005810 <_free_r>
 80056f6:	6a23      	ldr	r3, [r4, #32]
 80056f8:	b1b3      	cbz	r3, 8005728 <_reclaim_reent+0xa4>
 80056fa:	4620      	mov	r0, r4
 80056fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005700:	4718      	bx	r3
 8005702:	5949      	ldr	r1, [r1, r5]
 8005704:	b941      	cbnz	r1, 8005718 <_reclaim_reent+0x94>
 8005706:	3504      	adds	r5, #4
 8005708:	69e3      	ldr	r3, [r4, #28]
 800570a:	2d80      	cmp	r5, #128	; 0x80
 800570c:	68d9      	ldr	r1, [r3, #12]
 800570e:	d1f8      	bne.n	8005702 <_reclaim_reent+0x7e>
 8005710:	4620      	mov	r0, r4
 8005712:	f000 f87d 	bl	8005810 <_free_r>
 8005716:	e7c0      	b.n	800569a <_reclaim_reent+0x16>
 8005718:	680e      	ldr	r6, [r1, #0]
 800571a:	4620      	mov	r0, r4
 800571c:	f000 f878 	bl	8005810 <_free_r>
 8005720:	4631      	mov	r1, r6
 8005722:	e7ef      	b.n	8005704 <_reclaim_reent+0x80>
 8005724:	2500      	movs	r5, #0
 8005726:	e7ef      	b.n	8005708 <_reclaim_reent+0x84>
 8005728:	bd70      	pop	{r4, r5, r6, pc}
 800572a:	bf00      	nop
 800572c:	20000068 	.word	0x20000068

08005730 <_lseek_r>:
 8005730:	b538      	push	{r3, r4, r5, lr}
 8005732:	4d07      	ldr	r5, [pc, #28]	; (8005750 <_lseek_r+0x20>)
 8005734:	4604      	mov	r4, r0
 8005736:	4608      	mov	r0, r1
 8005738:	4611      	mov	r1, r2
 800573a:	2200      	movs	r2, #0
 800573c:	602a      	str	r2, [r5, #0]
 800573e:	461a      	mov	r2, r3
 8005740:	f7fb f97a 	bl	8000a38 <_lseek>
 8005744:	1c43      	adds	r3, r0, #1
 8005746:	d102      	bne.n	800574e <_lseek_r+0x1e>
 8005748:	682b      	ldr	r3, [r5, #0]
 800574a:	b103      	cbz	r3, 800574e <_lseek_r+0x1e>
 800574c:	6023      	str	r3, [r4, #0]
 800574e:	bd38      	pop	{r3, r4, r5, pc}
 8005750:	20004c40 	.word	0x20004c40

08005754 <_read_r>:
 8005754:	b538      	push	{r3, r4, r5, lr}
 8005756:	4d07      	ldr	r5, [pc, #28]	; (8005774 <_read_r+0x20>)
 8005758:	4604      	mov	r4, r0
 800575a:	4608      	mov	r0, r1
 800575c:	4611      	mov	r1, r2
 800575e:	2200      	movs	r2, #0
 8005760:	602a      	str	r2, [r5, #0]
 8005762:	461a      	mov	r2, r3
 8005764:	f7fb f908 	bl	8000978 <_read>
 8005768:	1c43      	adds	r3, r0, #1
 800576a:	d102      	bne.n	8005772 <_read_r+0x1e>
 800576c:	682b      	ldr	r3, [r5, #0]
 800576e:	b103      	cbz	r3, 8005772 <_read_r+0x1e>
 8005770:	6023      	str	r3, [r4, #0]
 8005772:	bd38      	pop	{r3, r4, r5, pc}
 8005774:	20004c40 	.word	0x20004c40

08005778 <_write_r>:
 8005778:	b538      	push	{r3, r4, r5, lr}
 800577a:	4d07      	ldr	r5, [pc, #28]	; (8005798 <_write_r+0x20>)
 800577c:	4604      	mov	r4, r0
 800577e:	4608      	mov	r0, r1
 8005780:	4611      	mov	r1, r2
 8005782:	2200      	movs	r2, #0
 8005784:	602a      	str	r2, [r5, #0]
 8005786:	461a      	mov	r2, r3
 8005788:	f7fb f913 	bl	80009b2 <_write>
 800578c:	1c43      	adds	r3, r0, #1
 800578e:	d102      	bne.n	8005796 <_write_r+0x1e>
 8005790:	682b      	ldr	r3, [r5, #0]
 8005792:	b103      	cbz	r3, 8005796 <_write_r+0x1e>
 8005794:	6023      	str	r3, [r4, #0]
 8005796:	bd38      	pop	{r3, r4, r5, pc}
 8005798:	20004c40 	.word	0x20004c40

0800579c <__errno>:
 800579c:	4b01      	ldr	r3, [pc, #4]	; (80057a4 <__errno+0x8>)
 800579e:	6818      	ldr	r0, [r3, #0]
 80057a0:	4770      	bx	lr
 80057a2:	bf00      	nop
 80057a4:	20000068 	.word	0x20000068

080057a8 <__libc_init_array>:
 80057a8:	b570      	push	{r4, r5, r6, lr}
 80057aa:	4d0d      	ldr	r5, [pc, #52]	; (80057e0 <__libc_init_array+0x38>)
 80057ac:	4c0d      	ldr	r4, [pc, #52]	; (80057e4 <__libc_init_array+0x3c>)
 80057ae:	1b64      	subs	r4, r4, r5
 80057b0:	10a4      	asrs	r4, r4, #2
 80057b2:	2600      	movs	r6, #0
 80057b4:	42a6      	cmp	r6, r4
 80057b6:	d109      	bne.n	80057cc <__libc_init_array+0x24>
 80057b8:	4d0b      	ldr	r5, [pc, #44]	; (80057e8 <__libc_init_array+0x40>)
 80057ba:	4c0c      	ldr	r4, [pc, #48]	; (80057ec <__libc_init_array+0x44>)
 80057bc:	f000 fa62 	bl	8005c84 <_init>
 80057c0:	1b64      	subs	r4, r4, r5
 80057c2:	10a4      	asrs	r4, r4, #2
 80057c4:	2600      	movs	r6, #0
 80057c6:	42a6      	cmp	r6, r4
 80057c8:	d105      	bne.n	80057d6 <__libc_init_array+0x2e>
 80057ca:	bd70      	pop	{r4, r5, r6, pc}
 80057cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80057d0:	4798      	blx	r3
 80057d2:	3601      	adds	r6, #1
 80057d4:	e7ee      	b.n	80057b4 <__libc_init_array+0xc>
 80057d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80057da:	4798      	blx	r3
 80057dc:	3601      	adds	r6, #1
 80057de:	e7f2      	b.n	80057c6 <__libc_init_array+0x1e>
 80057e0:	08005da0 	.word	0x08005da0
 80057e4:	08005da0 	.word	0x08005da0
 80057e8:	08005da0 	.word	0x08005da0
 80057ec:	08005da4 	.word	0x08005da4

080057f0 <__retarget_lock_acquire_recursive>:
 80057f0:	4770      	bx	lr

080057f2 <__retarget_lock_release_recursive>:
 80057f2:	4770      	bx	lr

080057f4 <memcpy>:
 80057f4:	440a      	add	r2, r1
 80057f6:	4291      	cmp	r1, r2
 80057f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80057fc:	d100      	bne.n	8005800 <memcpy+0xc>
 80057fe:	4770      	bx	lr
 8005800:	b510      	push	{r4, lr}
 8005802:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005806:	f803 4f01 	strb.w	r4, [r3, #1]!
 800580a:	4291      	cmp	r1, r2
 800580c:	d1f9      	bne.n	8005802 <memcpy+0xe>
 800580e:	bd10      	pop	{r4, pc}

08005810 <_free_r>:
 8005810:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005812:	2900      	cmp	r1, #0
 8005814:	d044      	beq.n	80058a0 <_free_r+0x90>
 8005816:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800581a:	9001      	str	r0, [sp, #4]
 800581c:	2b00      	cmp	r3, #0
 800581e:	f1a1 0404 	sub.w	r4, r1, #4
 8005822:	bfb8      	it	lt
 8005824:	18e4      	addlt	r4, r4, r3
 8005826:	f000 f8df 	bl	80059e8 <__malloc_lock>
 800582a:	4a1e      	ldr	r2, [pc, #120]	; (80058a4 <_free_r+0x94>)
 800582c:	9801      	ldr	r0, [sp, #4]
 800582e:	6813      	ldr	r3, [r2, #0]
 8005830:	b933      	cbnz	r3, 8005840 <_free_r+0x30>
 8005832:	6063      	str	r3, [r4, #4]
 8005834:	6014      	str	r4, [r2, #0]
 8005836:	b003      	add	sp, #12
 8005838:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800583c:	f000 b8da 	b.w	80059f4 <__malloc_unlock>
 8005840:	42a3      	cmp	r3, r4
 8005842:	d908      	bls.n	8005856 <_free_r+0x46>
 8005844:	6825      	ldr	r5, [r4, #0]
 8005846:	1961      	adds	r1, r4, r5
 8005848:	428b      	cmp	r3, r1
 800584a:	bf01      	itttt	eq
 800584c:	6819      	ldreq	r1, [r3, #0]
 800584e:	685b      	ldreq	r3, [r3, #4]
 8005850:	1949      	addeq	r1, r1, r5
 8005852:	6021      	streq	r1, [r4, #0]
 8005854:	e7ed      	b.n	8005832 <_free_r+0x22>
 8005856:	461a      	mov	r2, r3
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	b10b      	cbz	r3, 8005860 <_free_r+0x50>
 800585c:	42a3      	cmp	r3, r4
 800585e:	d9fa      	bls.n	8005856 <_free_r+0x46>
 8005860:	6811      	ldr	r1, [r2, #0]
 8005862:	1855      	adds	r5, r2, r1
 8005864:	42a5      	cmp	r5, r4
 8005866:	d10b      	bne.n	8005880 <_free_r+0x70>
 8005868:	6824      	ldr	r4, [r4, #0]
 800586a:	4421      	add	r1, r4
 800586c:	1854      	adds	r4, r2, r1
 800586e:	42a3      	cmp	r3, r4
 8005870:	6011      	str	r1, [r2, #0]
 8005872:	d1e0      	bne.n	8005836 <_free_r+0x26>
 8005874:	681c      	ldr	r4, [r3, #0]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	6053      	str	r3, [r2, #4]
 800587a:	440c      	add	r4, r1
 800587c:	6014      	str	r4, [r2, #0]
 800587e:	e7da      	b.n	8005836 <_free_r+0x26>
 8005880:	d902      	bls.n	8005888 <_free_r+0x78>
 8005882:	230c      	movs	r3, #12
 8005884:	6003      	str	r3, [r0, #0]
 8005886:	e7d6      	b.n	8005836 <_free_r+0x26>
 8005888:	6825      	ldr	r5, [r4, #0]
 800588a:	1961      	adds	r1, r4, r5
 800588c:	428b      	cmp	r3, r1
 800588e:	bf04      	itt	eq
 8005890:	6819      	ldreq	r1, [r3, #0]
 8005892:	685b      	ldreq	r3, [r3, #4]
 8005894:	6063      	str	r3, [r4, #4]
 8005896:	bf04      	itt	eq
 8005898:	1949      	addeq	r1, r1, r5
 800589a:	6021      	streq	r1, [r4, #0]
 800589c:	6054      	str	r4, [r2, #4]
 800589e:	e7ca      	b.n	8005836 <_free_r+0x26>
 80058a0:	b003      	add	sp, #12
 80058a2:	bd30      	pop	{r4, r5, pc}
 80058a4:	20004c48 	.word	0x20004c48

080058a8 <sbrk_aligned>:
 80058a8:	b570      	push	{r4, r5, r6, lr}
 80058aa:	4e0e      	ldr	r6, [pc, #56]	; (80058e4 <sbrk_aligned+0x3c>)
 80058ac:	460c      	mov	r4, r1
 80058ae:	6831      	ldr	r1, [r6, #0]
 80058b0:	4605      	mov	r5, r0
 80058b2:	b911      	cbnz	r1, 80058ba <sbrk_aligned+0x12>
 80058b4:	f000 f9d6 	bl	8005c64 <_sbrk_r>
 80058b8:	6030      	str	r0, [r6, #0]
 80058ba:	4621      	mov	r1, r4
 80058bc:	4628      	mov	r0, r5
 80058be:	f000 f9d1 	bl	8005c64 <_sbrk_r>
 80058c2:	1c43      	adds	r3, r0, #1
 80058c4:	d00a      	beq.n	80058dc <sbrk_aligned+0x34>
 80058c6:	1cc4      	adds	r4, r0, #3
 80058c8:	f024 0403 	bic.w	r4, r4, #3
 80058cc:	42a0      	cmp	r0, r4
 80058ce:	d007      	beq.n	80058e0 <sbrk_aligned+0x38>
 80058d0:	1a21      	subs	r1, r4, r0
 80058d2:	4628      	mov	r0, r5
 80058d4:	f000 f9c6 	bl	8005c64 <_sbrk_r>
 80058d8:	3001      	adds	r0, #1
 80058da:	d101      	bne.n	80058e0 <sbrk_aligned+0x38>
 80058dc:	f04f 34ff 	mov.w	r4, #4294967295
 80058e0:	4620      	mov	r0, r4
 80058e2:	bd70      	pop	{r4, r5, r6, pc}
 80058e4:	20004c4c 	.word	0x20004c4c

080058e8 <_malloc_r>:
 80058e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058ec:	1ccd      	adds	r5, r1, #3
 80058ee:	f025 0503 	bic.w	r5, r5, #3
 80058f2:	3508      	adds	r5, #8
 80058f4:	2d0c      	cmp	r5, #12
 80058f6:	bf38      	it	cc
 80058f8:	250c      	movcc	r5, #12
 80058fa:	2d00      	cmp	r5, #0
 80058fc:	4607      	mov	r7, r0
 80058fe:	db01      	blt.n	8005904 <_malloc_r+0x1c>
 8005900:	42a9      	cmp	r1, r5
 8005902:	d905      	bls.n	8005910 <_malloc_r+0x28>
 8005904:	230c      	movs	r3, #12
 8005906:	603b      	str	r3, [r7, #0]
 8005908:	2600      	movs	r6, #0
 800590a:	4630      	mov	r0, r6
 800590c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005910:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80059e4 <_malloc_r+0xfc>
 8005914:	f000 f868 	bl	80059e8 <__malloc_lock>
 8005918:	f8d8 3000 	ldr.w	r3, [r8]
 800591c:	461c      	mov	r4, r3
 800591e:	bb5c      	cbnz	r4, 8005978 <_malloc_r+0x90>
 8005920:	4629      	mov	r1, r5
 8005922:	4638      	mov	r0, r7
 8005924:	f7ff ffc0 	bl	80058a8 <sbrk_aligned>
 8005928:	1c43      	adds	r3, r0, #1
 800592a:	4604      	mov	r4, r0
 800592c:	d155      	bne.n	80059da <_malloc_r+0xf2>
 800592e:	f8d8 4000 	ldr.w	r4, [r8]
 8005932:	4626      	mov	r6, r4
 8005934:	2e00      	cmp	r6, #0
 8005936:	d145      	bne.n	80059c4 <_malloc_r+0xdc>
 8005938:	2c00      	cmp	r4, #0
 800593a:	d048      	beq.n	80059ce <_malloc_r+0xe6>
 800593c:	6823      	ldr	r3, [r4, #0]
 800593e:	4631      	mov	r1, r6
 8005940:	4638      	mov	r0, r7
 8005942:	eb04 0903 	add.w	r9, r4, r3
 8005946:	f000 f98d 	bl	8005c64 <_sbrk_r>
 800594a:	4581      	cmp	r9, r0
 800594c:	d13f      	bne.n	80059ce <_malloc_r+0xe6>
 800594e:	6821      	ldr	r1, [r4, #0]
 8005950:	1a6d      	subs	r5, r5, r1
 8005952:	4629      	mov	r1, r5
 8005954:	4638      	mov	r0, r7
 8005956:	f7ff ffa7 	bl	80058a8 <sbrk_aligned>
 800595a:	3001      	adds	r0, #1
 800595c:	d037      	beq.n	80059ce <_malloc_r+0xe6>
 800595e:	6823      	ldr	r3, [r4, #0]
 8005960:	442b      	add	r3, r5
 8005962:	6023      	str	r3, [r4, #0]
 8005964:	f8d8 3000 	ldr.w	r3, [r8]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d038      	beq.n	80059de <_malloc_r+0xf6>
 800596c:	685a      	ldr	r2, [r3, #4]
 800596e:	42a2      	cmp	r2, r4
 8005970:	d12b      	bne.n	80059ca <_malloc_r+0xe2>
 8005972:	2200      	movs	r2, #0
 8005974:	605a      	str	r2, [r3, #4]
 8005976:	e00f      	b.n	8005998 <_malloc_r+0xb0>
 8005978:	6822      	ldr	r2, [r4, #0]
 800597a:	1b52      	subs	r2, r2, r5
 800597c:	d41f      	bmi.n	80059be <_malloc_r+0xd6>
 800597e:	2a0b      	cmp	r2, #11
 8005980:	d917      	bls.n	80059b2 <_malloc_r+0xca>
 8005982:	1961      	adds	r1, r4, r5
 8005984:	42a3      	cmp	r3, r4
 8005986:	6025      	str	r5, [r4, #0]
 8005988:	bf18      	it	ne
 800598a:	6059      	strne	r1, [r3, #4]
 800598c:	6863      	ldr	r3, [r4, #4]
 800598e:	bf08      	it	eq
 8005990:	f8c8 1000 	streq.w	r1, [r8]
 8005994:	5162      	str	r2, [r4, r5]
 8005996:	604b      	str	r3, [r1, #4]
 8005998:	4638      	mov	r0, r7
 800599a:	f104 060b 	add.w	r6, r4, #11
 800599e:	f000 f829 	bl	80059f4 <__malloc_unlock>
 80059a2:	f026 0607 	bic.w	r6, r6, #7
 80059a6:	1d23      	adds	r3, r4, #4
 80059a8:	1af2      	subs	r2, r6, r3
 80059aa:	d0ae      	beq.n	800590a <_malloc_r+0x22>
 80059ac:	1b9b      	subs	r3, r3, r6
 80059ae:	50a3      	str	r3, [r4, r2]
 80059b0:	e7ab      	b.n	800590a <_malloc_r+0x22>
 80059b2:	42a3      	cmp	r3, r4
 80059b4:	6862      	ldr	r2, [r4, #4]
 80059b6:	d1dd      	bne.n	8005974 <_malloc_r+0x8c>
 80059b8:	f8c8 2000 	str.w	r2, [r8]
 80059bc:	e7ec      	b.n	8005998 <_malloc_r+0xb0>
 80059be:	4623      	mov	r3, r4
 80059c0:	6864      	ldr	r4, [r4, #4]
 80059c2:	e7ac      	b.n	800591e <_malloc_r+0x36>
 80059c4:	4634      	mov	r4, r6
 80059c6:	6876      	ldr	r6, [r6, #4]
 80059c8:	e7b4      	b.n	8005934 <_malloc_r+0x4c>
 80059ca:	4613      	mov	r3, r2
 80059cc:	e7cc      	b.n	8005968 <_malloc_r+0x80>
 80059ce:	230c      	movs	r3, #12
 80059d0:	603b      	str	r3, [r7, #0]
 80059d2:	4638      	mov	r0, r7
 80059d4:	f000 f80e 	bl	80059f4 <__malloc_unlock>
 80059d8:	e797      	b.n	800590a <_malloc_r+0x22>
 80059da:	6025      	str	r5, [r4, #0]
 80059dc:	e7dc      	b.n	8005998 <_malloc_r+0xb0>
 80059de:	605b      	str	r3, [r3, #4]
 80059e0:	deff      	udf	#255	; 0xff
 80059e2:	bf00      	nop
 80059e4:	20004c48 	.word	0x20004c48

080059e8 <__malloc_lock>:
 80059e8:	4801      	ldr	r0, [pc, #4]	; (80059f0 <__malloc_lock+0x8>)
 80059ea:	f7ff bf01 	b.w	80057f0 <__retarget_lock_acquire_recursive>
 80059ee:	bf00      	nop
 80059f0:	20004c44 	.word	0x20004c44

080059f4 <__malloc_unlock>:
 80059f4:	4801      	ldr	r0, [pc, #4]	; (80059fc <__malloc_unlock+0x8>)
 80059f6:	f7ff befc 	b.w	80057f2 <__retarget_lock_release_recursive>
 80059fa:	bf00      	nop
 80059fc:	20004c44 	.word	0x20004c44

08005a00 <__sflush_r>:
 8005a00:	898a      	ldrh	r2, [r1, #12]
 8005a02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a06:	4605      	mov	r5, r0
 8005a08:	0710      	lsls	r0, r2, #28
 8005a0a:	460c      	mov	r4, r1
 8005a0c:	d458      	bmi.n	8005ac0 <__sflush_r+0xc0>
 8005a0e:	684b      	ldr	r3, [r1, #4]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	dc05      	bgt.n	8005a20 <__sflush_r+0x20>
 8005a14:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	dc02      	bgt.n	8005a20 <__sflush_r+0x20>
 8005a1a:	2000      	movs	r0, #0
 8005a1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a22:	2e00      	cmp	r6, #0
 8005a24:	d0f9      	beq.n	8005a1a <__sflush_r+0x1a>
 8005a26:	2300      	movs	r3, #0
 8005a28:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005a2c:	682f      	ldr	r7, [r5, #0]
 8005a2e:	6a21      	ldr	r1, [r4, #32]
 8005a30:	602b      	str	r3, [r5, #0]
 8005a32:	d032      	beq.n	8005a9a <__sflush_r+0x9a>
 8005a34:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005a36:	89a3      	ldrh	r3, [r4, #12]
 8005a38:	075a      	lsls	r2, r3, #29
 8005a3a:	d505      	bpl.n	8005a48 <__sflush_r+0x48>
 8005a3c:	6863      	ldr	r3, [r4, #4]
 8005a3e:	1ac0      	subs	r0, r0, r3
 8005a40:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005a42:	b10b      	cbz	r3, 8005a48 <__sflush_r+0x48>
 8005a44:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a46:	1ac0      	subs	r0, r0, r3
 8005a48:	2300      	movs	r3, #0
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a4e:	6a21      	ldr	r1, [r4, #32]
 8005a50:	4628      	mov	r0, r5
 8005a52:	47b0      	blx	r6
 8005a54:	1c43      	adds	r3, r0, #1
 8005a56:	89a3      	ldrh	r3, [r4, #12]
 8005a58:	d106      	bne.n	8005a68 <__sflush_r+0x68>
 8005a5a:	6829      	ldr	r1, [r5, #0]
 8005a5c:	291d      	cmp	r1, #29
 8005a5e:	d82b      	bhi.n	8005ab8 <__sflush_r+0xb8>
 8005a60:	4a29      	ldr	r2, [pc, #164]	; (8005b08 <__sflush_r+0x108>)
 8005a62:	410a      	asrs	r2, r1
 8005a64:	07d6      	lsls	r6, r2, #31
 8005a66:	d427      	bmi.n	8005ab8 <__sflush_r+0xb8>
 8005a68:	2200      	movs	r2, #0
 8005a6a:	6062      	str	r2, [r4, #4]
 8005a6c:	04d9      	lsls	r1, r3, #19
 8005a6e:	6922      	ldr	r2, [r4, #16]
 8005a70:	6022      	str	r2, [r4, #0]
 8005a72:	d504      	bpl.n	8005a7e <__sflush_r+0x7e>
 8005a74:	1c42      	adds	r2, r0, #1
 8005a76:	d101      	bne.n	8005a7c <__sflush_r+0x7c>
 8005a78:	682b      	ldr	r3, [r5, #0]
 8005a7a:	b903      	cbnz	r3, 8005a7e <__sflush_r+0x7e>
 8005a7c:	6560      	str	r0, [r4, #84]	; 0x54
 8005a7e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a80:	602f      	str	r7, [r5, #0]
 8005a82:	2900      	cmp	r1, #0
 8005a84:	d0c9      	beq.n	8005a1a <__sflush_r+0x1a>
 8005a86:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005a8a:	4299      	cmp	r1, r3
 8005a8c:	d002      	beq.n	8005a94 <__sflush_r+0x94>
 8005a8e:	4628      	mov	r0, r5
 8005a90:	f7ff febe 	bl	8005810 <_free_r>
 8005a94:	2000      	movs	r0, #0
 8005a96:	6360      	str	r0, [r4, #52]	; 0x34
 8005a98:	e7c0      	b.n	8005a1c <__sflush_r+0x1c>
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	4628      	mov	r0, r5
 8005a9e:	47b0      	blx	r6
 8005aa0:	1c41      	adds	r1, r0, #1
 8005aa2:	d1c8      	bne.n	8005a36 <__sflush_r+0x36>
 8005aa4:	682b      	ldr	r3, [r5, #0]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d0c5      	beq.n	8005a36 <__sflush_r+0x36>
 8005aaa:	2b1d      	cmp	r3, #29
 8005aac:	d001      	beq.n	8005ab2 <__sflush_r+0xb2>
 8005aae:	2b16      	cmp	r3, #22
 8005ab0:	d101      	bne.n	8005ab6 <__sflush_r+0xb6>
 8005ab2:	602f      	str	r7, [r5, #0]
 8005ab4:	e7b1      	b.n	8005a1a <__sflush_r+0x1a>
 8005ab6:	89a3      	ldrh	r3, [r4, #12]
 8005ab8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005abc:	81a3      	strh	r3, [r4, #12]
 8005abe:	e7ad      	b.n	8005a1c <__sflush_r+0x1c>
 8005ac0:	690f      	ldr	r7, [r1, #16]
 8005ac2:	2f00      	cmp	r7, #0
 8005ac4:	d0a9      	beq.n	8005a1a <__sflush_r+0x1a>
 8005ac6:	0793      	lsls	r3, r2, #30
 8005ac8:	680e      	ldr	r6, [r1, #0]
 8005aca:	bf08      	it	eq
 8005acc:	694b      	ldreq	r3, [r1, #20]
 8005ace:	600f      	str	r7, [r1, #0]
 8005ad0:	bf18      	it	ne
 8005ad2:	2300      	movne	r3, #0
 8005ad4:	eba6 0807 	sub.w	r8, r6, r7
 8005ad8:	608b      	str	r3, [r1, #8]
 8005ada:	f1b8 0f00 	cmp.w	r8, #0
 8005ade:	dd9c      	ble.n	8005a1a <__sflush_r+0x1a>
 8005ae0:	6a21      	ldr	r1, [r4, #32]
 8005ae2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005ae4:	4643      	mov	r3, r8
 8005ae6:	463a      	mov	r2, r7
 8005ae8:	4628      	mov	r0, r5
 8005aea:	47b0      	blx	r6
 8005aec:	2800      	cmp	r0, #0
 8005aee:	dc06      	bgt.n	8005afe <__sflush_r+0xfe>
 8005af0:	89a3      	ldrh	r3, [r4, #12]
 8005af2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005af6:	81a3      	strh	r3, [r4, #12]
 8005af8:	f04f 30ff 	mov.w	r0, #4294967295
 8005afc:	e78e      	b.n	8005a1c <__sflush_r+0x1c>
 8005afe:	4407      	add	r7, r0
 8005b00:	eba8 0800 	sub.w	r8, r8, r0
 8005b04:	e7e9      	b.n	8005ada <__sflush_r+0xda>
 8005b06:	bf00      	nop
 8005b08:	dfbffffe 	.word	0xdfbffffe

08005b0c <_fflush_r>:
 8005b0c:	b538      	push	{r3, r4, r5, lr}
 8005b0e:	690b      	ldr	r3, [r1, #16]
 8005b10:	4605      	mov	r5, r0
 8005b12:	460c      	mov	r4, r1
 8005b14:	b913      	cbnz	r3, 8005b1c <_fflush_r+0x10>
 8005b16:	2500      	movs	r5, #0
 8005b18:	4628      	mov	r0, r5
 8005b1a:	bd38      	pop	{r3, r4, r5, pc}
 8005b1c:	b118      	cbz	r0, 8005b26 <_fflush_r+0x1a>
 8005b1e:	6a03      	ldr	r3, [r0, #32]
 8005b20:	b90b      	cbnz	r3, 8005b26 <_fflush_r+0x1a>
 8005b22:	f7ff fc2d 	bl	8005380 <__sinit>
 8005b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d0f3      	beq.n	8005b16 <_fflush_r+0xa>
 8005b2e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005b30:	07d0      	lsls	r0, r2, #31
 8005b32:	d404      	bmi.n	8005b3e <_fflush_r+0x32>
 8005b34:	0599      	lsls	r1, r3, #22
 8005b36:	d402      	bmi.n	8005b3e <_fflush_r+0x32>
 8005b38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b3a:	f7ff fe59 	bl	80057f0 <__retarget_lock_acquire_recursive>
 8005b3e:	4628      	mov	r0, r5
 8005b40:	4621      	mov	r1, r4
 8005b42:	f7ff ff5d 	bl	8005a00 <__sflush_r>
 8005b46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b48:	07da      	lsls	r2, r3, #31
 8005b4a:	4605      	mov	r5, r0
 8005b4c:	d4e4      	bmi.n	8005b18 <_fflush_r+0xc>
 8005b4e:	89a3      	ldrh	r3, [r4, #12]
 8005b50:	059b      	lsls	r3, r3, #22
 8005b52:	d4e1      	bmi.n	8005b18 <_fflush_r+0xc>
 8005b54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b56:	f7ff fe4c 	bl	80057f2 <__retarget_lock_release_recursive>
 8005b5a:	e7dd      	b.n	8005b18 <_fflush_r+0xc>

08005b5c <__swhatbuf_r>:
 8005b5c:	b570      	push	{r4, r5, r6, lr}
 8005b5e:	460c      	mov	r4, r1
 8005b60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b64:	2900      	cmp	r1, #0
 8005b66:	b096      	sub	sp, #88	; 0x58
 8005b68:	4615      	mov	r5, r2
 8005b6a:	461e      	mov	r6, r3
 8005b6c:	da0d      	bge.n	8005b8a <__swhatbuf_r+0x2e>
 8005b6e:	89a3      	ldrh	r3, [r4, #12]
 8005b70:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005b74:	f04f 0100 	mov.w	r1, #0
 8005b78:	bf0c      	ite	eq
 8005b7a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005b7e:	2340      	movne	r3, #64	; 0x40
 8005b80:	2000      	movs	r0, #0
 8005b82:	6031      	str	r1, [r6, #0]
 8005b84:	602b      	str	r3, [r5, #0]
 8005b86:	b016      	add	sp, #88	; 0x58
 8005b88:	bd70      	pop	{r4, r5, r6, pc}
 8005b8a:	466a      	mov	r2, sp
 8005b8c:	f000 f848 	bl	8005c20 <_fstat_r>
 8005b90:	2800      	cmp	r0, #0
 8005b92:	dbec      	blt.n	8005b6e <__swhatbuf_r+0x12>
 8005b94:	9901      	ldr	r1, [sp, #4]
 8005b96:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005b9a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005b9e:	4259      	negs	r1, r3
 8005ba0:	4159      	adcs	r1, r3
 8005ba2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ba6:	e7eb      	b.n	8005b80 <__swhatbuf_r+0x24>

08005ba8 <__smakebuf_r>:
 8005ba8:	898b      	ldrh	r3, [r1, #12]
 8005baa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005bac:	079d      	lsls	r5, r3, #30
 8005bae:	4606      	mov	r6, r0
 8005bb0:	460c      	mov	r4, r1
 8005bb2:	d507      	bpl.n	8005bc4 <__smakebuf_r+0x1c>
 8005bb4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005bb8:	6023      	str	r3, [r4, #0]
 8005bba:	6123      	str	r3, [r4, #16]
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	6163      	str	r3, [r4, #20]
 8005bc0:	b002      	add	sp, #8
 8005bc2:	bd70      	pop	{r4, r5, r6, pc}
 8005bc4:	ab01      	add	r3, sp, #4
 8005bc6:	466a      	mov	r2, sp
 8005bc8:	f7ff ffc8 	bl	8005b5c <__swhatbuf_r>
 8005bcc:	9900      	ldr	r1, [sp, #0]
 8005bce:	4605      	mov	r5, r0
 8005bd0:	4630      	mov	r0, r6
 8005bd2:	f7ff fe89 	bl	80058e8 <_malloc_r>
 8005bd6:	b948      	cbnz	r0, 8005bec <__smakebuf_r+0x44>
 8005bd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bdc:	059a      	lsls	r2, r3, #22
 8005bde:	d4ef      	bmi.n	8005bc0 <__smakebuf_r+0x18>
 8005be0:	f023 0303 	bic.w	r3, r3, #3
 8005be4:	f043 0302 	orr.w	r3, r3, #2
 8005be8:	81a3      	strh	r3, [r4, #12]
 8005bea:	e7e3      	b.n	8005bb4 <__smakebuf_r+0xc>
 8005bec:	89a3      	ldrh	r3, [r4, #12]
 8005bee:	6020      	str	r0, [r4, #0]
 8005bf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bf4:	81a3      	strh	r3, [r4, #12]
 8005bf6:	9b00      	ldr	r3, [sp, #0]
 8005bf8:	6163      	str	r3, [r4, #20]
 8005bfa:	9b01      	ldr	r3, [sp, #4]
 8005bfc:	6120      	str	r0, [r4, #16]
 8005bfe:	b15b      	cbz	r3, 8005c18 <__smakebuf_r+0x70>
 8005c00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c04:	4630      	mov	r0, r6
 8005c06:	f000 f81d 	bl	8005c44 <_isatty_r>
 8005c0a:	b128      	cbz	r0, 8005c18 <__smakebuf_r+0x70>
 8005c0c:	89a3      	ldrh	r3, [r4, #12]
 8005c0e:	f023 0303 	bic.w	r3, r3, #3
 8005c12:	f043 0301 	orr.w	r3, r3, #1
 8005c16:	81a3      	strh	r3, [r4, #12]
 8005c18:	89a3      	ldrh	r3, [r4, #12]
 8005c1a:	431d      	orrs	r5, r3
 8005c1c:	81a5      	strh	r5, [r4, #12]
 8005c1e:	e7cf      	b.n	8005bc0 <__smakebuf_r+0x18>

08005c20 <_fstat_r>:
 8005c20:	b538      	push	{r3, r4, r5, lr}
 8005c22:	4d07      	ldr	r5, [pc, #28]	; (8005c40 <_fstat_r+0x20>)
 8005c24:	2300      	movs	r3, #0
 8005c26:	4604      	mov	r4, r0
 8005c28:	4608      	mov	r0, r1
 8005c2a:	4611      	mov	r1, r2
 8005c2c:	602b      	str	r3, [r5, #0]
 8005c2e:	f7fa fee8 	bl	8000a02 <_fstat>
 8005c32:	1c43      	adds	r3, r0, #1
 8005c34:	d102      	bne.n	8005c3c <_fstat_r+0x1c>
 8005c36:	682b      	ldr	r3, [r5, #0]
 8005c38:	b103      	cbz	r3, 8005c3c <_fstat_r+0x1c>
 8005c3a:	6023      	str	r3, [r4, #0]
 8005c3c:	bd38      	pop	{r3, r4, r5, pc}
 8005c3e:	bf00      	nop
 8005c40:	20004c40 	.word	0x20004c40

08005c44 <_isatty_r>:
 8005c44:	b538      	push	{r3, r4, r5, lr}
 8005c46:	4d06      	ldr	r5, [pc, #24]	; (8005c60 <_isatty_r+0x1c>)
 8005c48:	2300      	movs	r3, #0
 8005c4a:	4604      	mov	r4, r0
 8005c4c:	4608      	mov	r0, r1
 8005c4e:	602b      	str	r3, [r5, #0]
 8005c50:	f7fa fee7 	bl	8000a22 <_isatty>
 8005c54:	1c43      	adds	r3, r0, #1
 8005c56:	d102      	bne.n	8005c5e <_isatty_r+0x1a>
 8005c58:	682b      	ldr	r3, [r5, #0]
 8005c5a:	b103      	cbz	r3, 8005c5e <_isatty_r+0x1a>
 8005c5c:	6023      	str	r3, [r4, #0]
 8005c5e:	bd38      	pop	{r3, r4, r5, pc}
 8005c60:	20004c40 	.word	0x20004c40

08005c64 <_sbrk_r>:
 8005c64:	b538      	push	{r3, r4, r5, lr}
 8005c66:	4d06      	ldr	r5, [pc, #24]	; (8005c80 <_sbrk_r+0x1c>)
 8005c68:	2300      	movs	r3, #0
 8005c6a:	4604      	mov	r4, r0
 8005c6c:	4608      	mov	r0, r1
 8005c6e:	602b      	str	r3, [r5, #0]
 8005c70:	f7fa fef0 	bl	8000a54 <_sbrk>
 8005c74:	1c43      	adds	r3, r0, #1
 8005c76:	d102      	bne.n	8005c7e <_sbrk_r+0x1a>
 8005c78:	682b      	ldr	r3, [r5, #0]
 8005c7a:	b103      	cbz	r3, 8005c7e <_sbrk_r+0x1a>
 8005c7c:	6023      	str	r3, [r4, #0]
 8005c7e:	bd38      	pop	{r3, r4, r5, pc}
 8005c80:	20004c40 	.word	0x20004c40

08005c84 <_init>:
 8005c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c86:	bf00      	nop
 8005c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c8a:	bc08      	pop	{r3}
 8005c8c:	469e      	mov	lr, r3
 8005c8e:	4770      	bx	lr

08005c90 <_fini>:
 8005c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c92:	bf00      	nop
 8005c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c96:	bc08      	pop	{r3}
 8005c98:	469e      	mov	lr, r3
 8005c9a:	4770      	bx	lr
