
04_EDF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a738  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  0800a848  0800a848  0000b848  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad44  0800ad44  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ad44  0800ad44  0000bd44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad4c  0800ad4c  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad4c  0800ad4c  0000bd4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ad50  0800ad50  0000bd50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800ad54  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ca8  200001d8  0800af2c  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002e80  0800af2c  0000ce80  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001abeb  00000000  00000000  0000c201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b8f  00000000  00000000  00026dec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001920  00000000  00000000  0002a980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013a4  00000000  00000000  0002c2a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b0f6  00000000  00000000  0002d644  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bd16  00000000  00000000  0004873a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e2b4  00000000  00000000  00064450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00102704  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c1c  00000000  00000000  00102748  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  0010a364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a830 	.word	0x0800a830

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	0800a830 	.word	0x0800a830

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_f2iz>:
 8001030:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001034:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001038:	d30f      	bcc.n	800105a <__aeabi_f2iz+0x2a>
 800103a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800103e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001042:	d90d      	bls.n	8001060 <__aeabi_f2iz+0x30>
 8001044:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001048:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800104c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001050:	fa23 f002 	lsr.w	r0, r3, r2
 8001054:	bf18      	it	ne
 8001056:	4240      	negne	r0, r0
 8001058:	4770      	bx	lr
 800105a:	f04f 0000 	mov.w	r0, #0
 800105e:	4770      	bx	lr
 8001060:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001064:	d101      	bne.n	800106a <__aeabi_f2iz+0x3a>
 8001066:	0242      	lsls	r2, r0, #9
 8001068:	d105      	bne.n	8001076 <__aeabi_f2iz+0x46>
 800106a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800106e:	bf08      	it	eq
 8001070:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001074:	4770      	bx	lr
 8001076:	f04f 0000 	mov.w	r0, #0
 800107a:	4770      	bx	lr

0800107c <CLCD_Delay>:
******************************************************************************************************************/
#include "CLCD_I2C.h"

//************************** Low Level Function ****************************************************************//
static void CLCD_Delay(uint16_t Time)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(Time);
 8001086:	88fb      	ldrh	r3, [r7, #6]
 8001088:	4618      	mov	r0, r3
 800108a:	f001 f951 	bl	8002330 <HAL_Delay>
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <CLCD_WriteI2C>:
static void CLCD_WriteI2C(CLCD_I2C_Name* LCD, uint8_t Data, uint8_t Mode)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b086      	sub	sp, #24
 800109a:	af02      	add	r7, sp, #8
 800109c:	6078      	str	r0, [r7, #4]
 800109e:	460b      	mov	r3, r1
 80010a0:	70fb      	strb	r3, [r7, #3]
 80010a2:	4613      	mov	r3, r2
 80010a4:	70bb      	strb	r3, [r7, #2]
	char Data_H;
	char Data_L;
	uint8_t Data_I2C[4];
	Data_H = Data&0xF0;
 80010a6:	78fb      	ldrb	r3, [r7, #3]
 80010a8:	f023 030f 	bic.w	r3, r3, #15
 80010ac:	73fb      	strb	r3, [r7, #15]
	Data_L = (Data<<4)&0xF0;
 80010ae:	78fb      	ldrb	r3, [r7, #3]
 80010b0:	011b      	lsls	r3, r3, #4
 80010b2:	73bb      	strb	r3, [r7, #14]
	if(LCD->BACKLIGHT)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	7adb      	ldrb	r3, [r3, #11]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d007      	beq.n	80010cc <CLCD_WriteI2C+0x36>
	{
		Data_H |= LCD_BACKLIGHT; 
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
 80010be:	f043 0308 	orr.w	r3, r3, #8
 80010c2:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_BACKLIGHT; 
 80010c4:	7bbb      	ldrb	r3, [r7, #14]
 80010c6:	f043 0308 	orr.w	r3, r3, #8
 80010ca:	73bb      	strb	r3, [r7, #14]
	}
	if(Mode == CLCD_DATA)
 80010cc:	78bb      	ldrb	r3, [r7, #2]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d108      	bne.n	80010e4 <CLCD_WriteI2C+0x4e>
	{
		Data_H |= LCD_RS;
 80010d2:	7bfb      	ldrb	r3, [r7, #15]
 80010d4:	f043 0301 	orr.w	r3, r3, #1
 80010d8:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_RS;
 80010da:	7bbb      	ldrb	r3, [r7, #14]
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	73bb      	strb	r3, [r7, #14]
 80010e2:	e00a      	b.n	80010fa <CLCD_WriteI2C+0x64>
	}
	else if(Mode == CLCD_COMMAND)
 80010e4:	78bb      	ldrb	r3, [r7, #2]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d107      	bne.n	80010fa <CLCD_WriteI2C+0x64>
	{
		Data_H &= ~LCD_RS;
 80010ea:	7bfb      	ldrb	r3, [r7, #15]
 80010ec:	f023 0301 	bic.w	r3, r3, #1
 80010f0:	73fb      	strb	r3, [r7, #15]
		Data_L &= ~LCD_RS;
 80010f2:	7bbb      	ldrb	r3, [r7, #14]
 80010f4:	f023 0301 	bic.w	r3, r3, #1
 80010f8:	73bb      	strb	r3, [r7, #14]
	}
	Data_I2C[0] = Data_H|LCD_EN;
 80010fa:	7bfb      	ldrb	r3, [r7, #15]
 80010fc:	f043 0304 	orr.w	r3, r3, #4
 8001100:	b2db      	uxtb	r3, r3
 8001102:	723b      	strb	r3, [r7, #8]
	CLCD_Delay(1);
 8001104:	2001      	movs	r0, #1
 8001106:	f7ff ffb9 	bl	800107c <CLCD_Delay>
	Data_I2C[1] = Data_H;
 800110a:	7bfb      	ldrb	r3, [r7, #15]
 800110c:	727b      	strb	r3, [r7, #9]
	Data_I2C[2] = Data_L|LCD_EN;
 800110e:	7bbb      	ldrb	r3, [r7, #14]
 8001110:	f043 0304 	orr.w	r3, r3, #4
 8001114:	b2db      	uxtb	r3, r3
 8001116:	72bb      	strb	r3, [r7, #10]
	CLCD_Delay(1);
 8001118:	2001      	movs	r0, #1
 800111a:	f7ff ffaf 	bl	800107c <CLCD_Delay>
	Data_I2C[3] = Data_L;
 800111e:	7bbb      	ldrb	r3, [r7, #14]
 8001120:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(LCD->I2C, LCD->ADDRESS, (uint8_t *)Data_I2C, sizeof(Data_I2C), 1000);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6818      	ldr	r0, [r3, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	791b      	ldrb	r3, [r3, #4]
 800112a:	4619      	mov	r1, r3
 800112c:	f107 0208 	add.w	r2, r7, #8
 8001130:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	2304      	movs	r3, #4
 8001138:	f002 f91e 	bl	8003378 <HAL_I2C_Master_Transmit>
}
 800113c:	bf00      	nop
 800113e:	3710      	adds	r7, #16
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}

08001144 <CLCD_I2C_Init>:


//************************** High Level Function ****************************************************************//
void CLCD_I2C_Init(CLCD_I2C_Name* LCD, I2C_HandleTypeDef* hi2c_CLCD, uint8_t Address, uint8_t Colums, uint8_t Rows)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	60f8      	str	r0, [r7, #12]
 800114c:	60b9      	str	r1, [r7, #8]
 800114e:	4611      	mov	r1, r2
 8001150:	461a      	mov	r2, r3
 8001152:	460b      	mov	r3, r1
 8001154:	71fb      	strb	r3, [r7, #7]
 8001156:	4613      	mov	r3, r2
 8001158:	71bb      	strb	r3, [r7, #6]
	LCD->I2C = hi2c_CLCD;
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	68ba      	ldr	r2, [r7, #8]
 800115e:	601a      	str	r2, [r3, #0]
	LCD->ADDRESS = Address;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	79fa      	ldrb	r2, [r7, #7]
 8001164:	711a      	strb	r2, [r3, #4]
	LCD->COLUMS = Colums;
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	79ba      	ldrb	r2, [r7, #6]
 800116a:	715a      	strb	r2, [r3, #5]
	LCD->ROWS = Rows;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	7e3a      	ldrb	r2, [r7, #24]
 8001170:	719a      	strb	r2, [r3, #6]
	
	LCD->FUNCTIONSET = LCD_FUNCTIONSET|LCD_4BITMODE|LCD_2LINE|LCD_5x8DOTS;
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	2228      	movs	r2, #40	@ 0x28
 8001176:	729a      	strb	r2, [r3, #10]
	LCD->ENTRYMODE = LCD_ENTRYMODESET|LCD_ENTRYLEFT|LCD_ENTRYSHIFTDECREMENT;
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	2206      	movs	r2, #6
 800117c:	71da      	strb	r2, [r3, #7]
	LCD->DISPLAYCTRL = LCD_DISPLAYCONTROL|LCD_DISPLAYON|LCD_CURSOROFF|LCD_BLINKOFF;
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	220c      	movs	r2, #12
 8001182:	721a      	strb	r2, [r3, #8]
	LCD->CURSORSHIFT = LCD_CURSORSHIFT|LCD_CURSORMOVE|LCD_MOVERIGHT;
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	2214      	movs	r2, #20
 8001188:	725a      	strb	r2, [r3, #9]
	LCD->BACKLIGHT = LCD_BACKLIGHT;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	2208      	movs	r2, #8
 800118e:	72da      	strb	r2, [r3, #11]

	CLCD_Delay(50);
 8001190:	2032      	movs	r0, #50	@ 0x32
 8001192:	f7ff ff73 	bl	800107c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8001196:	2200      	movs	r2, #0
 8001198:	2133      	movs	r1, #51	@ 0x33
 800119a:	68f8      	ldr	r0, [r7, #12]
 800119c:	f7ff ff7b 	bl	8001096 <CLCD_WriteI2C>
//	CLCD_Delay(5);
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 80011a0:	2200      	movs	r2, #0
 80011a2:	2133      	movs	r1, #51	@ 0x33
 80011a4:	68f8      	ldr	r0, [r7, #12]
 80011a6:	f7ff ff76 	bl	8001096 <CLCD_WriteI2C>
	CLCD_Delay(5);
 80011aa:	2005      	movs	r0, #5
 80011ac:	f7ff ff66 	bl	800107c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x32, CLCD_COMMAND);
 80011b0:	2200      	movs	r2, #0
 80011b2:	2132      	movs	r1, #50	@ 0x32
 80011b4:	68f8      	ldr	r0, [r7, #12]
 80011b6:	f7ff ff6e 	bl	8001096 <CLCD_WriteI2C>
	CLCD_Delay(5);
 80011ba:	2005      	movs	r0, #5
 80011bc:	f7ff ff5e 	bl	800107c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x20, CLCD_COMMAND);
 80011c0:	2200      	movs	r2, #0
 80011c2:	2120      	movs	r1, #32
 80011c4:	68f8      	ldr	r0, [r7, #12]
 80011c6:	f7ff ff66 	bl	8001096 <CLCD_WriteI2C>
	CLCD_Delay(5);
 80011ca:	2005      	movs	r0, #5
 80011cc:	f7ff ff56 	bl	800107c <CLCD_Delay>
	
	CLCD_WriteI2C(LCD, LCD->ENTRYMODE,CLCD_COMMAND);
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	79db      	ldrb	r3, [r3, #7]
 80011d4:	2200      	movs	r2, #0
 80011d6:	4619      	mov	r1, r3
 80011d8:	68f8      	ldr	r0, [r7, #12]
 80011da:	f7ff ff5c 	bl	8001096 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL,CLCD_COMMAND);
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	7a1b      	ldrb	r3, [r3, #8]
 80011e2:	2200      	movs	r2, #0
 80011e4:	4619      	mov	r1, r3
 80011e6:	68f8      	ldr	r0, [r7, #12]
 80011e8:	f7ff ff55 	bl	8001096 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->CURSORSHIFT,CLCD_COMMAND);
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	7a5b      	ldrb	r3, [r3, #9]
 80011f0:	2200      	movs	r2, #0
 80011f2:	4619      	mov	r1, r3
 80011f4:	68f8      	ldr	r0, [r7, #12]
 80011f6:	f7ff ff4e 	bl	8001096 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->FUNCTIONSET,CLCD_COMMAND);
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	7a9b      	ldrb	r3, [r3, #10]
 80011fe:	2200      	movs	r2, #0
 8001200:	4619      	mov	r1, r3
 8001202:	68f8      	ldr	r0, [r7, #12]
 8001204:	f7ff ff47 	bl	8001096 <CLCD_WriteI2C>
	
	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY,CLCD_COMMAND);
 8001208:	2200      	movs	r2, #0
 800120a:	2101      	movs	r1, #1
 800120c:	68f8      	ldr	r0, [r7, #12]
 800120e:	f7ff ff42 	bl	8001096 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD_RETURNHOME,CLCD_COMMAND);
 8001212:	2200      	movs	r2, #0
 8001214:	2102      	movs	r1, #2
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f7ff ff3d 	bl	8001096 <CLCD_WriteI2C>
}
 800121c:	bf00      	nop
 800121e:	3710      	adds	r7, #16
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}

08001224 <CLCD_I2C_SetCursor>:
void CLCD_I2C_SetCursor(CLCD_I2C_Name* LCD, uint8_t Xpos, uint8_t Ypos)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	460b      	mov	r3, r1
 800122e:	70fb      	strb	r3, [r7, #3]
 8001230:	4613      	mov	r3, r2
 8001232:	70bb      	strb	r3, [r7, #2]
	uint8_t DRAM_ADDRESS = 0x00;
 8001234:	2300      	movs	r3, #0
 8001236:	73fb      	strb	r3, [r7, #15]
	if(Xpos >= LCD->COLUMS)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	795b      	ldrb	r3, [r3, #5]
 800123c:	78fa      	ldrb	r2, [r7, #3]
 800123e:	429a      	cmp	r2, r3
 8001240:	d303      	bcc.n	800124a <CLCD_I2C_SetCursor+0x26>
	{
		Xpos = LCD->COLUMS - 1;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	795b      	ldrb	r3, [r3, #5]
 8001246:	3b01      	subs	r3, #1
 8001248:	70fb      	strb	r3, [r7, #3]
	}
	if(Ypos >= LCD->ROWS)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	799b      	ldrb	r3, [r3, #6]
 800124e:	78ba      	ldrb	r2, [r7, #2]
 8001250:	429a      	cmp	r2, r3
 8001252:	d303      	bcc.n	800125c <CLCD_I2C_SetCursor+0x38>
	{
		Ypos = LCD->ROWS -1;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	799b      	ldrb	r3, [r3, #6]
 8001258:	3b01      	subs	r3, #1
 800125a:	70bb      	strb	r3, [r7, #2]
	}
	if(Ypos == 0)
 800125c:	78bb      	ldrb	r3, [r7, #2]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d102      	bne.n	8001268 <CLCD_I2C_SetCursor+0x44>
	{
		DRAM_ADDRESS = 0x00 + Xpos;
 8001262:	78fb      	ldrb	r3, [r7, #3]
 8001264:	73fb      	strb	r3, [r7, #15]
 8001266:	e013      	b.n	8001290 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 1)
 8001268:	78bb      	ldrb	r3, [r7, #2]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d103      	bne.n	8001276 <CLCD_I2C_SetCursor+0x52>
	{
		DRAM_ADDRESS = 0x40 + Xpos;
 800126e:	78fb      	ldrb	r3, [r7, #3]
 8001270:	3340      	adds	r3, #64	@ 0x40
 8001272:	73fb      	strb	r3, [r7, #15]
 8001274:	e00c      	b.n	8001290 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 2)
 8001276:	78bb      	ldrb	r3, [r7, #2]
 8001278:	2b02      	cmp	r3, #2
 800127a:	d103      	bne.n	8001284 <CLCD_I2C_SetCursor+0x60>
	{
		DRAM_ADDRESS = 0x14 + Xpos;
 800127c:	78fb      	ldrb	r3, [r7, #3]
 800127e:	3314      	adds	r3, #20
 8001280:	73fb      	strb	r3, [r7, #15]
 8001282:	e005      	b.n	8001290 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 3)
 8001284:	78bb      	ldrb	r3, [r7, #2]
 8001286:	2b03      	cmp	r3, #3
 8001288:	d102      	bne.n	8001290 <CLCD_I2C_SetCursor+0x6c>
	{
		DRAM_ADDRESS = 0x54 + Xpos;
 800128a:	78fb      	ldrb	r3, [r7, #3]
 800128c:	3354      	adds	r3, #84	@ 0x54
 800128e:	73fb      	strb	r3, [r7, #15]
	}
	CLCD_WriteI2C(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 8001290:	7bfb      	ldrb	r3, [r7, #15]
 8001292:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001296:	b2db      	uxtb	r3, r3
 8001298:	2200      	movs	r2, #0
 800129a:	4619      	mov	r1, r3
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7ff fefa 	bl	8001096 <CLCD_WriteI2C>
}
 80012a2:	bf00      	nop
 80012a4:	3710      	adds	r7, #16
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <CLCD_I2C_WriteChar>:
void CLCD_I2C_WriteChar(CLCD_I2C_Name* LCD, char character)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
 80012b2:	460b      	mov	r3, r1
 80012b4:	70fb      	strb	r3, [r7, #3]
	CLCD_WriteI2C(LCD, character, CLCD_DATA);
 80012b6:	78fb      	ldrb	r3, [r7, #3]
 80012b8:	2201      	movs	r2, #1
 80012ba:	4619      	mov	r1, r3
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f7ff feea 	bl	8001096 <CLCD_WriteI2C>
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}

080012ca <CLCD_I2C_WriteString>:
void CLCD_I2C_WriteString(CLCD_I2C_Name* LCD, char *String)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b082      	sub	sp, #8
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
 80012d2:	6039      	str	r1, [r7, #0]
	while(*String)CLCD_I2C_WriteChar(LCD, *String++);
 80012d4:	e007      	b.n	80012e6 <CLCD_I2C_WriteString+0x1c>
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	1c5a      	adds	r2, r3, #1
 80012da:	603a      	str	r2, [r7, #0]
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	4619      	mov	r1, r3
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff ffe2 	bl	80012aa <CLCD_I2C_WriteChar>
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d1f3      	bne.n	80012d6 <CLCD_I2C_WriteString+0xc>
}
 80012ee:	bf00      	nop
 80012f0:	bf00      	nop
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <CLCD_I2C_WriteNumber>:
{
	LCD->DISPLAYCTRL &= ~LCD_BLINKON;
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL, CLCD_COMMAND);
}
void CLCD_I2C_WriteNumber(CLCD_I2C_Name* LCD, float num, int decimal_places)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b08e      	sub	sp, #56	@ 0x38
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	60f8      	str	r0, [r7, #12]
 8001300:	60b9      	str	r1, [r7, #8]
 8001302:	607a      	str	r2, [r7, #4]
    int32_t int_part;
    float frac_part;
    int32_t divisor = 1;
 8001304:	2301      	movs	r3, #1
 8001306:	633b      	str	r3, [r7, #48]	@ 0x30

    if (num < 0)
 8001308:	f04f 0100 	mov.w	r1, #0
 800130c:	68b8      	ldr	r0, [r7, #8]
 800130e:	f7ff fe67 	bl	8000fe0 <__aeabi_fcmplt>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d007      	beq.n	8001328 <CLCD_I2C_WriteNumber+0x30>
    {
        CLCD_I2C_WriteChar(LCD, '-');
 8001318:	212d      	movs	r1, #45	@ 0x2d
 800131a:	68f8      	ldr	r0, [r7, #12]
 800131c:	f7ff ffc5 	bl	80012aa <CLCD_I2C_WriteChar>
        num = -num;
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001326:	60bb      	str	r3, [r7, #8]
    }

    int_part = (int32_t)num;
 8001328:	68b8      	ldr	r0, [r7, #8]
 800132a:	f7ff fe81 	bl	8001030 <__aeabi_f2iz>
 800132e:	4603      	mov	r3, r0
 8001330:	637b      	str	r3, [r7, #52]	@ 0x34
    if (int_part == 0)
 8001332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001334:	2b00      	cmp	r3, #0
 8001336:	d104      	bne.n	8001342 <CLCD_I2C_WriteNumber+0x4a>
    {
        CLCD_I2C_WriteChar(LCD, '0');
 8001338:	2130      	movs	r1, #48	@ 0x30
 800133a:	68f8      	ldr	r0, [r7, #12]
 800133c:	f7ff ffb5 	bl	80012aa <CLCD_I2C_WriteChar>
 8001340:	e033      	b.n	80013aa <CLCD_I2C_WriteNumber+0xb2>
    }
    else
    {
        char buf[10];
        int i = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	62fb      	str	r3, [r7, #44]	@ 0x2c

        while (int_part > 0)
 8001346:	e01d      	b.n	8001384 <CLCD_I2C_WriteNumber+0x8c>
        {
            buf[i++] = (int_part % 10) + '0';
 8001348:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800134a:	4b49      	ldr	r3, [pc, #292]	@ (8001470 <CLCD_I2C_WriteNumber+0x178>)
 800134c:	fb83 1302 	smull	r1, r3, r3, r2
 8001350:	1099      	asrs	r1, r3, #2
 8001352:	17d3      	asrs	r3, r2, #31
 8001354:	1ac9      	subs	r1, r1, r3
 8001356:	460b      	mov	r3, r1
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	440b      	add	r3, r1
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	1ad1      	subs	r1, r2, r3
 8001360:	b2ca      	uxtb	r2, r1
 8001362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001364:	1c59      	adds	r1, r3, #1
 8001366:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8001368:	3230      	adds	r2, #48	@ 0x30
 800136a:	b2d2      	uxtb	r2, r2
 800136c:	3338      	adds	r3, #56	@ 0x38
 800136e:	443b      	add	r3, r7
 8001370:	f803 2c28 	strb.w	r2, [r3, #-40]
            int_part /= 10;
 8001374:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001376:	4a3e      	ldr	r2, [pc, #248]	@ (8001470 <CLCD_I2C_WriteNumber+0x178>)
 8001378:	fb82 1203 	smull	r1, r2, r2, r3
 800137c:	1092      	asrs	r2, r2, #2
 800137e:	17db      	asrs	r3, r3, #31
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	637b      	str	r3, [r7, #52]	@ 0x34
        while (int_part > 0)
 8001384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001386:	2b00      	cmp	r3, #0
 8001388:	dcde      	bgt.n	8001348 <CLCD_I2C_WriteNumber+0x50>
        }

        while (i > 0)
 800138a:	e00b      	b.n	80013a4 <CLCD_I2C_WriteNumber+0xac>
        {
            CLCD_I2C_WriteChar(LCD, buf[--i]);
 800138c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800138e:	3b01      	subs	r3, #1
 8001390:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001392:	f107 0210 	add.w	r2, r7, #16
 8001396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001398:	4413      	add	r3, r2
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	4619      	mov	r1, r3
 800139e:	68f8      	ldr	r0, [r7, #12]
 80013a0:	f7ff ff83 	bl	80012aa <CLCD_I2C_WriteChar>
        while (i > 0)
 80013a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	dcf0      	bgt.n	800138c <CLCD_I2C_WriteNumber+0x94>
        }
    }

    if (decimal_places <= 0)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	dd5a      	ble.n	8001466 <CLCD_I2C_WriteNumber+0x16e>
        return;
    CLCD_I2C_WriteChar(LCD, '.');
 80013b0:	212e      	movs	r1, #46	@ 0x2e
 80013b2:	68f8      	ldr	r0, [r7, #12]
 80013b4:	f7ff ff79 	bl	80012aa <CLCD_I2C_WriteChar>

    frac_part = num - (int32_t)num;
 80013b8:	68b8      	ldr	r0, [r7, #8]
 80013ba:	f7ff fe39 	bl	8001030 <__aeabi_f2iz>
 80013be:	4603      	mov	r3, r0
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff fc1b 	bl	8000bfc <__aeabi_i2f>
 80013c6:	4603      	mov	r3, r0
 80013c8:	4619      	mov	r1, r3
 80013ca:	68b8      	ldr	r0, [r7, #8]
 80013cc:	f7ff fb60 	bl	8000a90 <__aeabi_fsub>
 80013d0:	4603      	mov	r3, r0
 80013d2:	623b      	str	r3, [r7, #32]
    for (int i = 0; i < decimal_places; i++)
 80013d4:	2300      	movs	r3, #0
 80013d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013d8:	e008      	b.n	80013ec <CLCD_I2C_WriteNumber+0xf4>
        divisor *= 10;
 80013da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80013dc:	4613      	mov	r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4413      	add	r3, r2
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	633b      	str	r3, [r7, #48]	@ 0x30
    for (int i = 0; i < decimal_places; i++)
 80013e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013e8:	3301      	adds	r3, #1
 80013ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	dbf2      	blt.n	80013da <CLCD_I2C_WriteNumber+0xe2>
    int32_t frac_int = (int32_t)(frac_part * divisor);
 80013f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80013f6:	f7ff fc01 	bl	8000bfc <__aeabi_i2f>
 80013fa:	4603      	mov	r3, r0
 80013fc:	6a39      	ldr	r1, [r7, #32]
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff fc50 	bl	8000ca4 <__aeabi_fmul>
 8001404:	4603      	mov	r3, r0
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff fe12 	bl	8001030 <__aeabi_f2iz>
 800140c:	4603      	mov	r3, r0
 800140e:	61fb      	str	r3, [r7, #28]
    for (int i = divisor / 10; i > 0; i /= 10)
 8001410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001412:	4a17      	ldr	r2, [pc, #92]	@ (8001470 <CLCD_I2C_WriteNumber+0x178>)
 8001414:	fb82 1203 	smull	r1, r2, r2, r3
 8001418:	1092      	asrs	r2, r2, #2
 800141a:	17db      	asrs	r3, r3, #31
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001420:	e01d      	b.n	800145e <CLCD_I2C_WriteNumber+0x166>
    {
        CLCD_I2C_WriteChar(LCD, (frac_int / i) % 10 + '0');
 8001422:	69fa      	ldr	r2, [r7, #28]
 8001424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001426:	fb92 f2f3 	sdiv	r2, r2, r3
 800142a:	4b11      	ldr	r3, [pc, #68]	@ (8001470 <CLCD_I2C_WriteNumber+0x178>)
 800142c:	fb83 1302 	smull	r1, r3, r3, r2
 8001430:	1099      	asrs	r1, r3, #2
 8001432:	17d3      	asrs	r3, r2, #31
 8001434:	1ac9      	subs	r1, r1, r3
 8001436:	460b      	mov	r3, r1
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	440b      	add	r3, r1
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	1ad1      	subs	r1, r2, r3
 8001440:	b2cb      	uxtb	r3, r1
 8001442:	3330      	adds	r3, #48	@ 0x30
 8001444:	b2db      	uxtb	r3, r3
 8001446:	4619      	mov	r1, r3
 8001448:	68f8      	ldr	r0, [r7, #12]
 800144a:	f7ff ff2e 	bl	80012aa <CLCD_I2C_WriteChar>
    for (int i = divisor / 10; i > 0; i /= 10)
 800144e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001450:	4a07      	ldr	r2, [pc, #28]	@ (8001470 <CLCD_I2C_WriteNumber+0x178>)
 8001452:	fb82 1203 	smull	r1, r2, r2, r3
 8001456:	1092      	asrs	r2, r2, #2
 8001458:	17db      	asrs	r3, r3, #31
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	627b      	str	r3, [r7, #36]	@ 0x24
 800145e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001460:	2b00      	cmp	r3, #0
 8001462:	dcde      	bgt.n	8001422 <CLCD_I2C_WriteNumber+0x12a>
 8001464:	e000      	b.n	8001468 <CLCD_I2C_WriteNumber+0x170>
        return;
 8001466:	bf00      	nop
    }
}
 8001468:	3738      	adds	r7, #56	@ 0x38
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	66666667 	.word	0x66666667

08001474 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 2);
 800147c:	1d39      	adds	r1, r7, #4
 800147e:	2302      	movs	r3, #2
 8001480:	2201      	movs	r2, #1
 8001482:	4804      	ldr	r0, [pc, #16]	@ (8001494 <__io_putchar+0x20>)
 8001484:	f003 fcbe 	bl	8004e04 <HAL_UART_Transmit>
    return ch;
 8001488:	687b      	ldr	r3, [r7, #4]
}
 800148a:	4618      	mov	r0, r3
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	2000032c 	.word	0x2000032c

08001498 <Read_Humidity>:

void Read_Humidity() //T1 = 5 D1 = 4 C1 = 0.01
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 800149e:	4818      	ldr	r0, [pc, #96]	@ (8001500 <Read_Humidity+0x68>)
 80014a0:	f001 f842 	bl	8002528 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1);
 80014a4:	2101      	movs	r1, #1
 80014a6:	4816      	ldr	r0, [pc, #88]	@ (8001500 <Read_Humidity+0x68>)
 80014a8:	f001 f918 	bl	80026dc <HAL_ADC_PollForConversion>
	uint16_t adc_in0 = HAL_ADC_GetValue(&hadc1);
 80014ac:	4814      	ldr	r0, [pc, #80]	@ (8001500 <Read_Humidity+0x68>)
 80014ae:	f001 fa1b 	bl	80028e8 <HAL_ADC_GetValue>
 80014b2:	4603      	mov	r3, r0
 80014b4:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(&hadc1);
 80014b6:	4812      	ldr	r0, [pc, #72]	@ (8001500 <Read_Humidity+0x68>)
 80014b8:	f001 f8e4 	bl	8002684 <HAL_ADC_Stop>

	float Vout = (adc_in0 * 3.3f) / 4095.0f;
 80014bc:	88fb      	ldrh	r3, [r7, #6]
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff fb9c 	bl	8000bfc <__aeabi_i2f>
 80014c4:	4603      	mov	r3, r0
 80014c6:	490f      	ldr	r1, [pc, #60]	@ (8001504 <Read_Humidity+0x6c>)
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff fbeb 	bl	8000ca4 <__aeabi_fmul>
 80014ce:	4603      	mov	r3, r0
 80014d0:	490d      	ldr	r1, [pc, #52]	@ (8001508 <Read_Humidity+0x70>)
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff fc9a 	bl	8000e0c <__aeabi_fdiv>
 80014d8:	4603      	mov	r3, r0
 80014da:	603b      	str	r3, [r7, #0]
	humidity = (Vout - 0.8f) / 0.031f;
 80014dc:	490b      	ldr	r1, [pc, #44]	@ (800150c <Read_Humidity+0x74>)
 80014de:	6838      	ldr	r0, [r7, #0]
 80014e0:	f7ff fad6 	bl	8000a90 <__aeabi_fsub>
 80014e4:	4603      	mov	r3, r0
 80014e6:	490a      	ldr	r1, [pc, #40]	@ (8001510 <Read_Humidity+0x78>)
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff fc8f 	bl	8000e0c <__aeabi_fdiv>
 80014ee:	4603      	mov	r3, r0
 80014f0:	461a      	mov	r2, r3
 80014f2:	4b08      	ldr	r3, [pc, #32]	@ (8001514 <Read_Humidity+0x7c>)
 80014f4:	601a      	str	r2, [r3, #0]
}
 80014f6:	bf00      	nop
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000230 	.word	0x20000230
 8001504:	40533333 	.word	0x40533333
 8001508:	457ff000 	.word	0x457ff000
 800150c:	3f4ccccd 	.word	0x3f4ccccd
 8001510:	3cfdf3b6 	.word	0x3cfdf3b6
 8001514:	200001f4 	.word	0x200001f4

08001518 <Read_Temperature>:

void Read_Temperature() //T2 = 5 D2 = 4 D2 = 0.01
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc2);
 800151e:	4818      	ldr	r0, [pc, #96]	@ (8001580 <Read_Temperature+0x68>)
 8001520:	f001 f802 	bl	8002528 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 1);
 8001524:	2101      	movs	r1, #1
 8001526:	4816      	ldr	r0, [pc, #88]	@ (8001580 <Read_Temperature+0x68>)
 8001528:	f001 f8d8 	bl	80026dc <HAL_ADC_PollForConversion>
	uint16_t adc_in1 = HAL_ADC_GetValue(&hadc2);
 800152c:	4814      	ldr	r0, [pc, #80]	@ (8001580 <Read_Temperature+0x68>)
 800152e:	f001 f9db 	bl	80028e8 <HAL_ADC_GetValue>
 8001532:	4603      	mov	r3, r0
 8001534:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(&hadc2);
 8001536:	4812      	ldr	r0, [pc, #72]	@ (8001580 <Read_Temperature+0x68>)
 8001538:	f001 f8a4 	bl	8002684 <HAL_ADC_Stop>

	float Vout = (adc_in1 * 3.3f) / 4095.0f;
 800153c:	88fb      	ldrh	r3, [r7, #6]
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fb5c 	bl	8000bfc <__aeabi_i2f>
 8001544:	4603      	mov	r3, r0
 8001546:	490f      	ldr	r1, [pc, #60]	@ (8001584 <Read_Temperature+0x6c>)
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff fbab 	bl	8000ca4 <__aeabi_fmul>
 800154e:	4603      	mov	r3, r0
 8001550:	490d      	ldr	r1, [pc, #52]	@ (8001588 <Read_Temperature+0x70>)
 8001552:	4618      	mov	r0, r3
 8001554:	f7ff fc5a 	bl	8000e0c <__aeabi_fdiv>
 8001558:	4603      	mov	r3, r0
 800155a:	603b      	str	r3, [r7, #0]
	temperature = (Vout - 0.5f) * 100.0f;
 800155c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001560:	6838      	ldr	r0, [r7, #0]
 8001562:	f7ff fa95 	bl	8000a90 <__aeabi_fsub>
 8001566:	4603      	mov	r3, r0
 8001568:	4908      	ldr	r1, [pc, #32]	@ (800158c <Read_Temperature+0x74>)
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff fb9a 	bl	8000ca4 <__aeabi_fmul>
 8001570:	4603      	mov	r3, r0
 8001572:	461a      	mov	r2, r3
 8001574:	4b06      	ldr	r3, [pc, #24]	@ (8001590 <Read_Temperature+0x78>)
 8001576:	601a      	str	r2, [r3, #0]
}
 8001578:	bf00      	nop
 800157a:	3708      	adds	r7, #8
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20000260 	.word	0x20000260
 8001584:	40533333 	.word	0x40533333
 8001588:	457ff000 	.word	0x457ff000
 800158c:	42c80000 	.word	0x42c80000
 8001590:	200001f8 	.word	0x200001f8

08001594 <Send_Uart>:

void Send_Uart() //T3 = 5 D3 = 4 C3 = 0.1
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
	printf("Humidity: %.1f %%\r\n", humidity);
 8001598:	4b0a      	ldr	r3, [pc, #40]	@ (80015c4 <Send_Uart+0x30>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4618      	mov	r0, r3
 800159e:	f7fe ff43 	bl	8000428 <__aeabi_f2d>
 80015a2:	4602      	mov	r2, r0
 80015a4:	460b      	mov	r3, r1
 80015a6:	4808      	ldr	r0, [pc, #32]	@ (80015c8 <Send_Uart+0x34>)
 80015a8:	f007 f9ba 	bl	8008920 <iprintf>
	printf("Temperature: %.1f C\r\n", temperature);
 80015ac:	4b07      	ldr	r3, [pc, #28]	@ (80015cc <Send_Uart+0x38>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7fe ff39 	bl	8000428 <__aeabi_f2d>
 80015b6:	4602      	mov	r2, r0
 80015b8:	460b      	mov	r3, r1
 80015ba:	4805      	ldr	r0, [pc, #20]	@ (80015d0 <Send_Uart+0x3c>)
 80015bc:	f007 f9b0 	bl	8008920 <iprintf>
}
 80015c0:	bf00      	nop
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	200001f4 	.word	0x200001f4
 80015c8:	0800a884 	.word	0x0800a884
 80015cc:	200001f8 	.word	0x200001f8
 80015d0:	0800a898 	.word	0x0800a898

080015d4 <Display_LCD>:

void Display_LCD() //T4 = 1 D4 = 0.5 C4 = 0.3
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
	CLCD_I2C_SetCursor(&LCD1, 0, 0);
 80015d8:	2200      	movs	r2, #0
 80015da:	2100      	movs	r1, #0
 80015dc:	4813      	ldr	r0, [pc, #76]	@ (800162c <Display_LCD+0x58>)
 80015de:	f7ff fe21 	bl	8001224 <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1, "Hum: ");
 80015e2:	4913      	ldr	r1, [pc, #76]	@ (8001630 <Display_LCD+0x5c>)
 80015e4:	4811      	ldr	r0, [pc, #68]	@ (800162c <Display_LCD+0x58>)
 80015e6:	f7ff fe70 	bl	80012ca <CLCD_I2C_WriteString>
	CLCD_I2C_WriteNumber(&LCD1, humidity, 1);
 80015ea:	4b12      	ldr	r3, [pc, #72]	@ (8001634 <Display_LCD+0x60>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2201      	movs	r2, #1
 80015f0:	4619      	mov	r1, r3
 80015f2:	480e      	ldr	r0, [pc, #56]	@ (800162c <Display_LCD+0x58>)
 80015f4:	f7ff fe80 	bl	80012f8 <CLCD_I2C_WriteNumber>
	CLCD_I2C_WriteString(&LCD1, " %");
 80015f8:	490f      	ldr	r1, [pc, #60]	@ (8001638 <Display_LCD+0x64>)
 80015fa:	480c      	ldr	r0, [pc, #48]	@ (800162c <Display_LCD+0x58>)
 80015fc:	f7ff fe65 	bl	80012ca <CLCD_I2C_WriteString>

	CLCD_I2C_SetCursor(&LCD1, 0, 1);
 8001600:	2201      	movs	r2, #1
 8001602:	2100      	movs	r1, #0
 8001604:	4809      	ldr	r0, [pc, #36]	@ (800162c <Display_LCD+0x58>)
 8001606:	f7ff fe0d 	bl	8001224 <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1, "Temp: ");
 800160a:	490c      	ldr	r1, [pc, #48]	@ (800163c <Display_LCD+0x68>)
 800160c:	4807      	ldr	r0, [pc, #28]	@ (800162c <Display_LCD+0x58>)
 800160e:	f7ff fe5c 	bl	80012ca <CLCD_I2C_WriteString>
	CLCD_I2C_WriteNumber(&LCD1, temperature, 1);
 8001612:	4b0b      	ldr	r3, [pc, #44]	@ (8001640 <Display_LCD+0x6c>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	2201      	movs	r2, #1
 8001618:	4619      	mov	r1, r3
 800161a:	4804      	ldr	r0, [pc, #16]	@ (800162c <Display_LCD+0x58>)
 800161c:	f7ff fe6c 	bl	80012f8 <CLCD_I2C_WriteNumber>
	CLCD_I2C_WriteString(&LCD1, " C");
 8001620:	4908      	ldr	r1, [pc, #32]	@ (8001644 <Display_LCD+0x70>)
 8001622:	4802      	ldr	r0, [pc, #8]	@ (800162c <Display_LCD+0x58>)
 8001624:	f7ff fe51 	bl	80012ca <CLCD_I2C_WriteString>
}
 8001628:	bf00      	nop
 800162a:	bd80      	pop	{r7, pc}
 800162c:	20000388 	.word	0x20000388
 8001630:	0800a8b0 	.word	0x0800a8b0
 8001634:	200001f4 	.word	0x200001f4
 8001638:	0800a8b8 	.word	0x0800a8b8
 800163c:	0800a8bc 	.word	0x0800a8bc
 8001640:	200001f8 	.word	0x200001f8
 8001644:	0800a8c4 	.word	0x0800a8c4

08001648 <EDFScheduler>:

void EDFScheduler()
{
 8001648:	b590      	push	{r4, r7, lr}
 800164a:	b089      	sub	sp, #36	@ 0x24
 800164c:	af00      	add	r7, sp, #0
    tickEDF++;
 800164e:	4b53      	ldr	r3, [pc, #332]	@ (800179c <EDFScheduler+0x154>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	3301      	adds	r3, #1
 8001654:	4a51      	ldr	r2, [pc, #324]	@ (800179c <EDFScheduler+0x154>)
 8001656:	6013      	str	r3, [r2, #0]

    // update deadline
    for (int i = 0; i < 4; i++)
 8001658:	2300      	movs	r3, #0
 800165a:	61fb      	str	r3, [r7, #28]
 800165c:	e02b      	b.n	80016b6 <EDFScheduler+0x6e>
    {
        if (tickEDF >= edf[i].deadline)
 800165e:	4950      	ldr	r1, [pc, #320]	@ (80017a0 <EDFScheduler+0x158>)
 8001660:	69fa      	ldr	r2, [r7, #28]
 8001662:	4613      	mov	r3, r2
 8001664:	005b      	lsls	r3, r3, #1
 8001666:	4413      	add	r3, r2
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	440b      	add	r3, r1
 800166c:	3308      	adds	r3, #8
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	4b4a      	ldr	r3, [pc, #296]	@ (800179c <EDFScheduler+0x154>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	429a      	cmp	r2, r3
 8001676:	d81b      	bhi.n	80016b0 <EDFScheduler+0x68>
            edf[i].deadline += edf[i].period;
 8001678:	4949      	ldr	r1, [pc, #292]	@ (80017a0 <EDFScheduler+0x158>)
 800167a:	69fa      	ldr	r2, [r7, #28]
 800167c:	4613      	mov	r3, r2
 800167e:	005b      	lsls	r3, r3, #1
 8001680:	4413      	add	r3, r2
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	440b      	add	r3, r1
 8001686:	3308      	adds	r3, #8
 8001688:	6819      	ldr	r1, [r3, #0]
 800168a:	4845      	ldr	r0, [pc, #276]	@ (80017a0 <EDFScheduler+0x158>)
 800168c:	69fa      	ldr	r2, [r7, #28]
 800168e:	4613      	mov	r3, r2
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	4413      	add	r3, r2
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	4403      	add	r3, r0
 8001698:	3304      	adds	r3, #4
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4419      	add	r1, r3
 800169e:	4840      	ldr	r0, [pc, #256]	@ (80017a0 <EDFScheduler+0x158>)
 80016a0:	69fa      	ldr	r2, [r7, #28]
 80016a2:	4613      	mov	r3, r2
 80016a4:	005b      	lsls	r3, r3, #1
 80016a6:	4413      	add	r3, r2
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	4403      	add	r3, r0
 80016ac:	3308      	adds	r3, #8
 80016ae:	6019      	str	r1, [r3, #0]
    for (int i = 0; i < 4; i++)
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	3301      	adds	r3, #1
 80016b4:	61fb      	str	r3, [r7, #28]
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	2b03      	cmp	r3, #3
 80016ba:	ddd0      	ble.n	800165e <EDFScheduler+0x16>
    }

    // sort EDF (bubble sort)
    for (int i = 0; i < 4 - 1; i++)
 80016bc:	2300      	movs	r3, #0
 80016be:	61bb      	str	r3, [r7, #24]
 80016c0:	e04a      	b.n	8001758 <EDFScheduler+0x110>
    {
        for (int j = i + 1; j < 4; j++)
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	3301      	adds	r3, #1
 80016c6:	617b      	str	r3, [r7, #20]
 80016c8:	e040      	b.n	800174c <EDFScheduler+0x104>
        {
            if (edf[i].deadline > edf[j].deadline)
 80016ca:	4935      	ldr	r1, [pc, #212]	@ (80017a0 <EDFScheduler+0x158>)
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	4613      	mov	r3, r2
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	4413      	add	r3, r2
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	440b      	add	r3, r1
 80016d8:	3308      	adds	r3, #8
 80016da:	6819      	ldr	r1, [r3, #0]
 80016dc:	4830      	ldr	r0, [pc, #192]	@ (80017a0 <EDFScheduler+0x158>)
 80016de:	697a      	ldr	r2, [r7, #20]
 80016e0:	4613      	mov	r3, r2
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	4413      	add	r3, r2
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	4403      	add	r3, r0
 80016ea:	3308      	adds	r3, #8
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4299      	cmp	r1, r3
 80016f0:	d929      	bls.n	8001746 <EDFScheduler+0xfe>
            {
                EDFTask tmp = edf[i];
 80016f2:	492b      	ldr	r1, [pc, #172]	@ (80017a0 <EDFScheduler+0x158>)
 80016f4:	69ba      	ldr	r2, [r7, #24]
 80016f6:	4613      	mov	r3, r2
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	4413      	add	r3, r2
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	18ca      	adds	r2, r1, r3
 8001700:	463b      	mov	r3, r7
 8001702:	ca07      	ldmia	r2, {r0, r1, r2}
 8001704:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                edf[i] = edf[j];
 8001708:	4925      	ldr	r1, [pc, #148]	@ (80017a0 <EDFScheduler+0x158>)
 800170a:	69ba      	ldr	r2, [r7, #24]
 800170c:	4613      	mov	r3, r2
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	4413      	add	r3, r2
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	18c8      	adds	r0, r1, r3
 8001716:	4922      	ldr	r1, [pc, #136]	@ (80017a0 <EDFScheduler+0x158>)
 8001718:	697a      	ldr	r2, [r7, #20]
 800171a:	4613      	mov	r3, r2
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	4413      	add	r3, r2
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	18ca      	adds	r2, r1, r3
 8001724:	4603      	mov	r3, r0
 8001726:	ca07      	ldmia	r2, {r0, r1, r2}
 8001728:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                edf[j] = tmp;
 800172c:	491c      	ldr	r1, [pc, #112]	@ (80017a0 <EDFScheduler+0x158>)
 800172e:	697a      	ldr	r2, [r7, #20]
 8001730:	4613      	mov	r3, r2
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	4413      	add	r3, r2
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	440b      	add	r3, r1
 800173a:	461c      	mov	r4, r3
 800173c:	463b      	mov	r3, r7
 800173e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001742:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        for (int j = i + 1; j < 4; j++)
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	3301      	adds	r3, #1
 800174a:	617b      	str	r3, [r7, #20]
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	2b03      	cmp	r3, #3
 8001750:	ddbb      	ble.n	80016ca <EDFScheduler+0x82>
    for (int i = 0; i < 4 - 1; i++)
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	3301      	adds	r3, #1
 8001756:	61bb      	str	r3, [r7, #24]
 8001758:	69bb      	ldr	r3, [r7, #24]
 800175a:	2b02      	cmp	r3, #2
 800175c:	ddb1      	ble.n	80016c2 <EDFScheduler+0x7a>
            }
        }
    }

    // gn priority
    for (int i = 0; i < 4; i++)
 800175e:	2300      	movs	r3, #0
 8001760:	613b      	str	r3, [r7, #16]
 8001762:	e012      	b.n	800178a <EDFScheduler+0x142>
    {
        osPriority_t pr =
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	f1c3 0330 	rsb	r3, r3, #48	@ 0x30
 800176a:	60fb      	str	r3, [r7, #12]
            osPriorityRealtime - i;

        osThreadSetPriority(edf[i].id, pr);
 800176c:	490c      	ldr	r1, [pc, #48]	@ (80017a0 <EDFScheduler+0x158>)
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	4613      	mov	r3, r2
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	4413      	add	r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	440b      	add	r3, r1
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	68f9      	ldr	r1, [r7, #12]
 800177e:	4618      	mov	r0, r3
 8001780:	f003 fe47 	bl	8005412 <osThreadSetPriority>
    for (int i = 0; i < 4; i++)
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	3301      	adds	r3, #1
 8001788:	613b      	str	r3, [r7, #16]
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	2b03      	cmp	r3, #3
 800178e:	dde9      	ble.n	8001764 <EDFScheduler+0x11c>
    }
}
 8001790:	bf00      	nop
 8001792:	bf00      	nop
 8001794:	3724      	adds	r7, #36	@ 0x24
 8001796:	46bd      	mov	sp, r7
 8001798:	bd90      	pop	{r4, r7, pc}
 800179a:	bf00      	nop
 800179c:	2000022c 	.word	0x2000022c
 80017a0:	200001fc 	.word	0x200001fc

080017a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b08e      	sub	sp, #56	@ 0x38
 80017a8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017aa:	f000 fd8f 	bl	80022cc <HAL_Init>

  /* USER CODE BEGIN Init */
  CLCD_I2C_Init(&LCD1, &hi2c1, 0x4e, 2, 2);
 80017ae:	2302      	movs	r3, #2
 80017b0:	9300      	str	r3, [sp, #0]
 80017b2:	2302      	movs	r3, #2
 80017b4:	224e      	movs	r2, #78	@ 0x4e
 80017b6:	4935      	ldr	r1, [pc, #212]	@ (800188c <main+0xe8>)
 80017b8:	4835      	ldr	r0, [pc, #212]	@ (8001890 <main+0xec>)
 80017ba:	f7ff fcc3 	bl	8001144 <CLCD_I2C_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017be:	f000 f88b 	bl	80018d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017c2:	f000 fa07 	bl	8001bd4 <MX_GPIO_Init>
  MX_ADC1_Init();
 80017c6:	f000 f8e3 	bl	8001990 <MX_ADC1_Init>
  MX_I2C1_Init();
 80017ca:	f000 f95d 	bl	8001a88 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80017ce:	f000 f9d7 	bl	8001b80 <MX_USART1_UART_Init>
  MX_ADC2_Init();
 80017d2:	f000 f91b 	bl	8001a0c <MX_ADC2_Init>
  MX_TIM2_Init();
 80017d6:	f000 f985 	bl	8001ae4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80017da:	482e      	ldr	r0, [pc, #184]	@ (8001894 <main+0xf0>)
 80017dc:	f002 ff20 	bl	8004620 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80017e0:	f003 fd28 	bl	8005234 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TaskEDF */
  TaskEDFHandle = osThreadNew(StartTaskEDF, NULL, &TaskEDF_attributes);
 80017e4:	4a2c      	ldr	r2, [pc, #176]	@ (8001898 <main+0xf4>)
 80017e6:	2100      	movs	r1, #0
 80017e8:	482c      	ldr	r0, [pc, #176]	@ (800189c <main+0xf8>)
 80017ea:	f003 fd80 	bl	80052ee <osThreadNew>
 80017ee:	4603      	mov	r3, r0
 80017f0:	4a2b      	ldr	r2, [pc, #172]	@ (80018a0 <main+0xfc>)
 80017f2:	6013      	str	r3, [r2, #0]

  /* creation of TaskLCD */
  TaskLCDHandle = osThreadNew(StartTaskLCD, NULL, &TaskLCD_attributes);
 80017f4:	4a2b      	ldr	r2, [pc, #172]	@ (80018a4 <main+0x100>)
 80017f6:	2100      	movs	r1, #0
 80017f8:	482b      	ldr	r0, [pc, #172]	@ (80018a8 <main+0x104>)
 80017fa:	f003 fd78 	bl	80052ee <osThreadNew>
 80017fe:	4603      	mov	r3, r0
 8001800:	4a2a      	ldr	r2, [pc, #168]	@ (80018ac <main+0x108>)
 8001802:	6013      	str	r3, [r2, #0]

  /* creation of TaskUART */
  TaskUARTHandle = osThreadNew(StartTaskUART, NULL, &TaskUART_attributes);
 8001804:	4a2a      	ldr	r2, [pc, #168]	@ (80018b0 <main+0x10c>)
 8001806:	2100      	movs	r1, #0
 8001808:	482a      	ldr	r0, [pc, #168]	@ (80018b4 <main+0x110>)
 800180a:	f003 fd70 	bl	80052ee <osThreadNew>
 800180e:	4603      	mov	r3, r0
 8001810:	4a29      	ldr	r2, [pc, #164]	@ (80018b8 <main+0x114>)
 8001812:	6013      	str	r3, [r2, #0]

  /* creation of TaskHumidity */
  TaskHumidityHandle = osThreadNew(StartTaskHumidity, NULL, &TaskHumidity_attributes);
 8001814:	4a29      	ldr	r2, [pc, #164]	@ (80018bc <main+0x118>)
 8001816:	2100      	movs	r1, #0
 8001818:	4829      	ldr	r0, [pc, #164]	@ (80018c0 <main+0x11c>)
 800181a:	f003 fd68 	bl	80052ee <osThreadNew>
 800181e:	4603      	mov	r3, r0
 8001820:	4a28      	ldr	r2, [pc, #160]	@ (80018c4 <main+0x120>)
 8001822:	6013      	str	r3, [r2, #0]

  /* creation of TaskTemperature */
  TaskTemperatureHandle = osThreadNew(StartTaskTemperature, NULL, &TaskTemperature_attributes);
 8001824:	4a28      	ldr	r2, [pc, #160]	@ (80018c8 <main+0x124>)
 8001826:	2100      	movs	r1, #0
 8001828:	4828      	ldr	r0, [pc, #160]	@ (80018cc <main+0x128>)
 800182a:	f003 fd60 	bl	80052ee <osThreadNew>
 800182e:	4603      	mov	r3, r0
 8001830:	4a27      	ldr	r2, [pc, #156]	@ (80018d0 <main+0x12c>)
 8001832:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  edf[0] = (EDFTask){TaskHumidityHandle,    5, 5};
 8001834:	4b23      	ldr	r3, [pc, #140]	@ (80018c4 <main+0x120>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a26      	ldr	r2, [pc, #152]	@ (80018d4 <main+0x130>)
 800183a:	6013      	str	r3, [r2, #0]
 800183c:	4b25      	ldr	r3, [pc, #148]	@ (80018d4 <main+0x130>)
 800183e:	2205      	movs	r2, #5
 8001840:	605a      	str	r2, [r3, #4]
 8001842:	4b24      	ldr	r3, [pc, #144]	@ (80018d4 <main+0x130>)
 8001844:	2205      	movs	r2, #5
 8001846:	609a      	str	r2, [r3, #8]
  edf[1] = (EDFTask){TaskTemperatureHandle, 5, 5};
 8001848:	4b21      	ldr	r3, [pc, #132]	@ (80018d0 <main+0x12c>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a21      	ldr	r2, [pc, #132]	@ (80018d4 <main+0x130>)
 800184e:	60d3      	str	r3, [r2, #12]
 8001850:	4b20      	ldr	r3, [pc, #128]	@ (80018d4 <main+0x130>)
 8001852:	2205      	movs	r2, #5
 8001854:	611a      	str	r2, [r3, #16]
 8001856:	4b1f      	ldr	r3, [pc, #124]	@ (80018d4 <main+0x130>)
 8001858:	2205      	movs	r2, #5
 800185a:	615a      	str	r2, [r3, #20]
  edf[2] = (EDFTask){TaskUARTHandle,        5, 5};
 800185c:	4b16      	ldr	r3, [pc, #88]	@ (80018b8 <main+0x114>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a1c      	ldr	r2, [pc, #112]	@ (80018d4 <main+0x130>)
 8001862:	6193      	str	r3, [r2, #24]
 8001864:	4b1b      	ldr	r3, [pc, #108]	@ (80018d4 <main+0x130>)
 8001866:	2205      	movs	r2, #5
 8001868:	61da      	str	r2, [r3, #28]
 800186a:	4b1a      	ldr	r3, [pc, #104]	@ (80018d4 <main+0x130>)
 800186c:	2205      	movs	r2, #5
 800186e:	621a      	str	r2, [r3, #32]
  edf[3] = (EDFTask){TaskLCDHandle,         1, 1};
 8001870:	4b0e      	ldr	r3, [pc, #56]	@ (80018ac <main+0x108>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a17      	ldr	r2, [pc, #92]	@ (80018d4 <main+0x130>)
 8001876:	6253      	str	r3, [r2, #36]	@ 0x24
 8001878:	4b16      	ldr	r3, [pc, #88]	@ (80018d4 <main+0x130>)
 800187a:	2201      	movs	r2, #1
 800187c:	629a      	str	r2, [r3, #40]	@ 0x28
 800187e:	4b15      	ldr	r3, [pc, #84]	@ (80018d4 <main+0x130>)
 8001880:	2201      	movs	r2, #1
 8001882:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001884:	f003 fcf8 	bl	8005278 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001888:	bf00      	nop
 800188a:	e7fd      	b.n	8001888 <main+0xe4>
 800188c:	20000290 	.word	0x20000290
 8001890:	20000388 	.word	0x20000388
 8001894:	200002e4 	.word	0x200002e4
 8001898:	0800a8e0 	.word	0x0800a8e0
 800189c:	08001c31 	.word	0x08001c31
 80018a0:	20000374 	.word	0x20000374
 80018a4:	0800a904 	.word	0x0800a904
 80018a8:	08001c53 	.word	0x08001c53
 80018ac:	20000378 	.word	0x20000378
 80018b0:	0800a928 	.word	0x0800a928
 80018b4:	08001c77 	.word	0x08001c77
 80018b8:	2000037c 	.word	0x2000037c
 80018bc:	0800a94c 	.word	0x0800a94c
 80018c0:	08001c9d 	.word	0x08001c9d
 80018c4:	20000380 	.word	0x20000380
 80018c8:	0800a970 	.word	0x0800a970
 80018cc:	08001cc3 	.word	0x08001cc3
 80018d0:	20000384 	.word	0x20000384
 80018d4:	200001fc 	.word	0x200001fc

080018d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b094      	sub	sp, #80	@ 0x50
 80018dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018e2:	2228      	movs	r2, #40	@ 0x28
 80018e4:	2100      	movs	r1, #0
 80018e6:	4618      	mov	r0, r3
 80018e8:	f007 f86f 	bl	80089ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018ec:	f107 0314 	add.w	r3, r7, #20
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018fc:	1d3b      	adds	r3, r7, #4
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	609a      	str	r2, [r3, #8]
 8001906:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001908:	2301      	movs	r3, #1
 800190a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800190c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001910:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001912:	2300      	movs	r3, #0
 8001914:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001916:	2301      	movs	r3, #1
 8001918:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800191a:	2302      	movs	r3, #2
 800191c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800191e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001922:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001924:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001928:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800192a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800192e:	4618      	mov	r0, r3
 8001930:	f002 f87a 	bl	8003a28 <HAL_RCC_OscConfig>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800193a:	f000 f9e7 	bl	8001d0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800193e:	230f      	movs	r3, #15
 8001940:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001942:	2302      	movs	r3, #2
 8001944:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001946:	2300      	movs	r3, #0
 8001948:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800194a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800194e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001950:	2300      	movs	r3, #0
 8001952:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	2102      	movs	r1, #2
 800195a:	4618      	mov	r0, r3
 800195c:	f002 fae6 	bl	8003f2c <HAL_RCC_ClockConfig>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001966:	f000 f9d1 	bl	8001d0c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800196a:	2302      	movs	r3, #2
 800196c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800196e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001972:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001974:	1d3b      	adds	r3, r7, #4
 8001976:	4618      	mov	r0, r3
 8001978:	f002 fc96 	bl	80042a8 <HAL_RCCEx_PeriphCLKConfig>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001982:	f000 f9c3 	bl	8001d0c <Error_Handler>
  }
}
 8001986:	bf00      	nop
 8001988:	3750      	adds	r7, #80	@ 0x50
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
	...

08001990 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001996:	1d3b      	adds	r3, r7, #4
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	605a      	str	r2, [r3, #4]
 800199e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80019a0:	4b18      	ldr	r3, [pc, #96]	@ (8001a04 <MX_ADC1_Init+0x74>)
 80019a2:	4a19      	ldr	r2, [pc, #100]	@ (8001a08 <MX_ADC1_Init+0x78>)
 80019a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80019a6:	4b17      	ldr	r3, [pc, #92]	@ (8001a04 <MX_ADC1_Init+0x74>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019ac:	4b15      	ldr	r3, [pc, #84]	@ (8001a04 <MX_ADC1_Init+0x74>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019b2:	4b14      	ldr	r3, [pc, #80]	@ (8001a04 <MX_ADC1_Init+0x74>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019b8:	4b12      	ldr	r3, [pc, #72]	@ (8001a04 <MX_ADC1_Init+0x74>)
 80019ba:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80019be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019c0:	4b10      	ldr	r3, [pc, #64]	@ (8001a04 <MX_ADC1_Init+0x74>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80019c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a04 <MX_ADC1_Init+0x74>)
 80019c8:	2201      	movs	r2, #1
 80019ca:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019cc:	480d      	ldr	r0, [pc, #52]	@ (8001a04 <MX_ADC1_Init+0x74>)
 80019ce:	f000 fcd3 	bl	8002378 <HAL_ADC_Init>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80019d8:	f000 f998 	bl	8001d0c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80019dc:	2300      	movs	r3, #0
 80019de:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019e0:	2301      	movs	r3, #1
 80019e2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80019e4:	2300      	movs	r3, #0
 80019e6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019e8:	1d3b      	adds	r3, r7, #4
 80019ea:	4619      	mov	r1, r3
 80019ec:	4805      	ldr	r0, [pc, #20]	@ (8001a04 <MX_ADC1_Init+0x74>)
 80019ee:	f000 ff87 	bl	8002900 <HAL_ADC_ConfigChannel>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80019f8:	f000 f988 	bl	8001d0c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80019fc:	bf00      	nop
 80019fe:	3710      	adds	r7, #16
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	20000230 	.word	0x20000230
 8001a08:	40012400 	.word	0x40012400

08001a0c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a12:	1d3b      	adds	r3, r7, #4
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	605a      	str	r2, [r3, #4]
 8001a1a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001a1c:	4b18      	ldr	r3, [pc, #96]	@ (8001a80 <MX_ADC2_Init+0x74>)
 8001a1e:	4a19      	ldr	r2, [pc, #100]	@ (8001a84 <MX_ADC2_Init+0x78>)
 8001a20:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a22:	4b17      	ldr	r3, [pc, #92]	@ (8001a80 <MX_ADC2_Init+0x74>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001a28:	4b15      	ldr	r3, [pc, #84]	@ (8001a80 <MX_ADC2_Init+0x74>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001a2e:	4b14      	ldr	r3, [pc, #80]	@ (8001a80 <MX_ADC2_Init+0x74>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a34:	4b12      	ldr	r3, [pc, #72]	@ (8001a80 <MX_ADC2_Init+0x74>)
 8001a36:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001a3a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a3c:	4b10      	ldr	r3, [pc, #64]	@ (8001a80 <MX_ADC2_Init+0x74>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8001a42:	4b0f      	ldr	r3, [pc, #60]	@ (8001a80 <MX_ADC2_Init+0x74>)
 8001a44:	2201      	movs	r2, #1
 8001a46:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001a48:	480d      	ldr	r0, [pc, #52]	@ (8001a80 <MX_ADC2_Init+0x74>)
 8001a4a:	f000 fc95 	bl	8002378 <HAL_ADC_Init>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8001a54:	f000 f95a 	bl	8001d0c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001a60:	2300      	movs	r3, #0
 8001a62:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001a64:	1d3b      	adds	r3, r7, #4
 8001a66:	4619      	mov	r1, r3
 8001a68:	4805      	ldr	r0, [pc, #20]	@ (8001a80 <MX_ADC2_Init+0x74>)
 8001a6a:	f000 ff49 	bl	8002900 <HAL_ADC_ConfigChannel>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8001a74:	f000 f94a 	bl	8001d0c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001a78:	bf00      	nop
 8001a7a:	3710      	adds	r7, #16
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	20000260 	.word	0x20000260
 8001a84:	40012800 	.word	0x40012800

08001a88 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a8c:	4b12      	ldr	r3, [pc, #72]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001a8e:	4a13      	ldr	r2, [pc, #76]	@ (8001adc <MX_I2C1_Init+0x54>)
 8001a90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a92:	4b11      	ldr	r3, [pc, #68]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001a94:	4a12      	ldr	r2, [pc, #72]	@ (8001ae0 <MX_I2C1_Init+0x58>)
 8001a96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a98:	4b0f      	ldr	r3, [pc, #60]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001aa6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001aaa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001aac:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ab2:	4b09      	ldr	r3, [pc, #36]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ab8:	4b07      	ldr	r3, [pc, #28]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001abe:	4b06      	ldr	r3, [pc, #24]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ac4:	4804      	ldr	r0, [pc, #16]	@ (8001ad8 <MX_I2C1_Init+0x50>)
 8001ac6:	f001 fb13 	bl	80030f0 <HAL_I2C_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ad0:	f000 f91c 	bl	8001d0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	20000290 	.word	0x20000290
 8001adc:	40005400 	.word	0x40005400
 8001ae0:	000186a0 	.word	0x000186a0

08001ae4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b086      	sub	sp, #24
 8001ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aea:	f107 0308 	add.w	r3, r7, #8
 8001aee:	2200      	movs	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	605a      	str	r2, [r3, #4]
 8001af4:	609a      	str	r2, [r3, #8]
 8001af6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001af8:	463b      	mov	r3, r7
 8001afa:	2200      	movs	r2, #0
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b00:	4b1e      	ldr	r3, [pc, #120]	@ (8001b7c <MX_TIM2_Init+0x98>)
 8001b02:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b06:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8001b08:	4b1c      	ldr	r3, [pc, #112]	@ (8001b7c <MX_TIM2_Init+0x98>)
 8001b0a:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001b0e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b10:	4b1a      	ldr	r3, [pc, #104]	@ (8001b7c <MX_TIM2_Init+0x98>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001b16:	4b19      	ldr	r3, [pc, #100]	@ (8001b7c <MX_TIM2_Init+0x98>)
 8001b18:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b1c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b1e:	4b17      	ldr	r3, [pc, #92]	@ (8001b7c <MX_TIM2_Init+0x98>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b24:	4b15      	ldr	r3, [pc, #84]	@ (8001b7c <MX_TIM2_Init+0x98>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b2a:	4814      	ldr	r0, [pc, #80]	@ (8001b7c <MX_TIM2_Init+0x98>)
 8001b2c:	f002 fd28 	bl	8004580 <HAL_TIM_Base_Init>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001b36:	f000 f8e9 	bl	8001d0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b3e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b40:	f107 0308 	add.w	r3, r7, #8
 8001b44:	4619      	mov	r1, r3
 8001b46:	480d      	ldr	r0, [pc, #52]	@ (8001b7c <MX_TIM2_Init+0x98>)
 8001b48:	f002 feac 	bl	80048a4 <HAL_TIM_ConfigClockSource>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001b52:	f000 f8db 	bl	8001d0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b56:	2300      	movs	r3, #0
 8001b58:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b5e:	463b      	mov	r3, r7
 8001b60:	4619      	mov	r1, r3
 8001b62:	4806      	ldr	r0, [pc, #24]	@ (8001b7c <MX_TIM2_Init+0x98>)
 8001b64:	f003 f88e 	bl	8004c84 <HAL_TIMEx_MasterConfigSynchronization>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001b6e:	f000 f8cd 	bl	8001d0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b72:	bf00      	nop
 8001b74:	3718      	adds	r7, #24
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	200002e4 	.word	0x200002e4

08001b80 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b84:	4b11      	ldr	r3, [pc, #68]	@ (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001b86:	4a12      	ldr	r2, [pc, #72]	@ (8001bd0 <MX_USART1_UART_Init+0x50>)
 8001b88:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b8a:	4b10      	ldr	r3, [pc, #64]	@ (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001b8c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b90:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b92:	4b0e      	ldr	r3, [pc, #56]	@ (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b98:	4b0c      	ldr	r3, [pc, #48]	@ (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ba4:	4b09      	ldr	r3, [pc, #36]	@ (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001ba6:	220c      	movs	r2, #12
 8001ba8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001baa:	4b08      	ldr	r3, [pc, #32]	@ (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bb0:	4b06      	ldr	r3, [pc, #24]	@ (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bb6:	4805      	ldr	r0, [pc, #20]	@ (8001bcc <MX_USART1_UART_Init+0x4c>)
 8001bb8:	f003 f8d4 	bl	8004d64 <HAL_UART_Init>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001bc2:	f000 f8a3 	bl	8001d0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	2000032c 	.word	0x2000032c
 8001bd0:	40013800 	.word	0x40013800

08001bd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b085      	sub	sp, #20
 8001bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bda:	4b14      	ldr	r3, [pc, #80]	@ (8001c2c <MX_GPIO_Init+0x58>)
 8001bdc:	699b      	ldr	r3, [r3, #24]
 8001bde:	4a13      	ldr	r2, [pc, #76]	@ (8001c2c <MX_GPIO_Init+0x58>)
 8001be0:	f043 0320 	orr.w	r3, r3, #32
 8001be4:	6193      	str	r3, [r2, #24]
 8001be6:	4b11      	ldr	r3, [pc, #68]	@ (8001c2c <MX_GPIO_Init+0x58>)
 8001be8:	699b      	ldr	r3, [r3, #24]
 8001bea:	f003 0320 	and.w	r3, r3, #32
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c2c <MX_GPIO_Init+0x58>)
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	4a0d      	ldr	r2, [pc, #52]	@ (8001c2c <MX_GPIO_Init+0x58>)
 8001bf8:	f043 0304 	orr.w	r3, r3, #4
 8001bfc:	6193      	str	r3, [r2, #24]
 8001bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8001c2c <MX_GPIO_Init+0x58>)
 8001c00:	699b      	ldr	r3, [r3, #24]
 8001c02:	f003 0304 	and.w	r3, r3, #4
 8001c06:	60bb      	str	r3, [r7, #8]
 8001c08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c0a:	4b08      	ldr	r3, [pc, #32]	@ (8001c2c <MX_GPIO_Init+0x58>)
 8001c0c:	699b      	ldr	r3, [r3, #24]
 8001c0e:	4a07      	ldr	r2, [pc, #28]	@ (8001c2c <MX_GPIO_Init+0x58>)
 8001c10:	f043 0308 	orr.w	r3, r3, #8
 8001c14:	6193      	str	r3, [r2, #24]
 8001c16:	4b05      	ldr	r3, [pc, #20]	@ (8001c2c <MX_GPIO_Init+0x58>)
 8001c18:	699b      	ldr	r3, [r3, #24]
 8001c1a:	f003 0308 	and.w	r3, r3, #8
 8001c1e:	607b      	str	r3, [r7, #4]
 8001c20:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c22:	bf00      	nop
 8001c24:	3714      	adds	r7, #20
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bc80      	pop	{r7}
 8001c2a:	4770      	bx	lr
 8001c2c:	40021000 	.word	0x40021000

08001c30 <StartTaskEDF>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTaskEDF */
void StartTaskEDF(void *argument)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint32_t tick = osKernelGetTickCount();
 8001c38:	f003 fb44 	bl	80052c4 <osKernelGetTickCount>
 8001c3c:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  tick += 10;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	330a      	adds	r3, #10
 8001c42:	60fb      	str	r3, [r7, #12]
	  EDFScheduler();
 8001c44:	f7ff fd00 	bl	8001648 <EDFScheduler>
	  osDelayUntil(tick);
 8001c48:	68f8      	ldr	r0, [r7, #12]
 8001c4a:	f003 fc0c 	bl	8005466 <osDelayUntil>
	  tick += 10;
 8001c4e:	bf00      	nop
 8001c50:	e7f5      	b.n	8001c3e <StartTaskEDF+0xe>

08001c52 <StartTaskLCD>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskLCD */
void StartTaskLCD(void *argument)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b084      	sub	sp, #16
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskLCD */
	uint32_t tick = osKernelGetTickCount();
 8001c5a:	f003 fb33 	bl	80052c4 <osKernelGetTickCount>
 8001c5e:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	tick += 1000;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001c66:	60fb      	str	r3, [r7, #12]
    Display_LCD();
 8001c68:	f7ff fcb4 	bl	80015d4 <Display_LCD>
    osDelayUntil(tick);
 8001c6c:	68f8      	ldr	r0, [r7, #12]
 8001c6e:	f003 fbfa 	bl	8005466 <osDelayUntil>
	tick += 1000;
 8001c72:	bf00      	nop
 8001c74:	e7f4      	b.n	8001c60 <StartTaskLCD+0xe>

08001c76 <StartTaskUART>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskUART */
void StartTaskUART(void *argument)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b084      	sub	sp, #16
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskUART */
	uint32_t tick = osKernelGetTickCount();
 8001c7e:	f003 fb21 	bl	80052c4 <osKernelGetTickCount>
 8001c82:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  tick += 5000;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8001c8a:	3308      	adds	r3, #8
 8001c8c:	60fb      	str	r3, [r7, #12]
	  Send_Uart();
 8001c8e:	f7ff fc81 	bl	8001594 <Send_Uart>
	  osDelayUntil(tick);
 8001c92:	68f8      	ldr	r0, [r7, #12]
 8001c94:	f003 fbe7 	bl	8005466 <osDelayUntil>
	  tick += 5000;
 8001c98:	bf00      	nop
 8001c9a:	e7f3      	b.n	8001c84 <StartTaskUART+0xe>

08001c9c <StartTaskHumidity>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskHumidity */
void StartTaskHumidity(void *argument)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskHumidity */
	uint32_t tick = osKernelGetTickCount();
 8001ca4:	f003 fb0e 	bl	80052c4 <osKernelGetTickCount>
 8001ca8:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  tick += 5000;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8001cb0:	3308      	adds	r3, #8
 8001cb2:	60fb      	str	r3, [r7, #12]
	  Read_Humidity();
 8001cb4:	f7ff fbf0 	bl	8001498 <Read_Humidity>
	  osDelayUntil(tick);
 8001cb8:	68f8      	ldr	r0, [r7, #12]
 8001cba:	f003 fbd4 	bl	8005466 <osDelayUntil>
	  tick += 5000;
 8001cbe:	bf00      	nop
 8001cc0:	e7f3      	b.n	8001caa <StartTaskHumidity+0xe>

08001cc2 <StartTaskTemperature>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskTemperature */
void StartTaskTemperature(void *argument)
{
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	b084      	sub	sp, #16
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskTemperature */
	uint32_t tick = osKernelGetTickCount();
 8001cca:	f003 fafb 	bl	80052c4 <osKernelGetTickCount>
 8001cce:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  tick += 5000;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8001cd6:	3308      	adds	r3, #8
 8001cd8:	60fb      	str	r3, [r7, #12]
	  Read_Temperature();
 8001cda:	f7ff fc1d 	bl	8001518 <Read_Temperature>
	  osDelayUntil(tick);
 8001cde:	68f8      	ldr	r0, [r7, #12]
 8001ce0:	f003 fbc1 	bl	8005466 <osDelayUntil>
	  tick += 5000;
 8001ce4:	bf00      	nop
 8001ce6:	e7f3      	b.n	8001cd0 <StartTaskTemperature+0xe>

08001ce8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a04      	ldr	r2, [pc, #16]	@ (8001d08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d101      	bne.n	8001cfe <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001cfa:	f000 fafd 	bl	80022f8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	3708      	adds	r7, #8
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40012c00 	.word	0x40012c00

08001d0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d10:	b672      	cpsid	i
}
 8001d12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d14:	bf00      	nop
 8001d16:	e7fd      	b.n	8001d14 <Error_Handler+0x8>

08001d18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d1e:	4b18      	ldr	r3, [pc, #96]	@ (8001d80 <HAL_MspInit+0x68>)
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	4a17      	ldr	r2, [pc, #92]	@ (8001d80 <HAL_MspInit+0x68>)
 8001d24:	f043 0301 	orr.w	r3, r3, #1
 8001d28:	6193      	str	r3, [r2, #24]
 8001d2a:	4b15      	ldr	r3, [pc, #84]	@ (8001d80 <HAL_MspInit+0x68>)
 8001d2c:	699b      	ldr	r3, [r3, #24]
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	60bb      	str	r3, [r7, #8]
 8001d34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d36:	4b12      	ldr	r3, [pc, #72]	@ (8001d80 <HAL_MspInit+0x68>)
 8001d38:	69db      	ldr	r3, [r3, #28]
 8001d3a:	4a11      	ldr	r2, [pc, #68]	@ (8001d80 <HAL_MspInit+0x68>)
 8001d3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d40:	61d3      	str	r3, [r2, #28]
 8001d42:	4b0f      	ldr	r3, [pc, #60]	@ (8001d80 <HAL_MspInit+0x68>)
 8001d44:	69db      	ldr	r3, [r3, #28]
 8001d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d4a:	607b      	str	r3, [r7, #4]
 8001d4c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d4e:	2200      	movs	r2, #0
 8001d50:	210f      	movs	r1, #15
 8001d52:	f06f 0001 	mvn.w	r0, #1
 8001d56:	f001 f81c 	bl	8002d92 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d84 <HAL_MspInit+0x6c>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001d66:	60fb      	str	r3, [r7, #12]
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d6e:	60fb      	str	r3, [r7, #12]
 8001d70:	4a04      	ldr	r2, [pc, #16]	@ (8001d84 <HAL_MspInit+0x6c>)
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d76:	bf00      	nop
 8001d78:	3710      	adds	r7, #16
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	40021000 	.word	0x40021000
 8001d84:	40010000 	.word	0x40010000

08001d88 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08a      	sub	sp, #40	@ 0x28
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d90:	f107 0318 	add.w	r3, r7, #24
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a28      	ldr	r2, [pc, #160]	@ (8001e44 <HAL_ADC_MspInit+0xbc>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d122      	bne.n	8001dee <HAL_ADC_MspInit+0x66>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001da8:	4b27      	ldr	r3, [pc, #156]	@ (8001e48 <HAL_ADC_MspInit+0xc0>)
 8001daa:	699b      	ldr	r3, [r3, #24]
 8001dac:	4a26      	ldr	r2, [pc, #152]	@ (8001e48 <HAL_ADC_MspInit+0xc0>)
 8001dae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001db2:	6193      	str	r3, [r2, #24]
 8001db4:	4b24      	ldr	r3, [pc, #144]	@ (8001e48 <HAL_ADC_MspInit+0xc0>)
 8001db6:	699b      	ldr	r3, [r3, #24]
 8001db8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001dbc:	617b      	str	r3, [r7, #20]
 8001dbe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc0:	4b21      	ldr	r3, [pc, #132]	@ (8001e48 <HAL_ADC_MspInit+0xc0>)
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	4a20      	ldr	r2, [pc, #128]	@ (8001e48 <HAL_ADC_MspInit+0xc0>)
 8001dc6:	f043 0304 	orr.w	r3, r3, #4
 8001dca:	6193      	str	r3, [r2, #24]
 8001dcc:	4b1e      	ldr	r3, [pc, #120]	@ (8001e48 <HAL_ADC_MspInit+0xc0>)
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	f003 0304 	and.w	r3, r3, #4
 8001dd4:	613b      	str	r3, [r7, #16]
 8001dd6:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de0:	f107 0318 	add.w	r3, r7, #24
 8001de4:	4619      	mov	r1, r3
 8001de6:	4819      	ldr	r0, [pc, #100]	@ (8001e4c <HAL_ADC_MspInit+0xc4>)
 8001de8:	f000 fffe 	bl	8002de8 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001dec:	e026      	b.n	8001e3c <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a17      	ldr	r2, [pc, #92]	@ (8001e50 <HAL_ADC_MspInit+0xc8>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d121      	bne.n	8001e3c <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001df8:	4b13      	ldr	r3, [pc, #76]	@ (8001e48 <HAL_ADC_MspInit+0xc0>)
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	4a12      	ldr	r2, [pc, #72]	@ (8001e48 <HAL_ADC_MspInit+0xc0>)
 8001dfe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e02:	6193      	str	r3, [r2, #24]
 8001e04:	4b10      	ldr	r3, [pc, #64]	@ (8001e48 <HAL_ADC_MspInit+0xc0>)
 8001e06:	699b      	ldr	r3, [r3, #24]
 8001e08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e0c:	60fb      	str	r3, [r7, #12]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e10:	4b0d      	ldr	r3, [pc, #52]	@ (8001e48 <HAL_ADC_MspInit+0xc0>)
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	4a0c      	ldr	r2, [pc, #48]	@ (8001e48 <HAL_ADC_MspInit+0xc0>)
 8001e16:	f043 0304 	orr.w	r3, r3, #4
 8001e1a:	6193      	str	r3, [r2, #24]
 8001e1c:	4b0a      	ldr	r3, [pc, #40]	@ (8001e48 <HAL_ADC_MspInit+0xc0>)
 8001e1e:	699b      	ldr	r3, [r3, #24]
 8001e20:	f003 0304 	and.w	r3, r3, #4
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e28:	2302      	movs	r3, #2
 8001e2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e30:	f107 0318 	add.w	r3, r7, #24
 8001e34:	4619      	mov	r1, r3
 8001e36:	4805      	ldr	r0, [pc, #20]	@ (8001e4c <HAL_ADC_MspInit+0xc4>)
 8001e38:	f000 ffd6 	bl	8002de8 <HAL_GPIO_Init>
}
 8001e3c:	bf00      	nop
 8001e3e:	3728      	adds	r7, #40	@ 0x28
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	40012400 	.word	0x40012400
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	40010800 	.word	0x40010800
 8001e50:	40012800 	.word	0x40012800

08001e54 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b088      	sub	sp, #32
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5c:	f107 0310 	add.w	r3, r7, #16
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a15      	ldr	r2, [pc, #84]	@ (8001ec4 <HAL_I2C_MspInit+0x70>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d123      	bne.n	8001ebc <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e74:	4b14      	ldr	r3, [pc, #80]	@ (8001ec8 <HAL_I2C_MspInit+0x74>)
 8001e76:	699b      	ldr	r3, [r3, #24]
 8001e78:	4a13      	ldr	r2, [pc, #76]	@ (8001ec8 <HAL_I2C_MspInit+0x74>)
 8001e7a:	f043 0308 	orr.w	r3, r3, #8
 8001e7e:	6193      	str	r3, [r2, #24]
 8001e80:	4b11      	ldr	r3, [pc, #68]	@ (8001ec8 <HAL_I2C_MspInit+0x74>)
 8001e82:	699b      	ldr	r3, [r3, #24]
 8001e84:	f003 0308 	and.w	r3, r3, #8
 8001e88:	60fb      	str	r3, [r7, #12]
 8001e8a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e8c:	23c0      	movs	r3, #192	@ 0xc0
 8001e8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e90:	2312      	movs	r3, #18
 8001e92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e94:	2303      	movs	r3, #3
 8001e96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e98:	f107 0310 	add.w	r3, r7, #16
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	480b      	ldr	r0, [pc, #44]	@ (8001ecc <HAL_I2C_MspInit+0x78>)
 8001ea0:	f000 ffa2 	bl	8002de8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ea4:	4b08      	ldr	r3, [pc, #32]	@ (8001ec8 <HAL_I2C_MspInit+0x74>)
 8001ea6:	69db      	ldr	r3, [r3, #28]
 8001ea8:	4a07      	ldr	r2, [pc, #28]	@ (8001ec8 <HAL_I2C_MspInit+0x74>)
 8001eaa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001eae:	61d3      	str	r3, [r2, #28]
 8001eb0:	4b05      	ldr	r3, [pc, #20]	@ (8001ec8 <HAL_I2C_MspInit+0x74>)
 8001eb2:	69db      	ldr	r3, [r3, #28]
 8001eb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001eb8:	60bb      	str	r3, [r7, #8]
 8001eba:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001ebc:	bf00      	nop
 8001ebe:	3720      	adds	r7, #32
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	40005400 	.word	0x40005400
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	40010c00 	.word	0x40010c00

08001ed0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ee0:	d113      	bne.n	8001f0a <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ee2:	4b0c      	ldr	r3, [pc, #48]	@ (8001f14 <HAL_TIM_Base_MspInit+0x44>)
 8001ee4:	69db      	ldr	r3, [r3, #28]
 8001ee6:	4a0b      	ldr	r2, [pc, #44]	@ (8001f14 <HAL_TIM_Base_MspInit+0x44>)
 8001ee8:	f043 0301 	orr.w	r3, r3, #1
 8001eec:	61d3      	str	r3, [r2, #28]
 8001eee:	4b09      	ldr	r3, [pc, #36]	@ (8001f14 <HAL_TIM_Base_MspInit+0x44>)
 8001ef0:	69db      	ldr	r3, [r3, #28]
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	60fb      	str	r3, [r7, #12]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001efa:	2200      	movs	r2, #0
 8001efc:	2105      	movs	r1, #5
 8001efe:	201c      	movs	r0, #28
 8001f00:	f000 ff47 	bl	8002d92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f04:	201c      	movs	r0, #28
 8001f06:	f000 ff60 	bl	8002dca <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001f0a:	bf00      	nop
 8001f0c:	3710      	adds	r7, #16
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40021000 	.word	0x40021000

08001f18 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b088      	sub	sp, #32
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f20:	f107 0310 	add.w	r3, r7, #16
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]
 8001f28:	605a      	str	r2, [r3, #4]
 8001f2a:	609a      	str	r2, [r3, #8]
 8001f2c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a1c      	ldr	r2, [pc, #112]	@ (8001fa4 <HAL_UART_MspInit+0x8c>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d131      	bne.n	8001f9c <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f38:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa8 <HAL_UART_MspInit+0x90>)
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	4a1a      	ldr	r2, [pc, #104]	@ (8001fa8 <HAL_UART_MspInit+0x90>)
 8001f3e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f42:	6193      	str	r3, [r2, #24]
 8001f44:	4b18      	ldr	r3, [pc, #96]	@ (8001fa8 <HAL_UART_MspInit+0x90>)
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f4c:	60fb      	str	r3, [r7, #12]
 8001f4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f50:	4b15      	ldr	r3, [pc, #84]	@ (8001fa8 <HAL_UART_MspInit+0x90>)
 8001f52:	699b      	ldr	r3, [r3, #24]
 8001f54:	4a14      	ldr	r2, [pc, #80]	@ (8001fa8 <HAL_UART_MspInit+0x90>)
 8001f56:	f043 0304 	orr.w	r3, r3, #4
 8001f5a:	6193      	str	r3, [r2, #24]
 8001f5c:	4b12      	ldr	r3, [pc, #72]	@ (8001fa8 <HAL_UART_MspInit+0x90>)
 8001f5e:	699b      	ldr	r3, [r3, #24]
 8001f60:	f003 0304 	and.w	r3, r3, #4
 8001f64:	60bb      	str	r3, [r7, #8]
 8001f66:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f68:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f6c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6e:	2302      	movs	r3, #2
 8001f70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f72:	2303      	movs	r3, #3
 8001f74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f76:	f107 0310 	add.w	r3, r7, #16
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	480b      	ldr	r0, [pc, #44]	@ (8001fac <HAL_UART_MspInit+0x94>)
 8001f7e:	f000 ff33 	bl	8002de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f90:	f107 0310 	add.w	r3, r7, #16
 8001f94:	4619      	mov	r1, r3
 8001f96:	4805      	ldr	r0, [pc, #20]	@ (8001fac <HAL_UART_MspInit+0x94>)
 8001f98:	f000 ff26 	bl	8002de8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001f9c:	bf00      	nop
 8001f9e:	3720      	adds	r7, #32
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40013800 	.word	0x40013800
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	40010800 	.word	0x40010800

08001fb0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08c      	sub	sp, #48	@ 0x30
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001fc6:	4b2e      	ldr	r3, [pc, #184]	@ (8002080 <HAL_InitTick+0xd0>)
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	4a2d      	ldr	r2, [pc, #180]	@ (8002080 <HAL_InitTick+0xd0>)
 8001fcc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001fd0:	6193      	str	r3, [r2, #24]
 8001fd2:	4b2b      	ldr	r3, [pc, #172]	@ (8002080 <HAL_InitTick+0xd0>)
 8001fd4:	699b      	ldr	r3, [r3, #24]
 8001fd6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fda:	60bb      	str	r3, [r7, #8]
 8001fdc:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001fde:	f107 020c 	add.w	r2, r7, #12
 8001fe2:	f107 0310 	add.w	r3, r7, #16
 8001fe6:	4611      	mov	r1, r2
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f002 f90f 	bl	800420c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001fee:	f002 f8f9 	bl	80041e4 <HAL_RCC_GetPCLK2Freq>
 8001ff2:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ff6:	4a23      	ldr	r2, [pc, #140]	@ (8002084 <HAL_InitTick+0xd4>)
 8001ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ffc:	0c9b      	lsrs	r3, r3, #18
 8001ffe:	3b01      	subs	r3, #1
 8002000:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002002:	4b21      	ldr	r3, [pc, #132]	@ (8002088 <HAL_InitTick+0xd8>)
 8002004:	4a21      	ldr	r2, [pc, #132]	@ (800208c <HAL_InitTick+0xdc>)
 8002006:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002008:	4b1f      	ldr	r3, [pc, #124]	@ (8002088 <HAL_InitTick+0xd8>)
 800200a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800200e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002010:	4a1d      	ldr	r2, [pc, #116]	@ (8002088 <HAL_InitTick+0xd8>)
 8002012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002014:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002016:	4b1c      	ldr	r3, [pc, #112]	@ (8002088 <HAL_InitTick+0xd8>)
 8002018:	2200      	movs	r2, #0
 800201a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800201c:	4b1a      	ldr	r3, [pc, #104]	@ (8002088 <HAL_InitTick+0xd8>)
 800201e:	2200      	movs	r2, #0
 8002020:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002022:	4b19      	ldr	r3, [pc, #100]	@ (8002088 <HAL_InitTick+0xd8>)
 8002024:	2200      	movs	r2, #0
 8002026:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002028:	4817      	ldr	r0, [pc, #92]	@ (8002088 <HAL_InitTick+0xd8>)
 800202a:	f002 faa9 	bl	8004580 <HAL_TIM_Base_Init>
 800202e:	4603      	mov	r3, r0
 8002030:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002034:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002038:	2b00      	cmp	r3, #0
 800203a:	d11b      	bne.n	8002074 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800203c:	4812      	ldr	r0, [pc, #72]	@ (8002088 <HAL_InitTick+0xd8>)
 800203e:	f002 faef 	bl	8004620 <HAL_TIM_Base_Start_IT>
 8002042:	4603      	mov	r3, r0
 8002044:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002048:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800204c:	2b00      	cmp	r3, #0
 800204e:	d111      	bne.n	8002074 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002050:	2019      	movs	r0, #25
 8002052:	f000 feba 	bl	8002dca <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2b0f      	cmp	r3, #15
 800205a:	d808      	bhi.n	800206e <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 800205c:	2200      	movs	r2, #0
 800205e:	6879      	ldr	r1, [r7, #4]
 8002060:	2019      	movs	r0, #25
 8002062:	f000 fe96 	bl	8002d92 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002066:	4a0a      	ldr	r2, [pc, #40]	@ (8002090 <HAL_InitTick+0xe0>)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6013      	str	r3, [r2, #0]
 800206c:	e002      	b.n	8002074 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002074:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002078:	4618      	mov	r0, r3
 800207a:	3730      	adds	r7, #48	@ 0x30
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	40021000 	.word	0x40021000
 8002084:	431bde83 	.word	0x431bde83
 8002088:	20000394 	.word	0x20000394
 800208c:	40012c00 	.word	0x40012c00
 8002090:	20000004 	.word	0x20000004

08002094 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002098:	bf00      	nop
 800209a:	e7fd      	b.n	8002098 <NMI_Handler+0x4>

0800209c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020a0:	bf00      	nop
 80020a2:	e7fd      	b.n	80020a0 <HardFault_Handler+0x4>

080020a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020a8:	bf00      	nop
 80020aa:	e7fd      	b.n	80020a8 <MemManage_Handler+0x4>

080020ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020b0:	bf00      	nop
 80020b2:	e7fd      	b.n	80020b0 <BusFault_Handler+0x4>

080020b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020b8:	bf00      	nop
 80020ba:	e7fd      	b.n	80020b8 <UsageFault_Handler+0x4>

080020bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020c0:	bf00      	nop
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bc80      	pop	{r7}
 80020c6:	4770      	bx	lr

080020c8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80020cc:	4802      	ldr	r0, [pc, #8]	@ (80020d8 <TIM1_UP_IRQHandler+0x10>)
 80020ce:	f002 faf9 	bl	80046c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80020d2:	bf00      	nop
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	20000394 	.word	0x20000394

080020dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80020e0:	4802      	ldr	r0, [pc, #8]	@ (80020ec <TIM2_IRQHandler+0x10>)
 80020e2:	f002 faef 	bl	80046c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80020e6:	bf00      	nop
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	200002e4 	.word	0x200002e4

080020f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  return 1;
 80020f4:	2301      	movs	r3, #1
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bc80      	pop	{r7}
 80020fc:	4770      	bx	lr

080020fe <_kill>:

int _kill(int pid, int sig)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	b082      	sub	sp, #8
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
 8002106:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002108:	f006 fcb2 	bl	8008a70 <__errno>
 800210c:	4603      	mov	r3, r0
 800210e:	2216      	movs	r2, #22
 8002110:	601a      	str	r2, [r3, #0]
  return -1;
 8002112:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002116:	4618      	mov	r0, r3
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <_exit>:

void _exit (int status)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	b082      	sub	sp, #8
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002126:	f04f 31ff 	mov.w	r1, #4294967295
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f7ff ffe7 	bl	80020fe <_kill>
  while (1) {}    /* Make sure we hang here */
 8002130:	bf00      	nop
 8002132:	e7fd      	b.n	8002130 <_exit+0x12>

08002134 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002140:	2300      	movs	r3, #0
 8002142:	617b      	str	r3, [r7, #20]
 8002144:	e00a      	b.n	800215c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002146:	f3af 8000 	nop.w
 800214a:	4601      	mov	r1, r0
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	1c5a      	adds	r2, r3, #1
 8002150:	60ba      	str	r2, [r7, #8]
 8002152:	b2ca      	uxtb	r2, r1
 8002154:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	3301      	adds	r3, #1
 800215a:	617b      	str	r3, [r7, #20]
 800215c:	697a      	ldr	r2, [r7, #20]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	429a      	cmp	r2, r3
 8002162:	dbf0      	blt.n	8002146 <_read+0x12>
  }

  return len;
 8002164:	687b      	ldr	r3, [r7, #4]
}
 8002166:	4618      	mov	r0, r3
 8002168:	3718      	adds	r7, #24
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	b086      	sub	sp, #24
 8002172:	af00      	add	r7, sp, #0
 8002174:	60f8      	str	r0, [r7, #12]
 8002176:	60b9      	str	r1, [r7, #8]
 8002178:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800217a:	2300      	movs	r3, #0
 800217c:	617b      	str	r3, [r7, #20]
 800217e:	e009      	b.n	8002194 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	1c5a      	adds	r2, r3, #1
 8002184:	60ba      	str	r2, [r7, #8]
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff f973 	bl	8001474 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	3301      	adds	r3, #1
 8002192:	617b      	str	r3, [r7, #20]
 8002194:	697a      	ldr	r2, [r7, #20]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	429a      	cmp	r2, r3
 800219a:	dbf1      	blt.n	8002180 <_write+0x12>
  }
  return len;
 800219c:	687b      	ldr	r3, [r7, #4]
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3718      	adds	r7, #24
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <_close>:

int _close(int file)
{
 80021a6:	b480      	push	{r7}
 80021a8:	b083      	sub	sp, #12
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bc80      	pop	{r7}
 80021ba:	4770      	bx	lr

080021bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021cc:	605a      	str	r2, [r3, #4]
  return 0;
 80021ce:	2300      	movs	r3, #0
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bc80      	pop	{r7}
 80021d8:	4770      	bx	lr

080021da <_isatty>:

int _isatty(int file)
{
 80021da:	b480      	push	{r7}
 80021dc:	b083      	sub	sp, #12
 80021de:	af00      	add	r7, sp, #0
 80021e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021e2:	2301      	movs	r3, #1
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bc80      	pop	{r7}
 80021ec:	4770      	bx	lr

080021ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021ee:	b480      	push	{r7}
 80021f0:	b085      	sub	sp, #20
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	60f8      	str	r0, [r7, #12]
 80021f6:	60b9      	str	r1, [r7, #8]
 80021f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3714      	adds	r7, #20
 8002200:	46bd      	mov	sp, r7
 8002202:	bc80      	pop	{r7}
 8002204:	4770      	bx	lr
	...

08002208 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002210:	4a14      	ldr	r2, [pc, #80]	@ (8002264 <_sbrk+0x5c>)
 8002212:	4b15      	ldr	r3, [pc, #84]	@ (8002268 <_sbrk+0x60>)
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800221c:	4b13      	ldr	r3, [pc, #76]	@ (800226c <_sbrk+0x64>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d102      	bne.n	800222a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002224:	4b11      	ldr	r3, [pc, #68]	@ (800226c <_sbrk+0x64>)
 8002226:	4a12      	ldr	r2, [pc, #72]	@ (8002270 <_sbrk+0x68>)
 8002228:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800222a:	4b10      	ldr	r3, [pc, #64]	@ (800226c <_sbrk+0x64>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4413      	add	r3, r2
 8002232:	693a      	ldr	r2, [r7, #16]
 8002234:	429a      	cmp	r2, r3
 8002236:	d207      	bcs.n	8002248 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002238:	f006 fc1a 	bl	8008a70 <__errno>
 800223c:	4603      	mov	r3, r0
 800223e:	220c      	movs	r2, #12
 8002240:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002242:	f04f 33ff 	mov.w	r3, #4294967295
 8002246:	e009      	b.n	800225c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002248:	4b08      	ldr	r3, [pc, #32]	@ (800226c <_sbrk+0x64>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800224e:	4b07      	ldr	r3, [pc, #28]	@ (800226c <_sbrk+0x64>)
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4413      	add	r3, r2
 8002256:	4a05      	ldr	r2, [pc, #20]	@ (800226c <_sbrk+0x64>)
 8002258:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800225a:	68fb      	ldr	r3, [r7, #12]
}
 800225c:	4618      	mov	r0, r3
 800225e:	3718      	adds	r7, #24
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	20005000 	.word	0x20005000
 8002268:	00000400 	.word	0x00000400
 800226c:	200003dc 	.word	0x200003dc
 8002270:	20002e80 	.word	0x20002e80

08002274 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002278:	bf00      	nop
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr

08002280 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002280:	f7ff fff8 	bl	8002274 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002284:	480b      	ldr	r0, [pc, #44]	@ (80022b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002286:	490c      	ldr	r1, [pc, #48]	@ (80022b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002288:	4a0c      	ldr	r2, [pc, #48]	@ (80022bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800228a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800228c:	e002      	b.n	8002294 <LoopCopyDataInit>

0800228e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800228e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002290:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002292:	3304      	adds	r3, #4

08002294 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002294:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002296:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002298:	d3f9      	bcc.n	800228e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800229a:	4a09      	ldr	r2, [pc, #36]	@ (80022c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800229c:	4c09      	ldr	r4, [pc, #36]	@ (80022c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800229e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022a0:	e001      	b.n	80022a6 <LoopFillZerobss>

080022a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022a4:	3204      	adds	r2, #4

080022a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022a8:	d3fb      	bcc.n	80022a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022aa:	f006 fbe7 	bl	8008a7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80022ae:	f7ff fa79 	bl	80017a4 <main>
  bx lr
 80022b2:	4770      	bx	lr
  ldr r0, =_sdata
 80022b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022b8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80022bc:	0800ad54 	.word	0x0800ad54
  ldr r2, =_sbss
 80022c0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80022c4:	20002e80 	.word	0x20002e80

080022c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80022c8:	e7fe      	b.n	80022c8 <ADC1_2_IRQHandler>
	...

080022cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022d0:	4b08      	ldr	r3, [pc, #32]	@ (80022f4 <HAL_Init+0x28>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a07      	ldr	r2, [pc, #28]	@ (80022f4 <HAL_Init+0x28>)
 80022d6:	f043 0310 	orr.w	r3, r3, #16
 80022da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022dc:	2003      	movs	r0, #3
 80022de:	f000 fd4d 	bl	8002d7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022e2:	200f      	movs	r0, #15
 80022e4:	f7ff fe64 	bl	8001fb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022e8:	f7ff fd16 	bl	8001d18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40022000 	.word	0x40022000

080022f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022fc:	4b05      	ldr	r3, [pc, #20]	@ (8002314 <HAL_IncTick+0x1c>)
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	461a      	mov	r2, r3
 8002302:	4b05      	ldr	r3, [pc, #20]	@ (8002318 <HAL_IncTick+0x20>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4413      	add	r3, r2
 8002308:	4a03      	ldr	r2, [pc, #12]	@ (8002318 <HAL_IncTick+0x20>)
 800230a:	6013      	str	r3, [r2, #0]
}
 800230c:	bf00      	nop
 800230e:	46bd      	mov	sp, r7
 8002310:	bc80      	pop	{r7}
 8002312:	4770      	bx	lr
 8002314:	20000008 	.word	0x20000008
 8002318:	200003e0 	.word	0x200003e0

0800231c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  return uwTick;
 8002320:	4b02      	ldr	r3, [pc, #8]	@ (800232c <HAL_GetTick+0x10>)
 8002322:	681b      	ldr	r3, [r3, #0]
}
 8002324:	4618      	mov	r0, r3
 8002326:	46bd      	mov	sp, r7
 8002328:	bc80      	pop	{r7}
 800232a:	4770      	bx	lr
 800232c:	200003e0 	.word	0x200003e0

08002330 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002338:	f7ff fff0 	bl	800231c <HAL_GetTick>
 800233c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002348:	d005      	beq.n	8002356 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800234a:	4b0a      	ldr	r3, [pc, #40]	@ (8002374 <HAL_Delay+0x44>)
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	461a      	mov	r2, r3
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	4413      	add	r3, r2
 8002354:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002356:	bf00      	nop
 8002358:	f7ff ffe0 	bl	800231c <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	68fa      	ldr	r2, [r7, #12]
 8002364:	429a      	cmp	r2, r3
 8002366:	d8f7      	bhi.n	8002358 <HAL_Delay+0x28>
  {
  }
}
 8002368:	bf00      	nop
 800236a:	bf00      	nop
 800236c:	3710      	adds	r7, #16
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	20000008 	.word	0x20000008

08002378 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b086      	sub	sp, #24
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002380:	2300      	movs	r3, #0
 8002382:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002384:	2300      	movs	r3, #0
 8002386:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002388:	2300      	movs	r3, #0
 800238a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800238c:	2300      	movs	r3, #0
 800238e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e0be      	b.n	8002518 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d109      	bne.n	80023bc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f7ff fce6 	bl	8001d88 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f000 fbf1 	bl	8002ba4 <ADC_ConversionStop_Disable>
 80023c2:	4603      	mov	r3, r0
 80023c4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ca:	f003 0310 	and.w	r3, r3, #16
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	f040 8099 	bne.w	8002506 <HAL_ADC_Init+0x18e>
 80023d4:	7dfb      	ldrb	r3, [r7, #23]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	f040 8095 	bne.w	8002506 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023e0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80023e4:	f023 0302 	bic.w	r3, r3, #2
 80023e8:	f043 0202 	orr.w	r2, r3, #2
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80023f8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	7b1b      	ldrb	r3, [r3, #12]
 80023fe:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002400:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002402:	68ba      	ldr	r2, [r7, #8]
 8002404:	4313      	orrs	r3, r2
 8002406:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002410:	d003      	beq.n	800241a <HAL_ADC_Init+0xa2>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	2b01      	cmp	r3, #1
 8002418:	d102      	bne.n	8002420 <HAL_ADC_Init+0xa8>
 800241a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800241e:	e000      	b.n	8002422 <HAL_ADC_Init+0xaa>
 8002420:	2300      	movs	r3, #0
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	4313      	orrs	r3, r2
 8002426:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	7d1b      	ldrb	r3, [r3, #20]
 800242c:	2b01      	cmp	r3, #1
 800242e:	d119      	bne.n	8002464 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	7b1b      	ldrb	r3, [r3, #12]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d109      	bne.n	800244c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	3b01      	subs	r3, #1
 800243e:	035a      	lsls	r2, r3, #13
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	4313      	orrs	r3, r2
 8002444:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002448:	613b      	str	r3, [r7, #16]
 800244a:	e00b      	b.n	8002464 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002450:	f043 0220 	orr.w	r2, r3, #32
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800245c:	f043 0201 	orr.w	r2, r3, #1
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	430a      	orrs	r2, r1
 8002476:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	689a      	ldr	r2, [r3, #8]
 800247e:	4b28      	ldr	r3, [pc, #160]	@ (8002520 <HAL_ADC_Init+0x1a8>)
 8002480:	4013      	ands	r3, r2
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	6812      	ldr	r2, [r2, #0]
 8002486:	68b9      	ldr	r1, [r7, #8]
 8002488:	430b      	orrs	r3, r1
 800248a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002494:	d003      	beq.n	800249e <HAL_ADC_Init+0x126>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	2b01      	cmp	r3, #1
 800249c:	d104      	bne.n	80024a8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	691b      	ldr	r3, [r3, #16]
 80024a2:	3b01      	subs	r3, #1
 80024a4:	051b      	lsls	r3, r3, #20
 80024a6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ae:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	689a      	ldr	r2, [r3, #8]
 80024c2:	4b18      	ldr	r3, [pc, #96]	@ (8002524 <HAL_ADC_Init+0x1ac>)
 80024c4:	4013      	ands	r3, r2
 80024c6:	68ba      	ldr	r2, [r7, #8]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d10b      	bne.n	80024e4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d6:	f023 0303 	bic.w	r3, r3, #3
 80024da:	f043 0201 	orr.w	r2, r3, #1
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80024e2:	e018      	b.n	8002516 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e8:	f023 0312 	bic.w	r3, r3, #18
 80024ec:	f043 0210 	orr.w	r2, r3, #16
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024f8:	f043 0201 	orr.w	r2, r3, #1
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002504:	e007      	b.n	8002516 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800250a:	f043 0210 	orr.w	r2, r3, #16
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002516:	7dfb      	ldrb	r3, [r7, #23]
}
 8002518:	4618      	mov	r0, r3
 800251a:	3718      	adds	r7, #24
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	ffe1f7fd 	.word	0xffe1f7fd
 8002524:	ff1f0efe 	.word	0xff1f0efe

08002528 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002530:	2300      	movs	r3, #0
 8002532:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800253a:	2b01      	cmp	r3, #1
 800253c:	d101      	bne.n	8002542 <HAL_ADC_Start+0x1a>
 800253e:	2302      	movs	r3, #2
 8002540:	e098      	b.n	8002674 <HAL_ADC_Start+0x14c>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2201      	movs	r2, #1
 8002546:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f000 fad0 	bl	8002af0 <ADC_Enable>
 8002550:	4603      	mov	r3, r0
 8002552:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002554:	7bfb      	ldrb	r3, [r7, #15]
 8002556:	2b00      	cmp	r3, #0
 8002558:	f040 8087 	bne.w	800266a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002560:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002564:	f023 0301 	bic.w	r3, r3, #1
 8002568:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a41      	ldr	r2, [pc, #260]	@ (800267c <HAL_ADC_Start+0x154>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d105      	bne.n	8002586 <HAL_ADC_Start+0x5e>
 800257a:	4b41      	ldr	r3, [pc, #260]	@ (8002680 <HAL_ADC_Start+0x158>)
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d115      	bne.n	80025b2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800258a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800259c:	2b00      	cmp	r3, #0
 800259e:	d026      	beq.n	80025ee <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025a8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025b0:	e01d      	b.n	80025ee <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a2f      	ldr	r2, [pc, #188]	@ (8002680 <HAL_ADC_Start+0x158>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d004      	beq.n	80025d2 <HAL_ADC_Start+0xaa>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a2b      	ldr	r2, [pc, #172]	@ (800267c <HAL_ADC_Start+0x154>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d10d      	bne.n	80025ee <HAL_ADC_Start+0xc6>
 80025d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002680 <HAL_ADC_Start+0x158>)
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d007      	beq.n	80025ee <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025e6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d006      	beq.n	8002608 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025fe:	f023 0206 	bic.w	r2, r3, #6
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002606:	e002      	b.n	800260e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2200      	movs	r2, #0
 800260c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f06f 0202 	mvn.w	r2, #2
 800261e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800262a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800262e:	d113      	bne.n	8002658 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002634:	4a11      	ldr	r2, [pc, #68]	@ (800267c <HAL_ADC_Start+0x154>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d105      	bne.n	8002646 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800263a:	4b11      	ldr	r3, [pc, #68]	@ (8002680 <HAL_ADC_Start+0x158>)
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002642:	2b00      	cmp	r3, #0
 8002644:	d108      	bne.n	8002658 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	689a      	ldr	r2, [r3, #8]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002654:	609a      	str	r2, [r3, #8]
 8002656:	e00c      	b.n	8002672 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	689a      	ldr	r2, [r3, #8]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002666:	609a      	str	r2, [r3, #8]
 8002668:	e003      	b.n	8002672 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002672:	7bfb      	ldrb	r3, [r7, #15]
}
 8002674:	4618      	mov	r0, r3
 8002676:	3710      	adds	r7, #16
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	40012800 	.word	0x40012800
 8002680:	40012400 	.word	0x40012400

08002684 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800268c:	2300      	movs	r3, #0
 800268e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002696:	2b01      	cmp	r3, #1
 8002698:	d101      	bne.n	800269e <HAL_ADC_Stop+0x1a>
 800269a:	2302      	movs	r3, #2
 800269c:	e01a      	b.n	80026d4 <HAL_ADC_Stop+0x50>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2201      	movs	r2, #1
 80026a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 fa7c 	bl	8002ba4 <ADC_ConversionStop_Disable>
 80026ac:	4603      	mov	r3, r0
 80026ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80026b0:	7bfb      	ldrb	r3, [r7, #15]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d109      	bne.n	80026ca <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ba:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80026be:	f023 0301 	bic.w	r3, r3, #1
 80026c2:	f043 0201 	orr.w	r2, r3, #1
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80026d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3710      	adds	r7, #16
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80026dc:	b590      	push	{r4, r7, lr}
 80026de:	b087      	sub	sp, #28
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80026e6:	2300      	movs	r3, #0
 80026e8:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80026ee:	2300      	movs	r3, #0
 80026f0:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80026f2:	f7ff fe13 	bl	800231c <HAL_GetTick>
 80026f6:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002702:	2b00      	cmp	r3, #0
 8002704:	d00b      	beq.n	800271e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800270a:	f043 0220 	orr.w	r2, r3, #32
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e0d3      	b.n	80028c6 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002728:	2b00      	cmp	r3, #0
 800272a:	d131      	bne.n	8002790 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002732:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002736:	2b00      	cmp	r3, #0
 8002738:	d12a      	bne.n	8002790 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800273a:	e021      	b.n	8002780 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002742:	d01d      	beq.n	8002780 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d007      	beq.n	800275a <HAL_ADC_PollForConversion+0x7e>
 800274a:	f7ff fde7 	bl	800231c <HAL_GetTick>
 800274e:	4602      	mov	r2, r0
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	683a      	ldr	r2, [r7, #0]
 8002756:	429a      	cmp	r2, r3
 8002758:	d212      	bcs.n	8002780 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0302 	and.w	r3, r3, #2
 8002764:	2b00      	cmp	r3, #0
 8002766:	d10b      	bne.n	8002780 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800276c:	f043 0204 	orr.w	r2, r3, #4
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e0a2      	b.n	80028c6 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0302 	and.w	r3, r3, #2
 800278a:	2b00      	cmp	r3, #0
 800278c:	d0d6      	beq.n	800273c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800278e:	e070      	b.n	8002872 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002790:	4b4f      	ldr	r3, [pc, #316]	@ (80028d0 <HAL_ADC_PollForConversion+0x1f4>)
 8002792:	681c      	ldr	r4, [r3, #0]
 8002794:	2002      	movs	r0, #2
 8002796:	f001 fe3d 	bl	8004414 <HAL_RCCEx_GetPeriphCLKFreq>
 800279a:	4603      	mov	r3, r0
 800279c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	6919      	ldr	r1, [r3, #16]
 80027a6:	4b4b      	ldr	r3, [pc, #300]	@ (80028d4 <HAL_ADC_PollForConversion+0x1f8>)
 80027a8:	400b      	ands	r3, r1
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d118      	bne.n	80027e0 <HAL_ADC_PollForConversion+0x104>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	68d9      	ldr	r1, [r3, #12]
 80027b4:	4b48      	ldr	r3, [pc, #288]	@ (80028d8 <HAL_ADC_PollForConversion+0x1fc>)
 80027b6:	400b      	ands	r3, r1
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d111      	bne.n	80027e0 <HAL_ADC_PollForConversion+0x104>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6919      	ldr	r1, [r3, #16]
 80027c2:	4b46      	ldr	r3, [pc, #280]	@ (80028dc <HAL_ADC_PollForConversion+0x200>)
 80027c4:	400b      	ands	r3, r1
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d108      	bne.n	80027dc <HAL_ADC_PollForConversion+0x100>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68d9      	ldr	r1, [r3, #12]
 80027d0:	4b43      	ldr	r3, [pc, #268]	@ (80028e0 <HAL_ADC_PollForConversion+0x204>)
 80027d2:	400b      	ands	r3, r1
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d101      	bne.n	80027dc <HAL_ADC_PollForConversion+0x100>
 80027d8:	2314      	movs	r3, #20
 80027da:	e020      	b.n	800281e <HAL_ADC_PollForConversion+0x142>
 80027dc:	2329      	movs	r3, #41	@ 0x29
 80027de:	e01e      	b.n	800281e <HAL_ADC_PollForConversion+0x142>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6919      	ldr	r1, [r3, #16]
 80027e6:	4b3d      	ldr	r3, [pc, #244]	@ (80028dc <HAL_ADC_PollForConversion+0x200>)
 80027e8:	400b      	ands	r3, r1
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d106      	bne.n	80027fc <HAL_ADC_PollForConversion+0x120>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	68d9      	ldr	r1, [r3, #12]
 80027f4:	4b3a      	ldr	r3, [pc, #232]	@ (80028e0 <HAL_ADC_PollForConversion+0x204>)
 80027f6:	400b      	ands	r3, r1
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d00d      	beq.n	8002818 <HAL_ADC_PollForConversion+0x13c>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	6919      	ldr	r1, [r3, #16]
 8002802:	4b38      	ldr	r3, [pc, #224]	@ (80028e4 <HAL_ADC_PollForConversion+0x208>)
 8002804:	400b      	ands	r3, r1
 8002806:	2b00      	cmp	r3, #0
 8002808:	d108      	bne.n	800281c <HAL_ADC_PollForConversion+0x140>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	68d9      	ldr	r1, [r3, #12]
 8002810:	4b34      	ldr	r3, [pc, #208]	@ (80028e4 <HAL_ADC_PollForConversion+0x208>)
 8002812:	400b      	ands	r3, r1
 8002814:	2b00      	cmp	r3, #0
 8002816:	d101      	bne.n	800281c <HAL_ADC_PollForConversion+0x140>
 8002818:	2354      	movs	r3, #84	@ 0x54
 800281a:	e000      	b.n	800281e <HAL_ADC_PollForConversion+0x142>
 800281c:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800281e:	fb02 f303 	mul.w	r3, r2, r3
 8002822:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002824:	e021      	b.n	800286a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800282c:	d01a      	beq.n	8002864 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d007      	beq.n	8002844 <HAL_ADC_PollForConversion+0x168>
 8002834:	f7ff fd72 	bl	800231c <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	683a      	ldr	r2, [r7, #0]
 8002840:	429a      	cmp	r2, r3
 8002842:	d20f      	bcs.n	8002864 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	429a      	cmp	r2, r3
 800284a:	d90b      	bls.n	8002864 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002850:	f043 0204 	orr.w	r2, r3, #4
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e030      	b.n	80028c6 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	3301      	adds	r3, #1
 8002868:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	429a      	cmp	r2, r3
 8002870:	d8d9      	bhi.n	8002826 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f06f 0212 	mvn.w	r2, #18
 800287a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002880:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002892:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002896:	d115      	bne.n	80028c4 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800289c:	2b00      	cmp	r3, #0
 800289e:	d111      	bne.n	80028c4 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d105      	bne.n	80028c4 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028bc:	f043 0201 	orr.w	r2, r3, #1
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	371c      	adds	r7, #28
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd90      	pop	{r4, r7, pc}
 80028ce:	bf00      	nop
 80028d0:	20000000 	.word	0x20000000
 80028d4:	24924924 	.word	0x24924924
 80028d8:	00924924 	.word	0x00924924
 80028dc:	12492492 	.word	0x12492492
 80028e0:	00492492 	.word	0x00492492
 80028e4:	00249249 	.word	0x00249249

080028e8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	370c      	adds	r7, #12
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bc80      	pop	{r7}
 80028fe:	4770      	bx	lr

08002900 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002900:	b480      	push	{r7}
 8002902:	b085      	sub	sp, #20
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800290a:	2300      	movs	r3, #0
 800290c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800290e:	2300      	movs	r3, #0
 8002910:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002918:	2b01      	cmp	r3, #1
 800291a:	d101      	bne.n	8002920 <HAL_ADC_ConfigChannel+0x20>
 800291c:	2302      	movs	r3, #2
 800291e:	e0dc      	b.n	8002ada <HAL_ADC_ConfigChannel+0x1da>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	2b06      	cmp	r3, #6
 800292e:	d81c      	bhi.n	800296a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685a      	ldr	r2, [r3, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	4413      	add	r3, r2
 8002940:	3b05      	subs	r3, #5
 8002942:	221f      	movs	r2, #31
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	43db      	mvns	r3, r3
 800294a:	4019      	ands	r1, r3
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	6818      	ldr	r0, [r3, #0]
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685a      	ldr	r2, [r3, #4]
 8002954:	4613      	mov	r3, r2
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	4413      	add	r3, r2
 800295a:	3b05      	subs	r3, #5
 800295c:	fa00 f203 	lsl.w	r2, r0, r3
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	430a      	orrs	r2, r1
 8002966:	635a      	str	r2, [r3, #52]	@ 0x34
 8002968:	e03c      	b.n	80029e4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	2b0c      	cmp	r3, #12
 8002970:	d81c      	bhi.n	80029ac <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685a      	ldr	r2, [r3, #4]
 800297c:	4613      	mov	r3, r2
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	4413      	add	r3, r2
 8002982:	3b23      	subs	r3, #35	@ 0x23
 8002984:	221f      	movs	r2, #31
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	43db      	mvns	r3, r3
 800298c:	4019      	ands	r1, r3
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	6818      	ldr	r0, [r3, #0]
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685a      	ldr	r2, [r3, #4]
 8002996:	4613      	mov	r3, r2
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	4413      	add	r3, r2
 800299c:	3b23      	subs	r3, #35	@ 0x23
 800299e:	fa00 f203 	lsl.w	r2, r0, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	430a      	orrs	r2, r1
 80029a8:	631a      	str	r2, [r3, #48]	@ 0x30
 80029aa:	e01b      	b.n	80029e4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685a      	ldr	r2, [r3, #4]
 80029b6:	4613      	mov	r3, r2
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	4413      	add	r3, r2
 80029bc:	3b41      	subs	r3, #65	@ 0x41
 80029be:	221f      	movs	r2, #31
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	43db      	mvns	r3, r3
 80029c6:	4019      	ands	r1, r3
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	6818      	ldr	r0, [r3, #0]
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685a      	ldr	r2, [r3, #4]
 80029d0:	4613      	mov	r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	4413      	add	r3, r2
 80029d6:	3b41      	subs	r3, #65	@ 0x41
 80029d8:	fa00 f203 	lsl.w	r2, r0, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2b09      	cmp	r3, #9
 80029ea:	d91c      	bls.n	8002a26 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68d9      	ldr	r1, [r3, #12]
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	4613      	mov	r3, r2
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	4413      	add	r3, r2
 80029fc:	3b1e      	subs	r3, #30
 80029fe:	2207      	movs	r2, #7
 8002a00:	fa02 f303 	lsl.w	r3, r2, r3
 8002a04:	43db      	mvns	r3, r3
 8002a06:	4019      	ands	r1, r3
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	6898      	ldr	r0, [r3, #8]
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	4613      	mov	r3, r2
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	4413      	add	r3, r2
 8002a16:	3b1e      	subs	r3, #30
 8002a18:	fa00 f203 	lsl.w	r2, r0, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	430a      	orrs	r2, r1
 8002a22:	60da      	str	r2, [r3, #12]
 8002a24:	e019      	b.n	8002a5a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	6919      	ldr	r1, [r3, #16]
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	4613      	mov	r3, r2
 8002a32:	005b      	lsls	r3, r3, #1
 8002a34:	4413      	add	r3, r2
 8002a36:	2207      	movs	r2, #7
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	4019      	ands	r1, r3
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	6898      	ldr	r0, [r3, #8]
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	4613      	mov	r3, r2
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	4413      	add	r3, r2
 8002a4e:	fa00 f203 	lsl.w	r2, r0, r3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	430a      	orrs	r2, r1
 8002a58:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	2b10      	cmp	r3, #16
 8002a60:	d003      	beq.n	8002a6a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a66:	2b11      	cmp	r3, #17
 8002a68:	d132      	bne.n	8002ad0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a1d      	ldr	r2, [pc, #116]	@ (8002ae4 <HAL_ADC_ConfigChannel+0x1e4>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d125      	bne.n	8002ac0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d126      	bne.n	8002ad0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	689a      	ldr	r2, [r3, #8]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002a90:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2b10      	cmp	r3, #16
 8002a98:	d11a      	bne.n	8002ad0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a9a:	4b13      	ldr	r3, [pc, #76]	@ (8002ae8 <HAL_ADC_ConfigChannel+0x1e8>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a13      	ldr	r2, [pc, #76]	@ (8002aec <HAL_ADC_ConfigChannel+0x1ec>)
 8002aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa4:	0c9a      	lsrs	r2, r3, #18
 8002aa6:	4613      	mov	r3, r2
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	4413      	add	r3, r2
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ab0:	e002      	b.n	8002ab8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	3b01      	subs	r3, #1
 8002ab6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1f9      	bne.n	8002ab2 <HAL_ADC_ConfigChannel+0x1b2>
 8002abe:	e007      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac4:	f043 0220 	orr.w	r2, r3, #32
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3714      	adds	r7, #20
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bc80      	pop	{r7}
 8002ae2:	4770      	bx	lr
 8002ae4:	40012400 	.word	0x40012400
 8002ae8:	20000000 	.word	0x20000000
 8002aec:	431bde83 	.word	0x431bde83

08002af0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002af8:	2300      	movs	r3, #0
 8002afa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002afc:	2300      	movs	r3, #0
 8002afe:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f003 0301 	and.w	r3, r3, #1
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d040      	beq.n	8002b90 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	689a      	ldr	r2, [r3, #8]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f042 0201 	orr.w	r2, r2, #1
 8002b1c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b1e:	4b1f      	ldr	r3, [pc, #124]	@ (8002b9c <ADC_Enable+0xac>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a1f      	ldr	r2, [pc, #124]	@ (8002ba0 <ADC_Enable+0xb0>)
 8002b24:	fba2 2303 	umull	r2, r3, r2, r3
 8002b28:	0c9b      	lsrs	r3, r3, #18
 8002b2a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002b2c:	e002      	b.n	8002b34 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	3b01      	subs	r3, #1
 8002b32:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1f9      	bne.n	8002b2e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b3a:	f7ff fbef 	bl	800231c <HAL_GetTick>
 8002b3e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002b40:	e01f      	b.n	8002b82 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b42:	f7ff fbeb 	bl	800231c <HAL_GetTick>
 8002b46:	4602      	mov	r2, r0
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d918      	bls.n	8002b82 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f003 0301 	and.w	r3, r3, #1
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d011      	beq.n	8002b82 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b62:	f043 0210 	orr.w	r2, r3, #16
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b6e:	f043 0201 	orr.w	r2, r3, #1
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e007      	b.n	8002b92 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f003 0301 	and.w	r3, r3, #1
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d1d8      	bne.n	8002b42 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20000000 	.word	0x20000000
 8002ba0:	431bde83 	.word	0x431bde83

08002ba4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b084      	sub	sp, #16
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002bac:	2300      	movs	r3, #0
 8002bae:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d12e      	bne.n	8002c1c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	689a      	ldr	r2, [r3, #8]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f022 0201 	bic.w	r2, r2, #1
 8002bcc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002bce:	f7ff fba5 	bl	800231c <HAL_GetTick>
 8002bd2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002bd4:	e01b      	b.n	8002c0e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002bd6:	f7ff fba1 	bl	800231c <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d914      	bls.n	8002c0e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d10d      	bne.n	8002c0e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf6:	f043 0210 	orr.w	r2, r3, #16
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c02:	f043 0201 	orr.w	r2, r3, #1
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e007      	b.n	8002c1e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f003 0301 	and.w	r3, r3, #1
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d0dc      	beq.n	8002bd6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3710      	adds	r7, #16
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
	...

08002c28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b085      	sub	sp, #20
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f003 0307 	and.w	r3, r3, #7
 8002c36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c38:	4b0c      	ldr	r3, [pc, #48]	@ (8002c6c <__NVIC_SetPriorityGrouping+0x44>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c3e:	68ba      	ldr	r2, [r7, #8]
 8002c40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c44:	4013      	ands	r3, r2
 8002c46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c5a:	4a04      	ldr	r2, [pc, #16]	@ (8002c6c <__NVIC_SetPriorityGrouping+0x44>)
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	60d3      	str	r3, [r2, #12]
}
 8002c60:	bf00      	nop
 8002c62:	3714      	adds	r7, #20
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	e000ed00 	.word	0xe000ed00

08002c70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c74:	4b04      	ldr	r3, [pc, #16]	@ (8002c88 <__NVIC_GetPriorityGrouping+0x18>)
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	0a1b      	lsrs	r3, r3, #8
 8002c7a:	f003 0307 	and.w	r3, r3, #7
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bc80      	pop	{r7}
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	e000ed00 	.word	0xe000ed00

08002c8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	db0b      	blt.n	8002cb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c9e:	79fb      	ldrb	r3, [r7, #7]
 8002ca0:	f003 021f 	and.w	r2, r3, #31
 8002ca4:	4906      	ldr	r1, [pc, #24]	@ (8002cc0 <__NVIC_EnableIRQ+0x34>)
 8002ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002caa:	095b      	lsrs	r3, r3, #5
 8002cac:	2001      	movs	r0, #1
 8002cae:	fa00 f202 	lsl.w	r2, r0, r2
 8002cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002cb6:	bf00      	nop
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bc80      	pop	{r7}
 8002cbe:	4770      	bx	lr
 8002cc0:	e000e100 	.word	0xe000e100

08002cc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	4603      	mov	r3, r0
 8002ccc:	6039      	str	r1, [r7, #0]
 8002cce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	db0a      	blt.n	8002cee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	b2da      	uxtb	r2, r3
 8002cdc:	490c      	ldr	r1, [pc, #48]	@ (8002d10 <__NVIC_SetPriority+0x4c>)
 8002cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce2:	0112      	lsls	r2, r2, #4
 8002ce4:	b2d2      	uxtb	r2, r2
 8002ce6:	440b      	add	r3, r1
 8002ce8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cec:	e00a      	b.n	8002d04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	b2da      	uxtb	r2, r3
 8002cf2:	4908      	ldr	r1, [pc, #32]	@ (8002d14 <__NVIC_SetPriority+0x50>)
 8002cf4:	79fb      	ldrb	r3, [r7, #7]
 8002cf6:	f003 030f 	and.w	r3, r3, #15
 8002cfa:	3b04      	subs	r3, #4
 8002cfc:	0112      	lsls	r2, r2, #4
 8002cfe:	b2d2      	uxtb	r2, r2
 8002d00:	440b      	add	r3, r1
 8002d02:	761a      	strb	r2, [r3, #24]
}
 8002d04:	bf00      	nop
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bc80      	pop	{r7}
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	e000e100 	.word	0xe000e100
 8002d14:	e000ed00 	.word	0xe000ed00

08002d18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b089      	sub	sp, #36	@ 0x24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	60b9      	str	r1, [r7, #8]
 8002d22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f003 0307 	and.w	r3, r3, #7
 8002d2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	f1c3 0307 	rsb	r3, r3, #7
 8002d32:	2b04      	cmp	r3, #4
 8002d34:	bf28      	it	cs
 8002d36:	2304      	movcs	r3, #4
 8002d38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	3304      	adds	r3, #4
 8002d3e:	2b06      	cmp	r3, #6
 8002d40:	d902      	bls.n	8002d48 <NVIC_EncodePriority+0x30>
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	3b03      	subs	r3, #3
 8002d46:	e000      	b.n	8002d4a <NVIC_EncodePriority+0x32>
 8002d48:	2300      	movs	r3, #0
 8002d4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d50:	69bb      	ldr	r3, [r7, #24]
 8002d52:	fa02 f303 	lsl.w	r3, r2, r3
 8002d56:	43da      	mvns	r2, r3
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	401a      	ands	r2, r3
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d60:	f04f 31ff 	mov.w	r1, #4294967295
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	fa01 f303 	lsl.w	r3, r1, r3
 8002d6a:	43d9      	mvns	r1, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d70:	4313      	orrs	r3, r2
         );
}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3724      	adds	r7, #36	@ 0x24
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bc80      	pop	{r7}
 8002d7a:	4770      	bx	lr

08002d7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f7ff ff4f 	bl	8002c28 <__NVIC_SetPriorityGrouping>
}
 8002d8a:	bf00      	nop
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b086      	sub	sp, #24
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	4603      	mov	r3, r0
 8002d9a:	60b9      	str	r1, [r7, #8]
 8002d9c:	607a      	str	r2, [r7, #4]
 8002d9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002da0:	2300      	movs	r3, #0
 8002da2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002da4:	f7ff ff64 	bl	8002c70 <__NVIC_GetPriorityGrouping>
 8002da8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	68b9      	ldr	r1, [r7, #8]
 8002dae:	6978      	ldr	r0, [r7, #20]
 8002db0:	f7ff ffb2 	bl	8002d18 <NVIC_EncodePriority>
 8002db4:	4602      	mov	r2, r0
 8002db6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dba:	4611      	mov	r1, r2
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff ff81 	bl	8002cc4 <__NVIC_SetPriority>
}
 8002dc2:	bf00      	nop
 8002dc4:	3718      	adds	r7, #24
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b082      	sub	sp, #8
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff ff57 	bl	8002c8c <__NVIC_EnableIRQ>
}
 8002dde:	bf00      	nop
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
	...

08002de8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b08b      	sub	sp, #44	@ 0x2c
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002df2:	2300      	movs	r3, #0
 8002df4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002df6:	2300      	movs	r3, #0
 8002df8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dfa:	e169      	b.n	80030d0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	69fa      	ldr	r2, [r7, #28]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e10:	69ba      	ldr	r2, [r7, #24]
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	429a      	cmp	r2, r3
 8002e16:	f040 8158 	bne.w	80030ca <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	4a9a      	ldr	r2, [pc, #616]	@ (8003088 <HAL_GPIO_Init+0x2a0>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d05e      	beq.n	8002ee2 <HAL_GPIO_Init+0xfa>
 8002e24:	4a98      	ldr	r2, [pc, #608]	@ (8003088 <HAL_GPIO_Init+0x2a0>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d875      	bhi.n	8002f16 <HAL_GPIO_Init+0x12e>
 8002e2a:	4a98      	ldr	r2, [pc, #608]	@ (800308c <HAL_GPIO_Init+0x2a4>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d058      	beq.n	8002ee2 <HAL_GPIO_Init+0xfa>
 8002e30:	4a96      	ldr	r2, [pc, #600]	@ (800308c <HAL_GPIO_Init+0x2a4>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d86f      	bhi.n	8002f16 <HAL_GPIO_Init+0x12e>
 8002e36:	4a96      	ldr	r2, [pc, #600]	@ (8003090 <HAL_GPIO_Init+0x2a8>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d052      	beq.n	8002ee2 <HAL_GPIO_Init+0xfa>
 8002e3c:	4a94      	ldr	r2, [pc, #592]	@ (8003090 <HAL_GPIO_Init+0x2a8>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d869      	bhi.n	8002f16 <HAL_GPIO_Init+0x12e>
 8002e42:	4a94      	ldr	r2, [pc, #592]	@ (8003094 <HAL_GPIO_Init+0x2ac>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d04c      	beq.n	8002ee2 <HAL_GPIO_Init+0xfa>
 8002e48:	4a92      	ldr	r2, [pc, #584]	@ (8003094 <HAL_GPIO_Init+0x2ac>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d863      	bhi.n	8002f16 <HAL_GPIO_Init+0x12e>
 8002e4e:	4a92      	ldr	r2, [pc, #584]	@ (8003098 <HAL_GPIO_Init+0x2b0>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d046      	beq.n	8002ee2 <HAL_GPIO_Init+0xfa>
 8002e54:	4a90      	ldr	r2, [pc, #576]	@ (8003098 <HAL_GPIO_Init+0x2b0>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d85d      	bhi.n	8002f16 <HAL_GPIO_Init+0x12e>
 8002e5a:	2b12      	cmp	r3, #18
 8002e5c:	d82a      	bhi.n	8002eb4 <HAL_GPIO_Init+0xcc>
 8002e5e:	2b12      	cmp	r3, #18
 8002e60:	d859      	bhi.n	8002f16 <HAL_GPIO_Init+0x12e>
 8002e62:	a201      	add	r2, pc, #4	@ (adr r2, 8002e68 <HAL_GPIO_Init+0x80>)
 8002e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e68:	08002ee3 	.word	0x08002ee3
 8002e6c:	08002ebd 	.word	0x08002ebd
 8002e70:	08002ecf 	.word	0x08002ecf
 8002e74:	08002f11 	.word	0x08002f11
 8002e78:	08002f17 	.word	0x08002f17
 8002e7c:	08002f17 	.word	0x08002f17
 8002e80:	08002f17 	.word	0x08002f17
 8002e84:	08002f17 	.word	0x08002f17
 8002e88:	08002f17 	.word	0x08002f17
 8002e8c:	08002f17 	.word	0x08002f17
 8002e90:	08002f17 	.word	0x08002f17
 8002e94:	08002f17 	.word	0x08002f17
 8002e98:	08002f17 	.word	0x08002f17
 8002e9c:	08002f17 	.word	0x08002f17
 8002ea0:	08002f17 	.word	0x08002f17
 8002ea4:	08002f17 	.word	0x08002f17
 8002ea8:	08002f17 	.word	0x08002f17
 8002eac:	08002ec5 	.word	0x08002ec5
 8002eb0:	08002ed9 	.word	0x08002ed9
 8002eb4:	4a79      	ldr	r2, [pc, #484]	@ (800309c <HAL_GPIO_Init+0x2b4>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d013      	beq.n	8002ee2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002eba:	e02c      	b.n	8002f16 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	623b      	str	r3, [r7, #32]
          break;
 8002ec2:	e029      	b.n	8002f18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	3304      	adds	r3, #4
 8002eca:	623b      	str	r3, [r7, #32]
          break;
 8002ecc:	e024      	b.n	8002f18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	3308      	adds	r3, #8
 8002ed4:	623b      	str	r3, [r7, #32]
          break;
 8002ed6:	e01f      	b.n	8002f18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	330c      	adds	r3, #12
 8002ede:	623b      	str	r3, [r7, #32]
          break;
 8002ee0:	e01a      	b.n	8002f18 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d102      	bne.n	8002ef0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002eea:	2304      	movs	r3, #4
 8002eec:	623b      	str	r3, [r7, #32]
          break;
 8002eee:	e013      	b.n	8002f18 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d105      	bne.n	8002f04 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ef8:	2308      	movs	r3, #8
 8002efa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	69fa      	ldr	r2, [r7, #28]
 8002f00:	611a      	str	r2, [r3, #16]
          break;
 8002f02:	e009      	b.n	8002f18 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f04:	2308      	movs	r3, #8
 8002f06:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	69fa      	ldr	r2, [r7, #28]
 8002f0c:	615a      	str	r2, [r3, #20]
          break;
 8002f0e:	e003      	b.n	8002f18 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f10:	2300      	movs	r3, #0
 8002f12:	623b      	str	r3, [r7, #32]
          break;
 8002f14:	e000      	b.n	8002f18 <HAL_GPIO_Init+0x130>
          break;
 8002f16:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	2bff      	cmp	r3, #255	@ 0xff
 8002f1c:	d801      	bhi.n	8002f22 <HAL_GPIO_Init+0x13a>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	e001      	b.n	8002f26 <HAL_GPIO_Init+0x13e>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	3304      	adds	r3, #4
 8002f26:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	2bff      	cmp	r3, #255	@ 0xff
 8002f2c:	d802      	bhi.n	8002f34 <HAL_GPIO_Init+0x14c>
 8002f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	e002      	b.n	8002f3a <HAL_GPIO_Init+0x152>
 8002f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f36:	3b08      	subs	r3, #8
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	210f      	movs	r1, #15
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	fa01 f303 	lsl.w	r3, r1, r3
 8002f48:	43db      	mvns	r3, r3
 8002f4a:	401a      	ands	r2, r3
 8002f4c:	6a39      	ldr	r1, [r7, #32]
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	fa01 f303 	lsl.w	r3, r1, r3
 8002f54:	431a      	orrs	r2, r3
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	f000 80b1 	beq.w	80030ca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002f68:	4b4d      	ldr	r3, [pc, #308]	@ (80030a0 <HAL_GPIO_Init+0x2b8>)
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	4a4c      	ldr	r2, [pc, #304]	@ (80030a0 <HAL_GPIO_Init+0x2b8>)
 8002f6e:	f043 0301 	orr.w	r3, r3, #1
 8002f72:	6193      	str	r3, [r2, #24]
 8002f74:	4b4a      	ldr	r3, [pc, #296]	@ (80030a0 <HAL_GPIO_Init+0x2b8>)
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	60bb      	str	r3, [r7, #8]
 8002f7e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002f80:	4a48      	ldr	r2, [pc, #288]	@ (80030a4 <HAL_GPIO_Init+0x2bc>)
 8002f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f84:	089b      	lsrs	r3, r3, #2
 8002f86:	3302      	adds	r3, #2
 8002f88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f8c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f90:	f003 0303 	and.w	r3, r3, #3
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	220f      	movs	r2, #15
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	43db      	mvns	r3, r3
 8002f9e:	68fa      	ldr	r2, [r7, #12]
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	4a40      	ldr	r2, [pc, #256]	@ (80030a8 <HAL_GPIO_Init+0x2c0>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d013      	beq.n	8002fd4 <HAL_GPIO_Init+0x1ec>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4a3f      	ldr	r2, [pc, #252]	@ (80030ac <HAL_GPIO_Init+0x2c4>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d00d      	beq.n	8002fd0 <HAL_GPIO_Init+0x1e8>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a3e      	ldr	r2, [pc, #248]	@ (80030b0 <HAL_GPIO_Init+0x2c8>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d007      	beq.n	8002fcc <HAL_GPIO_Init+0x1e4>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	4a3d      	ldr	r2, [pc, #244]	@ (80030b4 <HAL_GPIO_Init+0x2cc>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d101      	bne.n	8002fc8 <HAL_GPIO_Init+0x1e0>
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	e006      	b.n	8002fd6 <HAL_GPIO_Init+0x1ee>
 8002fc8:	2304      	movs	r3, #4
 8002fca:	e004      	b.n	8002fd6 <HAL_GPIO_Init+0x1ee>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	e002      	b.n	8002fd6 <HAL_GPIO_Init+0x1ee>
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e000      	b.n	8002fd6 <HAL_GPIO_Init+0x1ee>
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fd8:	f002 0203 	and.w	r2, r2, #3
 8002fdc:	0092      	lsls	r2, r2, #2
 8002fde:	4093      	lsls	r3, r2
 8002fe0:	68fa      	ldr	r2, [r7, #12]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002fe6:	492f      	ldr	r1, [pc, #188]	@ (80030a4 <HAL_GPIO_Init+0x2bc>)
 8002fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fea:	089b      	lsrs	r3, r3, #2
 8002fec:	3302      	adds	r3, #2
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d006      	beq.n	800300e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003000:	4b2d      	ldr	r3, [pc, #180]	@ (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003002:	689a      	ldr	r2, [r3, #8]
 8003004:	492c      	ldr	r1, [pc, #176]	@ (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	4313      	orrs	r3, r2
 800300a:	608b      	str	r3, [r1, #8]
 800300c:	e006      	b.n	800301c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800300e:	4b2a      	ldr	r3, [pc, #168]	@ (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003010:	689a      	ldr	r2, [r3, #8]
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	43db      	mvns	r3, r3
 8003016:	4928      	ldr	r1, [pc, #160]	@ (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003018:	4013      	ands	r3, r2
 800301a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d006      	beq.n	8003036 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003028:	4b23      	ldr	r3, [pc, #140]	@ (80030b8 <HAL_GPIO_Init+0x2d0>)
 800302a:	68da      	ldr	r2, [r3, #12]
 800302c:	4922      	ldr	r1, [pc, #136]	@ (80030b8 <HAL_GPIO_Init+0x2d0>)
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	4313      	orrs	r3, r2
 8003032:	60cb      	str	r3, [r1, #12]
 8003034:	e006      	b.n	8003044 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003036:	4b20      	ldr	r3, [pc, #128]	@ (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003038:	68da      	ldr	r2, [r3, #12]
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	43db      	mvns	r3, r3
 800303e:	491e      	ldr	r1, [pc, #120]	@ (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003040:	4013      	ands	r3, r2
 8003042:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d006      	beq.n	800305e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003050:	4b19      	ldr	r3, [pc, #100]	@ (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	4918      	ldr	r1, [pc, #96]	@ (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	4313      	orrs	r3, r2
 800305a:	604b      	str	r3, [r1, #4]
 800305c:	e006      	b.n	800306c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800305e:	4b16      	ldr	r3, [pc, #88]	@ (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003060:	685a      	ldr	r2, [r3, #4]
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	43db      	mvns	r3, r3
 8003066:	4914      	ldr	r1, [pc, #80]	@ (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003068:	4013      	ands	r3, r2
 800306a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d021      	beq.n	80030bc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003078:	4b0f      	ldr	r3, [pc, #60]	@ (80030b8 <HAL_GPIO_Init+0x2d0>)
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	490e      	ldr	r1, [pc, #56]	@ (80030b8 <HAL_GPIO_Init+0x2d0>)
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	4313      	orrs	r3, r2
 8003082:	600b      	str	r3, [r1, #0]
 8003084:	e021      	b.n	80030ca <HAL_GPIO_Init+0x2e2>
 8003086:	bf00      	nop
 8003088:	10320000 	.word	0x10320000
 800308c:	10310000 	.word	0x10310000
 8003090:	10220000 	.word	0x10220000
 8003094:	10210000 	.word	0x10210000
 8003098:	10120000 	.word	0x10120000
 800309c:	10110000 	.word	0x10110000
 80030a0:	40021000 	.word	0x40021000
 80030a4:	40010000 	.word	0x40010000
 80030a8:	40010800 	.word	0x40010800
 80030ac:	40010c00 	.word	0x40010c00
 80030b0:	40011000 	.word	0x40011000
 80030b4:	40011400 	.word	0x40011400
 80030b8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80030bc:	4b0b      	ldr	r3, [pc, #44]	@ (80030ec <HAL_GPIO_Init+0x304>)
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	43db      	mvns	r3, r3
 80030c4:	4909      	ldr	r1, [pc, #36]	@ (80030ec <HAL_GPIO_Init+0x304>)
 80030c6:	4013      	ands	r3, r2
 80030c8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80030ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030cc:	3301      	adds	r3, #1
 80030ce:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d6:	fa22 f303 	lsr.w	r3, r2, r3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	f47f ae8e 	bne.w	8002dfc <HAL_GPIO_Init+0x14>
  }
}
 80030e0:	bf00      	nop
 80030e2:	bf00      	nop
 80030e4:	372c      	adds	r7, #44	@ 0x2c
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr
 80030ec:	40010400 	.word	0x40010400

080030f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d101      	bne.n	8003102 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e12b      	b.n	800335a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003108:	b2db      	uxtb	r3, r3
 800310a:	2b00      	cmp	r3, #0
 800310c:	d106      	bne.n	800311c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f7fe fe9c 	bl	8001e54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2224      	movs	r2, #36	@ 0x24
 8003120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f022 0201 	bic.w	r2, r2, #1
 8003132:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003142:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003152:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003154:	f001 f832 	bl	80041bc <HAL_RCC_GetPCLK1Freq>
 8003158:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	4a81      	ldr	r2, [pc, #516]	@ (8003364 <HAL_I2C_Init+0x274>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d807      	bhi.n	8003174 <HAL_I2C_Init+0x84>
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	4a80      	ldr	r2, [pc, #512]	@ (8003368 <HAL_I2C_Init+0x278>)
 8003168:	4293      	cmp	r3, r2
 800316a:	bf94      	ite	ls
 800316c:	2301      	movls	r3, #1
 800316e:	2300      	movhi	r3, #0
 8003170:	b2db      	uxtb	r3, r3
 8003172:	e006      	b.n	8003182 <HAL_I2C_Init+0x92>
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	4a7d      	ldr	r2, [pc, #500]	@ (800336c <HAL_I2C_Init+0x27c>)
 8003178:	4293      	cmp	r3, r2
 800317a:	bf94      	ite	ls
 800317c:	2301      	movls	r3, #1
 800317e:	2300      	movhi	r3, #0
 8003180:	b2db      	uxtb	r3, r3
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e0e7      	b.n	800335a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	4a78      	ldr	r2, [pc, #480]	@ (8003370 <HAL_I2C_Init+0x280>)
 800318e:	fba2 2303 	umull	r2, r3, r2, r3
 8003192:	0c9b      	lsrs	r3, r3, #18
 8003194:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68ba      	ldr	r2, [r7, #8]
 80031a6:	430a      	orrs	r2, r1
 80031a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	6a1b      	ldr	r3, [r3, #32]
 80031b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	4a6a      	ldr	r2, [pc, #424]	@ (8003364 <HAL_I2C_Init+0x274>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d802      	bhi.n	80031c4 <HAL_I2C_Init+0xd4>
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	3301      	adds	r3, #1
 80031c2:	e009      	b.n	80031d8 <HAL_I2C_Init+0xe8>
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80031ca:	fb02 f303 	mul.w	r3, r2, r3
 80031ce:	4a69      	ldr	r2, [pc, #420]	@ (8003374 <HAL_I2C_Init+0x284>)
 80031d0:	fba2 2303 	umull	r2, r3, r2, r3
 80031d4:	099b      	lsrs	r3, r3, #6
 80031d6:	3301      	adds	r3, #1
 80031d8:	687a      	ldr	r2, [r7, #4]
 80031da:	6812      	ldr	r2, [r2, #0]
 80031dc:	430b      	orrs	r3, r1
 80031de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80031ea:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	495c      	ldr	r1, [pc, #368]	@ (8003364 <HAL_I2C_Init+0x274>)
 80031f4:	428b      	cmp	r3, r1
 80031f6:	d819      	bhi.n	800322c <HAL_I2C_Init+0x13c>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	1e59      	subs	r1, r3, #1
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	005b      	lsls	r3, r3, #1
 8003202:	fbb1 f3f3 	udiv	r3, r1, r3
 8003206:	1c59      	adds	r1, r3, #1
 8003208:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800320c:	400b      	ands	r3, r1
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00a      	beq.n	8003228 <HAL_I2C_Init+0x138>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	1e59      	subs	r1, r3, #1
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	005b      	lsls	r3, r3, #1
 800321c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003220:	3301      	adds	r3, #1
 8003222:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003226:	e051      	b.n	80032cc <HAL_I2C_Init+0x1dc>
 8003228:	2304      	movs	r3, #4
 800322a:	e04f      	b.n	80032cc <HAL_I2C_Init+0x1dc>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d111      	bne.n	8003258 <HAL_I2C_Init+0x168>
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	1e58      	subs	r0, r3, #1
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6859      	ldr	r1, [r3, #4]
 800323c:	460b      	mov	r3, r1
 800323e:	005b      	lsls	r3, r3, #1
 8003240:	440b      	add	r3, r1
 8003242:	fbb0 f3f3 	udiv	r3, r0, r3
 8003246:	3301      	adds	r3, #1
 8003248:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800324c:	2b00      	cmp	r3, #0
 800324e:	bf0c      	ite	eq
 8003250:	2301      	moveq	r3, #1
 8003252:	2300      	movne	r3, #0
 8003254:	b2db      	uxtb	r3, r3
 8003256:	e012      	b.n	800327e <HAL_I2C_Init+0x18e>
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	1e58      	subs	r0, r3, #1
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6859      	ldr	r1, [r3, #4]
 8003260:	460b      	mov	r3, r1
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	440b      	add	r3, r1
 8003266:	0099      	lsls	r1, r3, #2
 8003268:	440b      	add	r3, r1
 800326a:	fbb0 f3f3 	udiv	r3, r0, r3
 800326e:	3301      	adds	r3, #1
 8003270:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003274:	2b00      	cmp	r3, #0
 8003276:	bf0c      	ite	eq
 8003278:	2301      	moveq	r3, #1
 800327a:	2300      	movne	r3, #0
 800327c:	b2db      	uxtb	r3, r3
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <HAL_I2C_Init+0x196>
 8003282:	2301      	movs	r3, #1
 8003284:	e022      	b.n	80032cc <HAL_I2C_Init+0x1dc>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d10e      	bne.n	80032ac <HAL_I2C_Init+0x1bc>
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	1e58      	subs	r0, r3, #1
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6859      	ldr	r1, [r3, #4]
 8003296:	460b      	mov	r3, r1
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	440b      	add	r3, r1
 800329c:	fbb0 f3f3 	udiv	r3, r0, r3
 80032a0:	3301      	adds	r3, #1
 80032a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032aa:	e00f      	b.n	80032cc <HAL_I2C_Init+0x1dc>
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	1e58      	subs	r0, r3, #1
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6859      	ldr	r1, [r3, #4]
 80032b4:	460b      	mov	r3, r1
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	440b      	add	r3, r1
 80032ba:	0099      	lsls	r1, r3, #2
 80032bc:	440b      	add	r3, r1
 80032be:	fbb0 f3f3 	udiv	r3, r0, r3
 80032c2:	3301      	adds	r3, #1
 80032c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032c8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80032cc:	6879      	ldr	r1, [r7, #4]
 80032ce:	6809      	ldr	r1, [r1, #0]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	69da      	ldr	r2, [r3, #28]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	431a      	orrs	r2, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	430a      	orrs	r2, r1
 80032ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80032fa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	6911      	ldr	r1, [r2, #16]
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	68d2      	ldr	r2, [r2, #12]
 8003306:	4311      	orrs	r1, r2
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	6812      	ldr	r2, [r2, #0]
 800330c:	430b      	orrs	r3, r1
 800330e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	695a      	ldr	r2, [r3, #20]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	431a      	orrs	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	430a      	orrs	r2, r1
 800332a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f042 0201 	orr.w	r2, r2, #1
 800333a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2200      	movs	r2, #0
 8003340:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2220      	movs	r2, #32
 8003346:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2200      	movs	r2, #0
 800334e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3710      	adds	r7, #16
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	000186a0 	.word	0x000186a0
 8003368:	001e847f 	.word	0x001e847f
 800336c:	003d08ff 	.word	0x003d08ff
 8003370:	431bde83 	.word	0x431bde83
 8003374:	10624dd3 	.word	0x10624dd3

08003378 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b088      	sub	sp, #32
 800337c:	af02      	add	r7, sp, #8
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	607a      	str	r2, [r7, #4]
 8003382:	461a      	mov	r2, r3
 8003384:	460b      	mov	r3, r1
 8003386:	817b      	strh	r3, [r7, #10]
 8003388:	4613      	mov	r3, r2
 800338a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800338c:	f7fe ffc6 	bl	800231c <HAL_GetTick>
 8003390:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003398:	b2db      	uxtb	r3, r3
 800339a:	2b20      	cmp	r3, #32
 800339c:	f040 80e0 	bne.w	8003560 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	9300      	str	r3, [sp, #0]
 80033a4:	2319      	movs	r3, #25
 80033a6:	2201      	movs	r2, #1
 80033a8:	4970      	ldr	r1, [pc, #448]	@ (800356c <HAL_I2C_Master_Transmit+0x1f4>)
 80033aa:	68f8      	ldr	r0, [r7, #12]
 80033ac:	f000 f964 	bl	8003678 <I2C_WaitOnFlagUntilTimeout>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80033b6:	2302      	movs	r3, #2
 80033b8:	e0d3      	b.n	8003562 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d101      	bne.n	80033c8 <HAL_I2C_Master_Transmit+0x50>
 80033c4:	2302      	movs	r3, #2
 80033c6:	e0cc      	b.n	8003562 <HAL_I2C_Master_Transmit+0x1ea>
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2201      	movs	r2, #1
 80033cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d007      	beq.n	80033ee <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f042 0201 	orr.w	r2, r2, #1
 80033ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2221      	movs	r2, #33	@ 0x21
 8003402:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2210      	movs	r2, #16
 800340a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2200      	movs	r2, #0
 8003412:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	893a      	ldrh	r2, [r7, #8]
 800341e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003424:	b29a      	uxth	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	4a50      	ldr	r2, [pc, #320]	@ (8003570 <HAL_I2C_Master_Transmit+0x1f8>)
 800342e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003430:	8979      	ldrh	r1, [r7, #10]
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	6a3a      	ldr	r2, [r7, #32]
 8003436:	68f8      	ldr	r0, [r7, #12]
 8003438:	f000 f89c 	bl	8003574 <I2C_MasterRequestWrite>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e08d      	b.n	8003562 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003446:	2300      	movs	r3, #0
 8003448:	613b      	str	r3, [r7, #16]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	695b      	ldr	r3, [r3, #20]
 8003450:	613b      	str	r3, [r7, #16]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	613b      	str	r3, [r7, #16]
 800345a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800345c:	e066      	b.n	800352c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800345e:	697a      	ldr	r2, [r7, #20]
 8003460:	6a39      	ldr	r1, [r7, #32]
 8003462:	68f8      	ldr	r0, [r7, #12]
 8003464:	f000 fa22 	bl	80038ac <I2C_WaitOnTXEFlagUntilTimeout>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00d      	beq.n	800348a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003472:	2b04      	cmp	r3, #4
 8003474:	d107      	bne.n	8003486 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003484:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e06b      	b.n	8003562 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348e:	781a      	ldrb	r2, [r3, #0]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800349a:	1c5a      	adds	r2, r3, #1
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	3b01      	subs	r3, #1
 80034a8:	b29a      	uxth	r2, r3
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034b2:	3b01      	subs	r3, #1
 80034b4:	b29a      	uxth	r2, r3
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	695b      	ldr	r3, [r3, #20]
 80034c0:	f003 0304 	and.w	r3, r3, #4
 80034c4:	2b04      	cmp	r3, #4
 80034c6:	d11b      	bne.n	8003500 <HAL_I2C_Master_Transmit+0x188>
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d017      	beq.n	8003500 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d4:	781a      	ldrb	r2, [r3, #0]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e0:	1c5a      	adds	r2, r3, #1
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	3b01      	subs	r3, #1
 80034ee:	b29a      	uxth	r2, r3
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034f8:	3b01      	subs	r3, #1
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003500:	697a      	ldr	r2, [r7, #20]
 8003502:	6a39      	ldr	r1, [r7, #32]
 8003504:	68f8      	ldr	r0, [r7, #12]
 8003506:	f000 fa19 	bl	800393c <I2C_WaitOnBTFFlagUntilTimeout>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	d00d      	beq.n	800352c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003514:	2b04      	cmp	r3, #4
 8003516:	d107      	bne.n	8003528 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003526:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e01a      	b.n	8003562 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003530:	2b00      	cmp	r3, #0
 8003532:	d194      	bne.n	800345e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003542:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2220      	movs	r2, #32
 8003548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800355c:	2300      	movs	r3, #0
 800355e:	e000      	b.n	8003562 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003560:	2302      	movs	r3, #2
  }
}
 8003562:	4618      	mov	r0, r3
 8003564:	3718      	adds	r7, #24
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	00100002 	.word	0x00100002
 8003570:	ffff0000 	.word	0xffff0000

08003574 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b088      	sub	sp, #32
 8003578:	af02      	add	r7, sp, #8
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	607a      	str	r2, [r7, #4]
 800357e:	603b      	str	r3, [r7, #0]
 8003580:	460b      	mov	r3, r1
 8003582:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003588:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	2b08      	cmp	r3, #8
 800358e:	d006      	beq.n	800359e <I2C_MasterRequestWrite+0x2a>
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	2b01      	cmp	r3, #1
 8003594:	d003      	beq.n	800359e <I2C_MasterRequestWrite+0x2a>
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800359c:	d108      	bne.n	80035b0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035ac:	601a      	str	r2, [r3, #0]
 80035ae:	e00b      	b.n	80035c8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b4:	2b12      	cmp	r3, #18
 80035b6:	d107      	bne.n	80035c8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035c6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	9300      	str	r3, [sp, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035d4:	68f8      	ldr	r0, [r7, #12]
 80035d6:	f000 f84f 	bl	8003678 <I2C_WaitOnFlagUntilTimeout>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d00d      	beq.n	80035fc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035ee:	d103      	bne.n	80035f8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e035      	b.n	8003668 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003604:	d108      	bne.n	8003618 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003606:	897b      	ldrh	r3, [r7, #10]
 8003608:	b2db      	uxtb	r3, r3
 800360a:	461a      	mov	r2, r3
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003614:	611a      	str	r2, [r3, #16]
 8003616:	e01b      	b.n	8003650 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003618:	897b      	ldrh	r3, [r7, #10]
 800361a:	11db      	asrs	r3, r3, #7
 800361c:	b2db      	uxtb	r3, r3
 800361e:	f003 0306 	and.w	r3, r3, #6
 8003622:	b2db      	uxtb	r3, r3
 8003624:	f063 030f 	orn	r3, r3, #15
 8003628:	b2da      	uxtb	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	490e      	ldr	r1, [pc, #56]	@ (8003670 <I2C_MasterRequestWrite+0xfc>)
 8003636:	68f8      	ldr	r0, [r7, #12]
 8003638:	f000 f898 	bl	800376c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800363c:	4603      	mov	r3, r0
 800363e:	2b00      	cmp	r3, #0
 8003640:	d001      	beq.n	8003646 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e010      	b.n	8003668 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003646:	897b      	ldrh	r3, [r7, #10]
 8003648:	b2da      	uxtb	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	4907      	ldr	r1, [pc, #28]	@ (8003674 <I2C_MasterRequestWrite+0x100>)
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f000 f888 	bl	800376c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d001      	beq.n	8003666 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e000      	b.n	8003668 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003666:	2300      	movs	r3, #0
}
 8003668:	4618      	mov	r0, r3
 800366a:	3718      	adds	r7, #24
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	00010008 	.word	0x00010008
 8003674:	00010002 	.word	0x00010002

08003678 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	603b      	str	r3, [r7, #0]
 8003684:	4613      	mov	r3, r2
 8003686:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003688:	e048      	b.n	800371c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003690:	d044      	beq.n	800371c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003692:	f7fe fe43 	bl	800231c <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	683a      	ldr	r2, [r7, #0]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d302      	bcc.n	80036a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d139      	bne.n	800371c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	0c1b      	lsrs	r3, r3, #16
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d10d      	bne.n	80036ce <I2C_WaitOnFlagUntilTimeout+0x56>
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	695b      	ldr	r3, [r3, #20]
 80036b8:	43da      	mvns	r2, r3
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	4013      	ands	r3, r2
 80036be:	b29b      	uxth	r3, r3
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	bf0c      	ite	eq
 80036c4:	2301      	moveq	r3, #1
 80036c6:	2300      	movne	r3, #0
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	461a      	mov	r2, r3
 80036cc:	e00c      	b.n	80036e8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	699b      	ldr	r3, [r3, #24]
 80036d4:	43da      	mvns	r2, r3
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	4013      	ands	r3, r2
 80036da:	b29b      	uxth	r3, r3
 80036dc:	2b00      	cmp	r3, #0
 80036de:	bf0c      	ite	eq
 80036e0:	2301      	moveq	r3, #1
 80036e2:	2300      	movne	r3, #0
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	461a      	mov	r2, r3
 80036e8:	79fb      	ldrb	r3, [r7, #7]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d116      	bne.n	800371c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2220      	movs	r2, #32
 80036f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2200      	movs	r2, #0
 8003700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003708:	f043 0220 	orr.w	r2, r3, #32
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e023      	b.n	8003764 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	0c1b      	lsrs	r3, r3, #16
 8003720:	b2db      	uxtb	r3, r3
 8003722:	2b01      	cmp	r3, #1
 8003724:	d10d      	bne.n	8003742 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	43da      	mvns	r2, r3
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	4013      	ands	r3, r2
 8003732:	b29b      	uxth	r3, r3
 8003734:	2b00      	cmp	r3, #0
 8003736:	bf0c      	ite	eq
 8003738:	2301      	moveq	r3, #1
 800373a:	2300      	movne	r3, #0
 800373c:	b2db      	uxtb	r3, r3
 800373e:	461a      	mov	r2, r3
 8003740:	e00c      	b.n	800375c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	43da      	mvns	r2, r3
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	4013      	ands	r3, r2
 800374e:	b29b      	uxth	r3, r3
 8003750:	2b00      	cmp	r3, #0
 8003752:	bf0c      	ite	eq
 8003754:	2301      	moveq	r3, #1
 8003756:	2300      	movne	r3, #0
 8003758:	b2db      	uxtb	r3, r3
 800375a:	461a      	mov	r2, r3
 800375c:	79fb      	ldrb	r3, [r7, #7]
 800375e:	429a      	cmp	r2, r3
 8003760:	d093      	beq.n	800368a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003762:	2300      	movs	r3, #0
}
 8003764:	4618      	mov	r0, r3
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	607a      	str	r2, [r7, #4]
 8003778:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800377a:	e071      	b.n	8003860 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003786:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800378a:	d123      	bne.n	80037d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800379a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80037a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2200      	movs	r2, #0
 80037aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2220      	movs	r2, #32
 80037b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c0:	f043 0204 	orr.w	r2, r3, #4
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2200      	movs	r2, #0
 80037cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e067      	b.n	80038a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037da:	d041      	beq.n	8003860 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037dc:	f7fe fd9e 	bl	800231c <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d302      	bcc.n	80037f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d136      	bne.n	8003860 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	0c1b      	lsrs	r3, r3, #16
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d10c      	bne.n	8003816 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	43da      	mvns	r2, r3
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	4013      	ands	r3, r2
 8003808:	b29b      	uxth	r3, r3
 800380a:	2b00      	cmp	r3, #0
 800380c:	bf14      	ite	ne
 800380e:	2301      	movne	r3, #1
 8003810:	2300      	moveq	r3, #0
 8003812:	b2db      	uxtb	r3, r3
 8003814:	e00b      	b.n	800382e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	43da      	mvns	r2, r3
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	4013      	ands	r3, r2
 8003822:	b29b      	uxth	r3, r3
 8003824:	2b00      	cmp	r3, #0
 8003826:	bf14      	ite	ne
 8003828:	2301      	movne	r3, #1
 800382a:	2300      	moveq	r3, #0
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b00      	cmp	r3, #0
 8003830:	d016      	beq.n	8003860 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2220      	movs	r2, #32
 800383c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384c:	f043 0220 	orr.w	r2, r3, #32
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e021      	b.n	80038a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	0c1b      	lsrs	r3, r3, #16
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b01      	cmp	r3, #1
 8003868:	d10c      	bne.n	8003884 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	695b      	ldr	r3, [r3, #20]
 8003870:	43da      	mvns	r2, r3
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	4013      	ands	r3, r2
 8003876:	b29b      	uxth	r3, r3
 8003878:	2b00      	cmp	r3, #0
 800387a:	bf14      	ite	ne
 800387c:	2301      	movne	r3, #1
 800387e:	2300      	moveq	r3, #0
 8003880:	b2db      	uxtb	r3, r3
 8003882:	e00b      	b.n	800389c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	43da      	mvns	r2, r3
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	4013      	ands	r3, r2
 8003890:	b29b      	uxth	r3, r3
 8003892:	2b00      	cmp	r3, #0
 8003894:	bf14      	ite	ne
 8003896:	2301      	movne	r3, #1
 8003898:	2300      	moveq	r3, #0
 800389a:	b2db      	uxtb	r3, r3
 800389c:	2b00      	cmp	r3, #0
 800389e:	f47f af6d 	bne.w	800377c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3710      	adds	r7, #16
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038b8:	e034      	b.n	8003924 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80038ba:	68f8      	ldr	r0, [r7, #12]
 80038bc:	f000 f886 	bl	80039cc <I2C_IsAcknowledgeFailed>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e034      	b.n	8003934 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038d0:	d028      	beq.n	8003924 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038d2:	f7fe fd23 	bl	800231c <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	68ba      	ldr	r2, [r7, #8]
 80038de:	429a      	cmp	r2, r3
 80038e0:	d302      	bcc.n	80038e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d11d      	bne.n	8003924 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038f2:	2b80      	cmp	r3, #128	@ 0x80
 80038f4:	d016      	beq.n	8003924 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2200      	movs	r2, #0
 80038fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2220      	movs	r2, #32
 8003900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003910:	f043 0220 	orr.w	r2, r3, #32
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e007      	b.n	8003934 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	695b      	ldr	r3, [r3, #20]
 800392a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800392e:	2b80      	cmp	r3, #128	@ 0x80
 8003930:	d1c3      	bne.n	80038ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003932:	2300      	movs	r3, #0
}
 8003934:	4618      	mov	r0, r3
 8003936:	3710      	adds	r7, #16
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}

0800393c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	60b9      	str	r1, [r7, #8]
 8003946:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003948:	e034      	b.n	80039b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	f000 f83e 	bl	80039cc <I2C_IsAcknowledgeFailed>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e034      	b.n	80039c4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003960:	d028      	beq.n	80039b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003962:	f7fe fcdb 	bl	800231c <HAL_GetTick>
 8003966:	4602      	mov	r2, r0
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	68ba      	ldr	r2, [r7, #8]
 800396e:	429a      	cmp	r2, r3
 8003970:	d302      	bcc.n	8003978 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d11d      	bne.n	80039b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	695b      	ldr	r3, [r3, #20]
 800397e:	f003 0304 	and.w	r3, r3, #4
 8003982:	2b04      	cmp	r3, #4
 8003984:	d016      	beq.n	80039b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2200      	movs	r2, #0
 800398a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2220      	movs	r2, #32
 8003990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a0:	f043 0220 	orr.w	r2, r3, #32
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e007      	b.n	80039c4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	f003 0304 	and.w	r3, r3, #4
 80039be:	2b04      	cmp	r3, #4
 80039c0:	d1c3      	bne.n	800394a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80039c2:	2300      	movs	r3, #0
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3710      	adds	r7, #16
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}

080039cc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039e2:	d11b      	bne.n	8003a1c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80039ec:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2220      	movs	r2, #32
 80039f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a08:	f043 0204 	orr.w	r2, r3, #4
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e000      	b.n	8003a1e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	370c      	adds	r7, #12
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bc80      	pop	{r7}
 8003a26:	4770      	bx	lr

08003a28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b086      	sub	sp, #24
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d101      	bne.n	8003a3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e272      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	f000 8087 	beq.w	8003b56 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a48:	4b92      	ldr	r3, [pc, #584]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f003 030c 	and.w	r3, r3, #12
 8003a50:	2b04      	cmp	r3, #4
 8003a52:	d00c      	beq.n	8003a6e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a54:	4b8f      	ldr	r3, [pc, #572]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f003 030c 	and.w	r3, r3, #12
 8003a5c:	2b08      	cmp	r3, #8
 8003a5e:	d112      	bne.n	8003a86 <HAL_RCC_OscConfig+0x5e>
 8003a60:	4b8c      	ldr	r3, [pc, #560]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a6c:	d10b      	bne.n	8003a86 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a6e:	4b89      	ldr	r3, [pc, #548]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d06c      	beq.n	8003b54 <HAL_RCC_OscConfig+0x12c>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d168      	bne.n	8003b54 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e24c      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a8e:	d106      	bne.n	8003a9e <HAL_RCC_OscConfig+0x76>
 8003a90:	4b80      	ldr	r3, [pc, #512]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a7f      	ldr	r2, [pc, #508]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003a96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a9a:	6013      	str	r3, [r2, #0]
 8003a9c:	e02e      	b.n	8003afc <HAL_RCC_OscConfig+0xd4>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d10c      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x98>
 8003aa6:	4b7b      	ldr	r3, [pc, #492]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a7a      	ldr	r2, [pc, #488]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003aac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ab0:	6013      	str	r3, [r2, #0]
 8003ab2:	4b78      	ldr	r3, [pc, #480]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a77      	ldr	r2, [pc, #476]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003ab8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003abc:	6013      	str	r3, [r2, #0]
 8003abe:	e01d      	b.n	8003afc <HAL_RCC_OscConfig+0xd4>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ac8:	d10c      	bne.n	8003ae4 <HAL_RCC_OscConfig+0xbc>
 8003aca:	4b72      	ldr	r3, [pc, #456]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a71      	ldr	r2, [pc, #452]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003ad0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ad4:	6013      	str	r3, [r2, #0]
 8003ad6:	4b6f      	ldr	r3, [pc, #444]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a6e      	ldr	r2, [pc, #440]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003adc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ae0:	6013      	str	r3, [r2, #0]
 8003ae2:	e00b      	b.n	8003afc <HAL_RCC_OscConfig+0xd4>
 8003ae4:	4b6b      	ldr	r3, [pc, #428]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a6a      	ldr	r2, [pc, #424]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003aea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003aee:	6013      	str	r3, [r2, #0]
 8003af0:	4b68      	ldr	r3, [pc, #416]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a67      	ldr	r2, [pc, #412]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003af6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003afa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d013      	beq.n	8003b2c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b04:	f7fe fc0a 	bl	800231c <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b0a:	e008      	b.n	8003b1e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b0c:	f7fe fc06 	bl	800231c <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b64      	cmp	r3, #100	@ 0x64
 8003b18:	d901      	bls.n	8003b1e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e200      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b1e:	4b5d      	ldr	r3, [pc, #372]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d0f0      	beq.n	8003b0c <HAL_RCC_OscConfig+0xe4>
 8003b2a:	e014      	b.n	8003b56 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b2c:	f7fe fbf6 	bl	800231c <HAL_GetTick>
 8003b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b32:	e008      	b.n	8003b46 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b34:	f7fe fbf2 	bl	800231c <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	2b64      	cmp	r3, #100	@ 0x64
 8003b40:	d901      	bls.n	8003b46 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e1ec      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b46:	4b53      	ldr	r3, [pc, #332]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d1f0      	bne.n	8003b34 <HAL_RCC_OscConfig+0x10c>
 8003b52:	e000      	b.n	8003b56 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0302 	and.w	r3, r3, #2
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d063      	beq.n	8003c2a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b62:	4b4c      	ldr	r3, [pc, #304]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	f003 030c 	and.w	r3, r3, #12
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00b      	beq.n	8003b86 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003b6e:	4b49      	ldr	r3, [pc, #292]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f003 030c 	and.w	r3, r3, #12
 8003b76:	2b08      	cmp	r3, #8
 8003b78:	d11c      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x18c>
 8003b7a:	4b46      	ldr	r3, [pc, #280]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d116      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b86:	4b43      	ldr	r3, [pc, #268]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0302 	and.w	r3, r3, #2
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d005      	beq.n	8003b9e <HAL_RCC_OscConfig+0x176>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d001      	beq.n	8003b9e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e1c0      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b9e:	4b3d      	ldr	r3, [pc, #244]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	00db      	lsls	r3, r3, #3
 8003bac:	4939      	ldr	r1, [pc, #228]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bb2:	e03a      	b.n	8003c2a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	691b      	ldr	r3, [r3, #16]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d020      	beq.n	8003bfe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bbc:	4b36      	ldr	r3, [pc, #216]	@ (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc2:	f7fe fbab 	bl	800231c <HAL_GetTick>
 8003bc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bc8:	e008      	b.n	8003bdc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bca:	f7fe fba7 	bl	800231c <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d901      	bls.n	8003bdc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003bd8:	2303      	movs	r3, #3
 8003bda:	e1a1      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bdc:	4b2d      	ldr	r3, [pc, #180]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0302 	and.w	r3, r3, #2
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d0f0      	beq.n	8003bca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003be8:	4b2a      	ldr	r3, [pc, #168]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	695b      	ldr	r3, [r3, #20]
 8003bf4:	00db      	lsls	r3, r3, #3
 8003bf6:	4927      	ldr	r1, [pc, #156]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	600b      	str	r3, [r1, #0]
 8003bfc:	e015      	b.n	8003c2a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bfe:	4b26      	ldr	r3, [pc, #152]	@ (8003c98 <HAL_RCC_OscConfig+0x270>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c04:	f7fe fb8a 	bl	800231c <HAL_GetTick>
 8003c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c0a:	e008      	b.n	8003c1e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c0c:	f7fe fb86 	bl	800231c <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d901      	bls.n	8003c1e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e180      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c1e:	4b1d      	ldr	r3, [pc, #116]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1f0      	bne.n	8003c0c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0308 	and.w	r3, r3, #8
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d03a      	beq.n	8003cac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	699b      	ldr	r3, [r3, #24]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d019      	beq.n	8003c72 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c3e:	4b17      	ldr	r3, [pc, #92]	@ (8003c9c <HAL_RCC_OscConfig+0x274>)
 8003c40:	2201      	movs	r2, #1
 8003c42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c44:	f7fe fb6a 	bl	800231c <HAL_GetTick>
 8003c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c4a:	e008      	b.n	8003c5e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c4c:	f7fe fb66 	bl	800231c <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d901      	bls.n	8003c5e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e160      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003c94 <HAL_RCC_OscConfig+0x26c>)
 8003c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c62:	f003 0302 	and.w	r3, r3, #2
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d0f0      	beq.n	8003c4c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003c6a:	2001      	movs	r0, #1
 8003c6c:	f000 fafe 	bl	800426c <RCC_Delay>
 8003c70:	e01c      	b.n	8003cac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c72:	4b0a      	ldr	r3, [pc, #40]	@ (8003c9c <HAL_RCC_OscConfig+0x274>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c78:	f7fe fb50 	bl	800231c <HAL_GetTick>
 8003c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c7e:	e00f      	b.n	8003ca0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c80:	f7fe fb4c 	bl	800231c <HAL_GetTick>
 8003c84:	4602      	mov	r2, r0
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d908      	bls.n	8003ca0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e146      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>
 8003c92:	bf00      	nop
 8003c94:	40021000 	.word	0x40021000
 8003c98:	42420000 	.word	0x42420000
 8003c9c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ca0:	4b92      	ldr	r3, [pc, #584]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ca4:	f003 0302 	and.w	r3, r3, #2
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1e9      	bne.n	8003c80 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0304 	and.w	r3, r3, #4
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	f000 80a6 	beq.w	8003e06 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cbe:	4b8b      	ldr	r3, [pc, #556]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003cc0:	69db      	ldr	r3, [r3, #28]
 8003cc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d10d      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cca:	4b88      	ldr	r3, [pc, #544]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003ccc:	69db      	ldr	r3, [r3, #28]
 8003cce:	4a87      	ldr	r2, [pc, #540]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003cd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cd4:	61d3      	str	r3, [r2, #28]
 8003cd6:	4b85      	ldr	r3, [pc, #532]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003cd8:	69db      	ldr	r3, [r3, #28]
 8003cda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cde:	60bb      	str	r3, [r7, #8]
 8003ce0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ce6:	4b82      	ldr	r3, [pc, #520]	@ (8003ef0 <HAL_RCC_OscConfig+0x4c8>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d118      	bne.n	8003d24 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cf2:	4b7f      	ldr	r3, [pc, #508]	@ (8003ef0 <HAL_RCC_OscConfig+0x4c8>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a7e      	ldr	r2, [pc, #504]	@ (8003ef0 <HAL_RCC_OscConfig+0x4c8>)
 8003cf8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cfc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cfe:	f7fe fb0d 	bl	800231c <HAL_GetTick>
 8003d02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d04:	e008      	b.n	8003d18 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d06:	f7fe fb09 	bl	800231c <HAL_GetTick>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	2b64      	cmp	r3, #100	@ 0x64
 8003d12:	d901      	bls.n	8003d18 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	e103      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d18:	4b75      	ldr	r3, [pc, #468]	@ (8003ef0 <HAL_RCC_OscConfig+0x4c8>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d0f0      	beq.n	8003d06 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d106      	bne.n	8003d3a <HAL_RCC_OscConfig+0x312>
 8003d2c:	4b6f      	ldr	r3, [pc, #444]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003d2e:	6a1b      	ldr	r3, [r3, #32]
 8003d30:	4a6e      	ldr	r2, [pc, #440]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003d32:	f043 0301 	orr.w	r3, r3, #1
 8003d36:	6213      	str	r3, [r2, #32]
 8003d38:	e02d      	b.n	8003d96 <HAL_RCC_OscConfig+0x36e>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d10c      	bne.n	8003d5c <HAL_RCC_OscConfig+0x334>
 8003d42:	4b6a      	ldr	r3, [pc, #424]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003d44:	6a1b      	ldr	r3, [r3, #32]
 8003d46:	4a69      	ldr	r2, [pc, #420]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003d48:	f023 0301 	bic.w	r3, r3, #1
 8003d4c:	6213      	str	r3, [r2, #32]
 8003d4e:	4b67      	ldr	r3, [pc, #412]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003d50:	6a1b      	ldr	r3, [r3, #32]
 8003d52:	4a66      	ldr	r2, [pc, #408]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003d54:	f023 0304 	bic.w	r3, r3, #4
 8003d58:	6213      	str	r3, [r2, #32]
 8003d5a:	e01c      	b.n	8003d96 <HAL_RCC_OscConfig+0x36e>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	2b05      	cmp	r3, #5
 8003d62:	d10c      	bne.n	8003d7e <HAL_RCC_OscConfig+0x356>
 8003d64:	4b61      	ldr	r3, [pc, #388]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003d66:	6a1b      	ldr	r3, [r3, #32]
 8003d68:	4a60      	ldr	r2, [pc, #384]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003d6a:	f043 0304 	orr.w	r3, r3, #4
 8003d6e:	6213      	str	r3, [r2, #32]
 8003d70:	4b5e      	ldr	r3, [pc, #376]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003d72:	6a1b      	ldr	r3, [r3, #32]
 8003d74:	4a5d      	ldr	r2, [pc, #372]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003d76:	f043 0301 	orr.w	r3, r3, #1
 8003d7a:	6213      	str	r3, [r2, #32]
 8003d7c:	e00b      	b.n	8003d96 <HAL_RCC_OscConfig+0x36e>
 8003d7e:	4b5b      	ldr	r3, [pc, #364]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003d80:	6a1b      	ldr	r3, [r3, #32]
 8003d82:	4a5a      	ldr	r2, [pc, #360]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003d84:	f023 0301 	bic.w	r3, r3, #1
 8003d88:	6213      	str	r3, [r2, #32]
 8003d8a:	4b58      	ldr	r3, [pc, #352]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003d8c:	6a1b      	ldr	r3, [r3, #32]
 8003d8e:	4a57      	ldr	r2, [pc, #348]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003d90:	f023 0304 	bic.w	r3, r3, #4
 8003d94:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d015      	beq.n	8003dca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d9e:	f7fe fabd 	bl	800231c <HAL_GetTick>
 8003da2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003da4:	e00a      	b.n	8003dbc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003da6:	f7fe fab9 	bl	800231c <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d901      	bls.n	8003dbc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	e0b1      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dbc:	4b4b      	ldr	r3, [pc, #300]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003dbe:	6a1b      	ldr	r3, [r3, #32]
 8003dc0:	f003 0302 	and.w	r3, r3, #2
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d0ee      	beq.n	8003da6 <HAL_RCC_OscConfig+0x37e>
 8003dc8:	e014      	b.n	8003df4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dca:	f7fe faa7 	bl	800231c <HAL_GetTick>
 8003dce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dd0:	e00a      	b.n	8003de8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dd2:	f7fe faa3 	bl	800231c <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d901      	bls.n	8003de8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e09b      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003de8:	4b40      	ldr	r3, [pc, #256]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003dea:	6a1b      	ldr	r3, [r3, #32]
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d1ee      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003df4:	7dfb      	ldrb	r3, [r7, #23]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d105      	bne.n	8003e06 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dfa:	4b3c      	ldr	r3, [pc, #240]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003dfc:	69db      	ldr	r3, [r3, #28]
 8003dfe:	4a3b      	ldr	r2, [pc, #236]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003e00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e04:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	69db      	ldr	r3, [r3, #28]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	f000 8087 	beq.w	8003f1e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e10:	4b36      	ldr	r3, [pc, #216]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f003 030c 	and.w	r3, r3, #12
 8003e18:	2b08      	cmp	r3, #8
 8003e1a:	d061      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	69db      	ldr	r3, [r3, #28]
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d146      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e24:	4b33      	ldr	r3, [pc, #204]	@ (8003ef4 <HAL_RCC_OscConfig+0x4cc>)
 8003e26:	2200      	movs	r2, #0
 8003e28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e2a:	f7fe fa77 	bl	800231c <HAL_GetTick>
 8003e2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e30:	e008      	b.n	8003e44 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e32:	f7fe fa73 	bl	800231c <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d901      	bls.n	8003e44 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e06d      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e44:	4b29      	ldr	r3, [pc, #164]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d1f0      	bne.n	8003e32 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a1b      	ldr	r3, [r3, #32]
 8003e54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e58:	d108      	bne.n	8003e6c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e5a:	4b24      	ldr	r3, [pc, #144]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	4921      	ldr	r1, [pc, #132]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e6c:	4b1f      	ldr	r3, [pc, #124]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6a19      	ldr	r1, [r3, #32]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7c:	430b      	orrs	r3, r1
 8003e7e:	491b      	ldr	r1, [pc, #108]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003e80:	4313      	orrs	r3, r2
 8003e82:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e84:	4b1b      	ldr	r3, [pc, #108]	@ (8003ef4 <HAL_RCC_OscConfig+0x4cc>)
 8003e86:	2201      	movs	r2, #1
 8003e88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e8a:	f7fe fa47 	bl	800231c <HAL_GetTick>
 8003e8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e90:	e008      	b.n	8003ea4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e92:	f7fe fa43 	bl	800231c <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d901      	bls.n	8003ea4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e03d      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ea4:	4b11      	ldr	r3, [pc, #68]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d0f0      	beq.n	8003e92 <HAL_RCC_OscConfig+0x46a>
 8003eb0:	e035      	b.n	8003f1e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eb2:	4b10      	ldr	r3, [pc, #64]	@ (8003ef4 <HAL_RCC_OscConfig+0x4cc>)
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eb8:	f7fe fa30 	bl	800231c <HAL_GetTick>
 8003ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ebe:	e008      	b.n	8003ed2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ec0:	f7fe fa2c 	bl	800231c <HAL_GetTick>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d901      	bls.n	8003ed2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e026      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ed2:	4b06      	ldr	r3, [pc, #24]	@ (8003eec <HAL_RCC_OscConfig+0x4c4>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1f0      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x498>
 8003ede:	e01e      	b.n	8003f1e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	69db      	ldr	r3, [r3, #28]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d107      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e019      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>
 8003eec:	40021000 	.word	0x40021000
 8003ef0:	40007000 	.word	0x40007000
 8003ef4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8003f28 <HAL_RCC_OscConfig+0x500>)
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a1b      	ldr	r3, [r3, #32]
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d106      	bne.n	8003f1a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d001      	beq.n	8003f1e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e000      	b.n	8003f20 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003f1e:	2300      	movs	r3, #0
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3718      	adds	r7, #24
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	40021000 	.word	0x40021000

08003f2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d101      	bne.n	8003f40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e0d0      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f40:	4b6a      	ldr	r3, [pc, #424]	@ (80040ec <HAL_RCC_ClockConfig+0x1c0>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0307 	and.w	r3, r3, #7
 8003f48:	683a      	ldr	r2, [r7, #0]
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d910      	bls.n	8003f70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f4e:	4b67      	ldr	r3, [pc, #412]	@ (80040ec <HAL_RCC_ClockConfig+0x1c0>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f023 0207 	bic.w	r2, r3, #7
 8003f56:	4965      	ldr	r1, [pc, #404]	@ (80040ec <HAL_RCC_ClockConfig+0x1c0>)
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f5e:	4b63      	ldr	r3, [pc, #396]	@ (80040ec <HAL_RCC_ClockConfig+0x1c0>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	683a      	ldr	r2, [r7, #0]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d001      	beq.n	8003f70 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e0b8      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0302 	and.w	r3, r3, #2
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d020      	beq.n	8003fbe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0304 	and.w	r3, r3, #4
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d005      	beq.n	8003f94 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f88:	4b59      	ldr	r3, [pc, #356]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	4a58      	ldr	r2, [pc, #352]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003f8e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f92:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0308 	and.w	r3, r3, #8
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d005      	beq.n	8003fac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fa0:	4b53      	ldr	r3, [pc, #332]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	4a52      	ldr	r2, [pc, #328]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003fa6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003faa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fac:	4b50      	ldr	r3, [pc, #320]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	494d      	ldr	r1, [pc, #308]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d040      	beq.n	800404c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d107      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fd2:	4b47      	ldr	r3, [pc, #284]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d115      	bne.n	800400a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e07f      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d107      	bne.n	8003ffa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fea:	4b41      	ldr	r3, [pc, #260]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d109      	bne.n	800400a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e073      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ffa:	4b3d      	ldr	r3, [pc, #244]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d101      	bne.n	800400a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e06b      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800400a:	4b39      	ldr	r3, [pc, #228]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	f023 0203 	bic.w	r2, r3, #3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	4936      	ldr	r1, [pc, #216]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 8004018:	4313      	orrs	r3, r2
 800401a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800401c:	f7fe f97e 	bl	800231c <HAL_GetTick>
 8004020:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004022:	e00a      	b.n	800403a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004024:	f7fe f97a 	bl	800231c <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004032:	4293      	cmp	r3, r2
 8004034:	d901      	bls.n	800403a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e053      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800403a:	4b2d      	ldr	r3, [pc, #180]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f003 020c 	and.w	r2, r3, #12
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	429a      	cmp	r2, r3
 800404a:	d1eb      	bne.n	8004024 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800404c:	4b27      	ldr	r3, [pc, #156]	@ (80040ec <HAL_RCC_ClockConfig+0x1c0>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0307 	and.w	r3, r3, #7
 8004054:	683a      	ldr	r2, [r7, #0]
 8004056:	429a      	cmp	r2, r3
 8004058:	d210      	bcs.n	800407c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800405a:	4b24      	ldr	r3, [pc, #144]	@ (80040ec <HAL_RCC_ClockConfig+0x1c0>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f023 0207 	bic.w	r2, r3, #7
 8004062:	4922      	ldr	r1, [pc, #136]	@ (80040ec <HAL_RCC_ClockConfig+0x1c0>)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	4313      	orrs	r3, r2
 8004068:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800406a:	4b20      	ldr	r3, [pc, #128]	@ (80040ec <HAL_RCC_ClockConfig+0x1c0>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0307 	and.w	r3, r3, #7
 8004072:	683a      	ldr	r2, [r7, #0]
 8004074:	429a      	cmp	r2, r3
 8004076:	d001      	beq.n	800407c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e032      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0304 	and.w	r3, r3, #4
 8004084:	2b00      	cmp	r3, #0
 8004086:	d008      	beq.n	800409a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004088:	4b19      	ldr	r3, [pc, #100]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	4916      	ldr	r1, [pc, #88]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 8004096:	4313      	orrs	r3, r2
 8004098:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0308 	and.w	r3, r3, #8
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d009      	beq.n	80040ba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80040a6:	4b12      	ldr	r3, [pc, #72]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	00db      	lsls	r3, r3, #3
 80040b4:	490e      	ldr	r1, [pc, #56]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80040ba:	f000 f821 	bl	8004100 <HAL_RCC_GetSysClockFreq>
 80040be:	4602      	mov	r2, r0
 80040c0:	4b0b      	ldr	r3, [pc, #44]	@ (80040f0 <HAL_RCC_ClockConfig+0x1c4>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	091b      	lsrs	r3, r3, #4
 80040c6:	f003 030f 	and.w	r3, r3, #15
 80040ca:	490a      	ldr	r1, [pc, #40]	@ (80040f4 <HAL_RCC_ClockConfig+0x1c8>)
 80040cc:	5ccb      	ldrb	r3, [r1, r3]
 80040ce:	fa22 f303 	lsr.w	r3, r2, r3
 80040d2:	4a09      	ldr	r2, [pc, #36]	@ (80040f8 <HAL_RCC_ClockConfig+0x1cc>)
 80040d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80040d6:	4b09      	ldr	r3, [pc, #36]	@ (80040fc <HAL_RCC_ClockConfig+0x1d0>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4618      	mov	r0, r3
 80040dc:	f7fd ff68 	bl	8001fb0 <HAL_InitTick>

  return HAL_OK;
 80040e0:	2300      	movs	r3, #0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3710      	adds	r7, #16
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	40022000 	.word	0x40022000
 80040f0:	40021000 	.word	0x40021000
 80040f4:	0800a994 	.word	0x0800a994
 80040f8:	20000000 	.word	0x20000000
 80040fc:	20000004 	.word	0x20000004

08004100 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004100:	b480      	push	{r7}
 8004102:	b087      	sub	sp, #28
 8004104:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004106:	2300      	movs	r3, #0
 8004108:	60fb      	str	r3, [r7, #12]
 800410a:	2300      	movs	r3, #0
 800410c:	60bb      	str	r3, [r7, #8]
 800410e:	2300      	movs	r3, #0
 8004110:	617b      	str	r3, [r7, #20]
 8004112:	2300      	movs	r3, #0
 8004114:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004116:	2300      	movs	r3, #0
 8004118:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800411a:	4b1e      	ldr	r3, [pc, #120]	@ (8004194 <HAL_RCC_GetSysClockFreq+0x94>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f003 030c 	and.w	r3, r3, #12
 8004126:	2b04      	cmp	r3, #4
 8004128:	d002      	beq.n	8004130 <HAL_RCC_GetSysClockFreq+0x30>
 800412a:	2b08      	cmp	r3, #8
 800412c:	d003      	beq.n	8004136 <HAL_RCC_GetSysClockFreq+0x36>
 800412e:	e027      	b.n	8004180 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004130:	4b19      	ldr	r3, [pc, #100]	@ (8004198 <HAL_RCC_GetSysClockFreq+0x98>)
 8004132:	613b      	str	r3, [r7, #16]
      break;
 8004134:	e027      	b.n	8004186 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	0c9b      	lsrs	r3, r3, #18
 800413a:	f003 030f 	and.w	r3, r3, #15
 800413e:	4a17      	ldr	r2, [pc, #92]	@ (800419c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004140:	5cd3      	ldrb	r3, [r2, r3]
 8004142:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d010      	beq.n	8004170 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800414e:	4b11      	ldr	r3, [pc, #68]	@ (8004194 <HAL_RCC_GetSysClockFreq+0x94>)
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	0c5b      	lsrs	r3, r3, #17
 8004154:	f003 0301 	and.w	r3, r3, #1
 8004158:	4a11      	ldr	r2, [pc, #68]	@ (80041a0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800415a:	5cd3      	ldrb	r3, [r2, r3]
 800415c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a0d      	ldr	r2, [pc, #52]	@ (8004198 <HAL_RCC_GetSysClockFreq+0x98>)
 8004162:	fb03 f202 	mul.w	r2, r3, r2
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	fbb2 f3f3 	udiv	r3, r2, r3
 800416c:	617b      	str	r3, [r7, #20]
 800416e:	e004      	b.n	800417a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a0c      	ldr	r2, [pc, #48]	@ (80041a4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004174:	fb02 f303 	mul.w	r3, r2, r3
 8004178:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	613b      	str	r3, [r7, #16]
      break;
 800417e:	e002      	b.n	8004186 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004180:	4b05      	ldr	r3, [pc, #20]	@ (8004198 <HAL_RCC_GetSysClockFreq+0x98>)
 8004182:	613b      	str	r3, [r7, #16]
      break;
 8004184:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004186:	693b      	ldr	r3, [r7, #16]
}
 8004188:	4618      	mov	r0, r3
 800418a:	371c      	adds	r7, #28
 800418c:	46bd      	mov	sp, r7
 800418e:	bc80      	pop	{r7}
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	40021000 	.word	0x40021000
 8004198:	007a1200 	.word	0x007a1200
 800419c:	0800a9ac 	.word	0x0800a9ac
 80041a0:	0800a9bc 	.word	0x0800a9bc
 80041a4:	003d0900 	.word	0x003d0900

080041a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041a8:	b480      	push	{r7}
 80041aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041ac:	4b02      	ldr	r3, [pc, #8]	@ (80041b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80041ae:	681b      	ldr	r3, [r3, #0]
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bc80      	pop	{r7}
 80041b6:	4770      	bx	lr
 80041b8:	20000000 	.word	0x20000000

080041bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041c0:	f7ff fff2 	bl	80041a8 <HAL_RCC_GetHCLKFreq>
 80041c4:	4602      	mov	r2, r0
 80041c6:	4b05      	ldr	r3, [pc, #20]	@ (80041dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	0a1b      	lsrs	r3, r3, #8
 80041cc:	f003 0307 	and.w	r3, r3, #7
 80041d0:	4903      	ldr	r1, [pc, #12]	@ (80041e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041d2:	5ccb      	ldrb	r3, [r1, r3]
 80041d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041d8:	4618      	mov	r0, r3
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	40021000 	.word	0x40021000
 80041e0:	0800a9a4 	.word	0x0800a9a4

080041e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041e8:	f7ff ffde 	bl	80041a8 <HAL_RCC_GetHCLKFreq>
 80041ec:	4602      	mov	r2, r0
 80041ee:	4b05      	ldr	r3, [pc, #20]	@ (8004204 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	0adb      	lsrs	r3, r3, #11
 80041f4:	f003 0307 	and.w	r3, r3, #7
 80041f8:	4903      	ldr	r1, [pc, #12]	@ (8004208 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041fa:	5ccb      	ldrb	r3, [r1, r3]
 80041fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004200:	4618      	mov	r0, r3
 8004202:	bd80      	pop	{r7, pc}
 8004204:	40021000 	.word	0x40021000
 8004208:	0800a9a4 	.word	0x0800a9a4

0800420c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	220f      	movs	r2, #15
 800421a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800421c:	4b11      	ldr	r3, [pc, #68]	@ (8004264 <HAL_RCC_GetClockConfig+0x58>)
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f003 0203 	and.w	r2, r3, #3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004228:	4b0e      	ldr	r3, [pc, #56]	@ (8004264 <HAL_RCC_GetClockConfig+0x58>)
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004234:	4b0b      	ldr	r3, [pc, #44]	@ (8004264 <HAL_RCC_GetClockConfig+0x58>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004240:	4b08      	ldr	r3, [pc, #32]	@ (8004264 <HAL_RCC_GetClockConfig+0x58>)
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	08db      	lsrs	r3, r3, #3
 8004246:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800424e:	4b06      	ldr	r3, [pc, #24]	@ (8004268 <HAL_RCC_GetClockConfig+0x5c>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0207 	and.w	r2, r3, #7
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800425a:	bf00      	nop
 800425c:	370c      	adds	r7, #12
 800425e:	46bd      	mov	sp, r7
 8004260:	bc80      	pop	{r7}
 8004262:	4770      	bx	lr
 8004264:	40021000 	.word	0x40021000
 8004268:	40022000 	.word	0x40022000

0800426c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004274:	4b0a      	ldr	r3, [pc, #40]	@ (80042a0 <RCC_Delay+0x34>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a0a      	ldr	r2, [pc, #40]	@ (80042a4 <RCC_Delay+0x38>)
 800427a:	fba2 2303 	umull	r2, r3, r2, r3
 800427e:	0a5b      	lsrs	r3, r3, #9
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	fb02 f303 	mul.w	r3, r2, r3
 8004286:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004288:	bf00      	nop
  }
  while (Delay --);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	1e5a      	subs	r2, r3, #1
 800428e:	60fa      	str	r2, [r7, #12]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d1f9      	bne.n	8004288 <RCC_Delay+0x1c>
}
 8004294:	bf00      	nop
 8004296:	bf00      	nop
 8004298:	3714      	adds	r7, #20
 800429a:	46bd      	mov	sp, r7
 800429c:	bc80      	pop	{r7}
 800429e:	4770      	bx	lr
 80042a0:	20000000 	.word	0x20000000
 80042a4:	10624dd3 	.word	0x10624dd3

080042a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b086      	sub	sp, #24
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80042b0:	2300      	movs	r3, #0
 80042b2:	613b      	str	r3, [r7, #16]
 80042b4:	2300      	movs	r3, #0
 80042b6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0301 	and.w	r3, r3, #1
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d07d      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80042c4:	2300      	movs	r3, #0
 80042c6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042c8:	4b4f      	ldr	r3, [pc, #316]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042ca:	69db      	ldr	r3, [r3, #28]
 80042cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d10d      	bne.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042d4:	4b4c      	ldr	r3, [pc, #304]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042d6:	69db      	ldr	r3, [r3, #28]
 80042d8:	4a4b      	ldr	r2, [pc, #300]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042de:	61d3      	str	r3, [r2, #28]
 80042e0:	4b49      	ldr	r3, [pc, #292]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042e2:	69db      	ldr	r3, [r3, #28]
 80042e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042e8:	60bb      	str	r3, [r7, #8]
 80042ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042ec:	2301      	movs	r3, #1
 80042ee:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042f0:	4b46      	ldr	r3, [pc, #280]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d118      	bne.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042fc:	4b43      	ldr	r3, [pc, #268]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a42      	ldr	r2, [pc, #264]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004302:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004306:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004308:	f7fe f808 	bl	800231c <HAL_GetTick>
 800430c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800430e:	e008      	b.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004310:	f7fe f804 	bl	800231c <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b64      	cmp	r3, #100	@ 0x64
 800431c:	d901      	bls.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e06d      	b.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004322:	4b3a      	ldr	r3, [pc, #232]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800432a:	2b00      	cmp	r3, #0
 800432c:	d0f0      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800432e:	4b36      	ldr	r3, [pc, #216]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004330:	6a1b      	ldr	r3, [r3, #32]
 8004332:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004336:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d02e      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	429a      	cmp	r2, r3
 800434a:	d027      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800434c:	4b2e      	ldr	r3, [pc, #184]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800434e:	6a1b      	ldr	r3, [r3, #32]
 8004350:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004354:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004356:	4b2e      	ldr	r3, [pc, #184]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004358:	2201      	movs	r2, #1
 800435a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800435c:	4b2c      	ldr	r3, [pc, #176]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800435e:	2200      	movs	r2, #0
 8004360:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004362:	4a29      	ldr	r2, [pc, #164]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	2b00      	cmp	r3, #0
 8004370:	d014      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004372:	f7fd ffd3 	bl	800231c <HAL_GetTick>
 8004376:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004378:	e00a      	b.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800437a:	f7fd ffcf 	bl	800231c <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004388:	4293      	cmp	r3, r2
 800438a:	d901      	bls.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e036      	b.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004390:	4b1d      	ldr	r3, [pc, #116]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b00      	cmp	r3, #0
 800439a:	d0ee      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800439c:	4b1a      	ldr	r3, [pc, #104]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800439e:	6a1b      	ldr	r3, [r3, #32]
 80043a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	4917      	ldr	r1, [pc, #92]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043aa:	4313      	orrs	r3, r2
 80043ac:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80043ae:	7dfb      	ldrb	r3, [r7, #23]
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d105      	bne.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043b4:	4b14      	ldr	r3, [pc, #80]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043b6:	69db      	ldr	r3, [r3, #28]
 80043b8:	4a13      	ldr	r2, [pc, #76]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043be:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d008      	beq.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80043cc:	4b0e      	ldr	r3, [pc, #56]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	490b      	ldr	r1, [pc, #44]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043da:	4313      	orrs	r3, r2
 80043dc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0310 	and.w	r3, r3, #16
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d008      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80043ea:	4b07      	ldr	r3, [pc, #28]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	4904      	ldr	r1, [pc, #16]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043f8:	4313      	orrs	r3, r2
 80043fa:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3718      	adds	r7, #24
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	40021000 	.word	0x40021000
 800440c:	40007000 	.word	0x40007000
 8004410:	42420440 	.word	0x42420440

08004414 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b088      	sub	sp, #32
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800441c:	2300      	movs	r3, #0
 800441e:	617b      	str	r3, [r7, #20]
 8004420:	2300      	movs	r3, #0
 8004422:	61fb      	str	r3, [r7, #28]
 8004424:	2300      	movs	r3, #0
 8004426:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004428:	2300      	movs	r3, #0
 800442a:	60fb      	str	r3, [r7, #12]
 800442c:	2300      	movs	r3, #0
 800442e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2b10      	cmp	r3, #16
 8004434:	d00a      	beq.n	800444c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2b10      	cmp	r3, #16
 800443a:	f200 808a 	bhi.w	8004552 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d045      	beq.n	80044d0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2b02      	cmp	r3, #2
 8004448:	d075      	beq.n	8004536 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800444a:	e082      	b.n	8004552 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 800444c:	4b46      	ldr	r3, [pc, #280]	@ (8004568 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004452:	4b45      	ldr	r3, [pc, #276]	@ (8004568 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d07b      	beq.n	8004556 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	0c9b      	lsrs	r3, r3, #18
 8004462:	f003 030f 	and.w	r3, r3, #15
 8004466:	4a41      	ldr	r2, [pc, #260]	@ (800456c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004468:	5cd3      	ldrb	r3, [r2, r3]
 800446a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004472:	2b00      	cmp	r3, #0
 8004474:	d015      	beq.n	80044a2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004476:	4b3c      	ldr	r3, [pc, #240]	@ (8004568 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	0c5b      	lsrs	r3, r3, #17
 800447c:	f003 0301 	and.w	r3, r3, #1
 8004480:	4a3b      	ldr	r2, [pc, #236]	@ (8004570 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004482:	5cd3      	ldrb	r3, [r2, r3]
 8004484:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800448c:	2b00      	cmp	r3, #0
 800448e:	d00d      	beq.n	80044ac <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004490:	4a38      	ldr	r2, [pc, #224]	@ (8004574 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	fbb2 f2f3 	udiv	r2, r2, r3
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	fb02 f303 	mul.w	r3, r2, r3
 800449e:	61fb      	str	r3, [r7, #28]
 80044a0:	e004      	b.n	80044ac <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	4a34      	ldr	r2, [pc, #208]	@ (8004578 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80044a6:	fb02 f303 	mul.w	r3, r2, r3
 80044aa:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80044ac:	4b2e      	ldr	r3, [pc, #184]	@ (8004568 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044b8:	d102      	bne.n	80044c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80044ba:	69fb      	ldr	r3, [r7, #28]
 80044bc:	61bb      	str	r3, [r7, #24]
      break;
 80044be:	e04a      	b.n	8004556 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	005b      	lsls	r3, r3, #1
 80044c4:	4a2d      	ldr	r2, [pc, #180]	@ (800457c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80044c6:	fba2 2303 	umull	r2, r3, r2, r3
 80044ca:	085b      	lsrs	r3, r3, #1
 80044cc:	61bb      	str	r3, [r7, #24]
      break;
 80044ce:	e042      	b.n	8004556 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80044d0:	4b25      	ldr	r3, [pc, #148]	@ (8004568 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80044d2:	6a1b      	ldr	r3, [r3, #32]
 80044d4:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044e0:	d108      	bne.n	80044f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	f003 0302 	and.w	r3, r3, #2
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d003      	beq.n	80044f4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80044ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044f0:	61bb      	str	r3, [r7, #24]
 80044f2:	e01f      	b.n	8004534 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044fe:	d109      	bne.n	8004514 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004500:	4b19      	ldr	r3, [pc, #100]	@ (8004568 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004504:	f003 0302 	and.w	r3, r3, #2
 8004508:	2b00      	cmp	r3, #0
 800450a:	d003      	beq.n	8004514 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800450c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004510:	61bb      	str	r3, [r7, #24]
 8004512:	e00f      	b.n	8004534 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800451a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800451e:	d11c      	bne.n	800455a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004520:	4b11      	ldr	r3, [pc, #68]	@ (8004568 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d016      	beq.n	800455a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800452c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004530:	61bb      	str	r3, [r7, #24]
      break;
 8004532:	e012      	b.n	800455a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004534:	e011      	b.n	800455a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004536:	f7ff fe55 	bl	80041e4 <HAL_RCC_GetPCLK2Freq>
 800453a:	4602      	mov	r2, r0
 800453c:	4b0a      	ldr	r3, [pc, #40]	@ (8004568 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	0b9b      	lsrs	r3, r3, #14
 8004542:	f003 0303 	and.w	r3, r3, #3
 8004546:	3301      	adds	r3, #1
 8004548:	005b      	lsls	r3, r3, #1
 800454a:	fbb2 f3f3 	udiv	r3, r2, r3
 800454e:	61bb      	str	r3, [r7, #24]
      break;
 8004550:	e004      	b.n	800455c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004552:	bf00      	nop
 8004554:	e002      	b.n	800455c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004556:	bf00      	nop
 8004558:	e000      	b.n	800455c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800455a:	bf00      	nop
    }
  }
  return (frequency);
 800455c:	69bb      	ldr	r3, [r7, #24]
}
 800455e:	4618      	mov	r0, r3
 8004560:	3720      	adds	r7, #32
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	40021000 	.word	0x40021000
 800456c:	0800a9c0 	.word	0x0800a9c0
 8004570:	0800a9d0 	.word	0x0800a9d0
 8004574:	007a1200 	.word	0x007a1200
 8004578:	003d0900 	.word	0x003d0900
 800457c:	aaaaaaab 	.word	0xaaaaaaab

08004580 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d101      	bne.n	8004592 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e041      	b.n	8004616 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004598:	b2db      	uxtb	r3, r3
 800459a:	2b00      	cmp	r3, #0
 800459c:	d106      	bne.n	80045ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f7fd fc92 	bl	8001ed0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2202      	movs	r2, #2
 80045b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	3304      	adds	r3, #4
 80045bc:	4619      	mov	r1, r3
 80045be:	4610      	mov	r0, r2
 80045c0:	f000 fa5c 	bl	8004a7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2201      	movs	r2, #1
 8004600:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3708      	adds	r7, #8
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
	...

08004620 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004620:	b480      	push	{r7}
 8004622:	b085      	sub	sp, #20
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800462e:	b2db      	uxtb	r3, r3
 8004630:	2b01      	cmp	r3, #1
 8004632:	d001      	beq.n	8004638 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e03a      	b.n	80046ae <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2202      	movs	r2, #2
 800463c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68da      	ldr	r2, [r3, #12]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f042 0201 	orr.w	r2, r2, #1
 800464e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a18      	ldr	r2, [pc, #96]	@ (80046b8 <HAL_TIM_Base_Start_IT+0x98>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d00e      	beq.n	8004678 <HAL_TIM_Base_Start_IT+0x58>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004662:	d009      	beq.n	8004678 <HAL_TIM_Base_Start_IT+0x58>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a14      	ldr	r2, [pc, #80]	@ (80046bc <HAL_TIM_Base_Start_IT+0x9c>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d004      	beq.n	8004678 <HAL_TIM_Base_Start_IT+0x58>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a13      	ldr	r2, [pc, #76]	@ (80046c0 <HAL_TIM_Base_Start_IT+0xa0>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d111      	bne.n	800469c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f003 0307 	and.w	r3, r3, #7
 8004682:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2b06      	cmp	r3, #6
 8004688:	d010      	beq.n	80046ac <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f042 0201 	orr.w	r2, r2, #1
 8004698:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800469a:	e007      	b.n	80046ac <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f042 0201 	orr.w	r2, r2, #1
 80046aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3714      	adds	r7, #20
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bc80      	pop	{r7}
 80046b6:	4770      	bx	lr
 80046b8:	40012c00 	.word	0x40012c00
 80046bc:	40000400 	.word	0x40000400
 80046c0:	40000800 	.word	0x40000800

080046c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	f003 0302 	and.w	r3, r3, #2
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d020      	beq.n	8004728 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d01b      	beq.n	8004728 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f06f 0202 	mvn.w	r2, #2
 80046f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2201      	movs	r2, #1
 80046fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	f003 0303 	and.w	r3, r3, #3
 800470a:	2b00      	cmp	r3, #0
 800470c:	d003      	beq.n	8004716 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 f998 	bl	8004a44 <HAL_TIM_IC_CaptureCallback>
 8004714:	e005      	b.n	8004722 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f000 f98b 	bl	8004a32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f000 f99a 	bl	8004a56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	f003 0304 	and.w	r3, r3, #4
 800472e:	2b00      	cmp	r3, #0
 8004730:	d020      	beq.n	8004774 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	2b00      	cmp	r3, #0
 800473a:	d01b      	beq.n	8004774 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f06f 0204 	mvn.w	r2, #4
 8004744:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2202      	movs	r2, #2
 800474a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	699b      	ldr	r3, [r3, #24]
 8004752:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004756:	2b00      	cmp	r3, #0
 8004758:	d003      	beq.n	8004762 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 f972 	bl	8004a44 <HAL_TIM_IC_CaptureCallback>
 8004760:	e005      	b.n	800476e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 f965 	bl	8004a32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	f000 f974 	bl	8004a56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	f003 0308 	and.w	r3, r3, #8
 800477a:	2b00      	cmp	r3, #0
 800477c:	d020      	beq.n	80047c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f003 0308 	and.w	r3, r3, #8
 8004784:	2b00      	cmp	r3, #0
 8004786:	d01b      	beq.n	80047c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f06f 0208 	mvn.w	r2, #8
 8004790:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2204      	movs	r2, #4
 8004796:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	69db      	ldr	r3, [r3, #28]
 800479e:	f003 0303 	and.w	r3, r3, #3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d003      	beq.n	80047ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 f94c 	bl	8004a44 <HAL_TIM_IC_CaptureCallback>
 80047ac:	e005      	b.n	80047ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f000 f93f 	bl	8004a32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 f94e 	bl	8004a56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	f003 0310 	and.w	r3, r3, #16
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d020      	beq.n	800480c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f003 0310 	and.w	r3, r3, #16
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d01b      	beq.n	800480c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f06f 0210 	mvn.w	r2, #16
 80047dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2208      	movs	r2, #8
 80047e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	69db      	ldr	r3, [r3, #28]
 80047ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d003      	beq.n	80047fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f000 f926 	bl	8004a44 <HAL_TIM_IC_CaptureCallback>
 80047f8:	e005      	b.n	8004806 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f000 f919 	bl	8004a32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f000 f928 	bl	8004a56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	f003 0301 	and.w	r3, r3, #1
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00c      	beq.n	8004830 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f003 0301 	and.w	r3, r3, #1
 800481c:	2b00      	cmp	r3, #0
 800481e:	d007      	beq.n	8004830 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f06f 0201 	mvn.w	r2, #1
 8004828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f7fd fa5c 	bl	8001ce8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00c      	beq.n	8004854 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004840:	2b00      	cmp	r3, #0
 8004842:	d007      	beq.n	8004854 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800484c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f000 fa7f 	bl	8004d52 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00c      	beq.n	8004878 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004864:	2b00      	cmp	r3, #0
 8004866:	d007      	beq.n	8004878 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004870:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 f8f8 	bl	8004a68 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	f003 0320 	and.w	r3, r3, #32
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00c      	beq.n	800489c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f003 0320 	and.w	r3, r3, #32
 8004888:	2b00      	cmp	r3, #0
 800488a:	d007      	beq.n	800489c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f06f 0220 	mvn.w	r2, #32
 8004894:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f000 fa52 	bl	8004d40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800489c:	bf00      	nop
 800489e:	3710      	adds	r7, #16
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048ae:	2300      	movs	r3, #0
 80048b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d101      	bne.n	80048c0 <HAL_TIM_ConfigClockSource+0x1c>
 80048bc:	2302      	movs	r3, #2
 80048be:	e0b4      	b.n	8004a2a <HAL_TIM_ConfigClockSource+0x186>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2202      	movs	r2, #2
 80048cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80048de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68ba      	ldr	r2, [r7, #8]
 80048ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048f8:	d03e      	beq.n	8004978 <HAL_TIM_ConfigClockSource+0xd4>
 80048fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048fe:	f200 8087 	bhi.w	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
 8004902:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004906:	f000 8086 	beq.w	8004a16 <HAL_TIM_ConfigClockSource+0x172>
 800490a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800490e:	d87f      	bhi.n	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
 8004910:	2b70      	cmp	r3, #112	@ 0x70
 8004912:	d01a      	beq.n	800494a <HAL_TIM_ConfigClockSource+0xa6>
 8004914:	2b70      	cmp	r3, #112	@ 0x70
 8004916:	d87b      	bhi.n	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
 8004918:	2b60      	cmp	r3, #96	@ 0x60
 800491a:	d050      	beq.n	80049be <HAL_TIM_ConfigClockSource+0x11a>
 800491c:	2b60      	cmp	r3, #96	@ 0x60
 800491e:	d877      	bhi.n	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
 8004920:	2b50      	cmp	r3, #80	@ 0x50
 8004922:	d03c      	beq.n	800499e <HAL_TIM_ConfigClockSource+0xfa>
 8004924:	2b50      	cmp	r3, #80	@ 0x50
 8004926:	d873      	bhi.n	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
 8004928:	2b40      	cmp	r3, #64	@ 0x40
 800492a:	d058      	beq.n	80049de <HAL_TIM_ConfigClockSource+0x13a>
 800492c:	2b40      	cmp	r3, #64	@ 0x40
 800492e:	d86f      	bhi.n	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
 8004930:	2b30      	cmp	r3, #48	@ 0x30
 8004932:	d064      	beq.n	80049fe <HAL_TIM_ConfigClockSource+0x15a>
 8004934:	2b30      	cmp	r3, #48	@ 0x30
 8004936:	d86b      	bhi.n	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
 8004938:	2b20      	cmp	r3, #32
 800493a:	d060      	beq.n	80049fe <HAL_TIM_ConfigClockSource+0x15a>
 800493c:	2b20      	cmp	r3, #32
 800493e:	d867      	bhi.n	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
 8004940:	2b00      	cmp	r3, #0
 8004942:	d05c      	beq.n	80049fe <HAL_TIM_ConfigClockSource+0x15a>
 8004944:	2b10      	cmp	r3, #16
 8004946:	d05a      	beq.n	80049fe <HAL_TIM_ConfigClockSource+0x15a>
 8004948:	e062      	b.n	8004a10 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800495a:	f000 f974 	bl	8004c46 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800496c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	68ba      	ldr	r2, [r7, #8]
 8004974:	609a      	str	r2, [r3, #8]
      break;
 8004976:	e04f      	b.n	8004a18 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004988:	f000 f95d 	bl	8004c46 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	689a      	ldr	r2, [r3, #8]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800499a:	609a      	str	r2, [r3, #8]
      break;
 800499c:	e03c      	b.n	8004a18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049aa:	461a      	mov	r2, r3
 80049ac:	f000 f8d4 	bl	8004b58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2150      	movs	r1, #80	@ 0x50
 80049b6:	4618      	mov	r0, r3
 80049b8:	f000 f92b 	bl	8004c12 <TIM_ITRx_SetConfig>
      break;
 80049bc:	e02c      	b.n	8004a18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049ca:	461a      	mov	r2, r3
 80049cc:	f000 f8f2 	bl	8004bb4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2160      	movs	r1, #96	@ 0x60
 80049d6:	4618      	mov	r0, r3
 80049d8:	f000 f91b 	bl	8004c12 <TIM_ITRx_SetConfig>
      break;
 80049dc:	e01c      	b.n	8004a18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ea:	461a      	mov	r2, r3
 80049ec:	f000 f8b4 	bl	8004b58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2140      	movs	r1, #64	@ 0x40
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 f90b 	bl	8004c12 <TIM_ITRx_SetConfig>
      break;
 80049fc:	e00c      	b.n	8004a18 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4619      	mov	r1, r3
 8004a08:	4610      	mov	r0, r2
 8004a0a:	f000 f902 	bl	8004c12 <TIM_ITRx_SetConfig>
      break;
 8004a0e:	e003      	b.n	8004a18 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	73fb      	strb	r3, [r7, #15]
      break;
 8004a14:	e000      	b.n	8004a18 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a16:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}

08004a32 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a32:	b480      	push	{r7}
 8004a34:	b083      	sub	sp, #12
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a3a:	bf00      	nop
 8004a3c:	370c      	adds	r7, #12
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bc80      	pop	{r7}
 8004a42:	4770      	bx	lr

08004a44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bc80      	pop	{r7}
 8004a54:	4770      	bx	lr

08004a56 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a56:	b480      	push	{r7}
 8004a58:	b083      	sub	sp, #12
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a5e:	bf00      	nop
 8004a60:	370c      	adds	r7, #12
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bc80      	pop	{r7}
 8004a66:	4770      	bx	lr

08004a68 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a70:	bf00      	nop
 8004a72:	370c      	adds	r7, #12
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bc80      	pop	{r7}
 8004a78:	4770      	bx	lr
	...

08004a7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	4a2f      	ldr	r2, [pc, #188]	@ (8004b4c <TIM_Base_SetConfig+0xd0>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d00b      	beq.n	8004aac <TIM_Base_SetConfig+0x30>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a9a:	d007      	beq.n	8004aac <TIM_Base_SetConfig+0x30>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	4a2c      	ldr	r2, [pc, #176]	@ (8004b50 <TIM_Base_SetConfig+0xd4>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d003      	beq.n	8004aac <TIM_Base_SetConfig+0x30>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	4a2b      	ldr	r2, [pc, #172]	@ (8004b54 <TIM_Base_SetConfig+0xd8>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d108      	bne.n	8004abe <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ab2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	68fa      	ldr	r2, [r7, #12]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a22      	ldr	r2, [pc, #136]	@ (8004b4c <TIM_Base_SetConfig+0xd0>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d00b      	beq.n	8004ade <TIM_Base_SetConfig+0x62>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004acc:	d007      	beq.n	8004ade <TIM_Base_SetConfig+0x62>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a1f      	ldr	r2, [pc, #124]	@ (8004b50 <TIM_Base_SetConfig+0xd4>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d003      	beq.n	8004ade <TIM_Base_SetConfig+0x62>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a1e      	ldr	r2, [pc, #120]	@ (8004b54 <TIM_Base_SetConfig+0xd8>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d108      	bne.n	8004af0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ae4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	68fa      	ldr	r2, [r7, #12]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	68fa      	ldr	r2, [r7, #12]
 8004b02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	689a      	ldr	r2, [r3, #8]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	4a0d      	ldr	r2, [pc, #52]	@ (8004b4c <TIM_Base_SetConfig+0xd0>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d103      	bne.n	8004b24 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	691a      	ldr	r2, [r3, #16]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	f003 0301 	and.w	r3, r3, #1
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d005      	beq.n	8004b42 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	f023 0201 	bic.w	r2, r3, #1
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	611a      	str	r2, [r3, #16]
  }
}
 8004b42:	bf00      	nop
 8004b44:	3714      	adds	r7, #20
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bc80      	pop	{r7}
 8004b4a:	4770      	bx	lr
 8004b4c:	40012c00 	.word	0x40012c00
 8004b50:	40000400 	.word	0x40000400
 8004b54:	40000800 	.word	0x40000800

08004b58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b087      	sub	sp, #28
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6a1b      	ldr	r3, [r3, #32]
 8004b68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6a1b      	ldr	r3, [r3, #32]
 8004b6e:	f023 0201 	bic.w	r2, r3, #1
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	011b      	lsls	r3, r3, #4
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	f023 030a 	bic.w	r3, r3, #10
 8004b94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	693a      	ldr	r2, [r7, #16]
 8004ba2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	697a      	ldr	r2, [r7, #20]
 8004ba8:	621a      	str	r2, [r3, #32]
}
 8004baa:	bf00      	nop
 8004bac:	371c      	adds	r7, #28
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bc80      	pop	{r7}
 8004bb2:	4770      	bx	lr

08004bb4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b087      	sub	sp, #28
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	60b9      	str	r1, [r7, #8]
 8004bbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6a1b      	ldr	r3, [r3, #32]
 8004bc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	6a1b      	ldr	r3, [r3, #32]
 8004bca:	f023 0210 	bic.w	r2, r3, #16
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004bde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	031b      	lsls	r3, r3, #12
 8004be4:	693a      	ldr	r2, [r7, #16]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004bf0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	011b      	lsls	r3, r3, #4
 8004bf6:	697a      	ldr	r2, [r7, #20]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	693a      	ldr	r2, [r7, #16]
 8004c00:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	697a      	ldr	r2, [r7, #20]
 8004c06:	621a      	str	r2, [r3, #32]
}
 8004c08:	bf00      	nop
 8004c0a:	371c      	adds	r7, #28
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bc80      	pop	{r7}
 8004c10:	4770      	bx	lr

08004c12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c12:	b480      	push	{r7}
 8004c14:	b085      	sub	sp, #20
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
 8004c1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c2a:	683a      	ldr	r2, [r7, #0]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	f043 0307 	orr.w	r3, r3, #7
 8004c34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	609a      	str	r2, [r3, #8]
}
 8004c3c:	bf00      	nop
 8004c3e:	3714      	adds	r7, #20
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bc80      	pop	{r7}
 8004c44:	4770      	bx	lr

08004c46 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c46:	b480      	push	{r7}
 8004c48:	b087      	sub	sp, #28
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	60f8      	str	r0, [r7, #12]
 8004c4e:	60b9      	str	r1, [r7, #8]
 8004c50:	607a      	str	r2, [r7, #4]
 8004c52:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c60:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	021a      	lsls	r2, r3, #8
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	431a      	orrs	r2, r3
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	697a      	ldr	r2, [r7, #20]
 8004c70:	4313      	orrs	r3, r2
 8004c72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	697a      	ldr	r2, [r7, #20]
 8004c78:	609a      	str	r2, [r3, #8]
}
 8004c7a:	bf00      	nop
 8004c7c:	371c      	adds	r7, #28
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bc80      	pop	{r7}
 8004c82:	4770      	bx	lr

08004c84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b085      	sub	sp, #20
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d101      	bne.n	8004c9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c98:	2302      	movs	r3, #2
 8004c9a:	e046      	b.n	8004d2a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2202      	movs	r2, #2
 8004ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cc2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	68fa      	ldr	r2, [r7, #12]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a16      	ldr	r2, [pc, #88]	@ (8004d34 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d00e      	beq.n	8004cfe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ce8:	d009      	beq.n	8004cfe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a12      	ldr	r2, [pc, #72]	@ (8004d38 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d004      	beq.n	8004cfe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a10      	ldr	r2, [pc, #64]	@ (8004d3c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d10c      	bne.n	8004d18 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	68ba      	ldr	r2, [r7, #8]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	68ba      	ldr	r2, [r7, #8]
 8004d16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d28:	2300      	movs	r3, #0
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3714      	adds	r7, #20
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bc80      	pop	{r7}
 8004d32:	4770      	bx	lr
 8004d34:	40012c00 	.word	0x40012c00
 8004d38:	40000400 	.word	0x40000400
 8004d3c:	40000800 	.word	0x40000800

08004d40 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bc80      	pop	{r7}
 8004d50:	4770      	bx	lr

08004d52 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d52:	b480      	push	{r7}
 8004d54:	b083      	sub	sp, #12
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d5a:	bf00      	nop
 8004d5c:	370c      	adds	r7, #12
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bc80      	pop	{r7}
 8004d62:	4770      	bx	lr

08004d64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b082      	sub	sp, #8
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d101      	bne.n	8004d76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e042      	b.n	8004dfc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d106      	bne.n	8004d90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f7fd f8c4 	bl	8001f18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2224      	movs	r2, #36	@ 0x24
 8004d94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	68da      	ldr	r2, [r3, #12]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004da6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f000 f971 	bl	8005090 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	691a      	ldr	r2, [r3, #16]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004dbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	695a      	ldr	r2, [r3, #20]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004dcc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	68da      	ldr	r2, [r3, #12]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ddc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2220      	movs	r2, #32
 8004de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2220      	movs	r2, #32
 8004df0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2200      	movs	r2, #0
 8004df8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3708      	adds	r7, #8
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b08a      	sub	sp, #40	@ 0x28
 8004e08:	af02      	add	r7, sp, #8
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	603b      	str	r3, [r7, #0]
 8004e10:	4613      	mov	r3, r2
 8004e12:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004e14:	2300      	movs	r3, #0
 8004e16:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	2b20      	cmp	r3, #32
 8004e22:	d175      	bne.n	8004f10 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d002      	beq.n	8004e30 <HAL_UART_Transmit+0x2c>
 8004e2a:	88fb      	ldrh	r3, [r7, #6]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e06e      	b.n	8004f12 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2200      	movs	r2, #0
 8004e38:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2221      	movs	r2, #33	@ 0x21
 8004e3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e42:	f7fd fa6b 	bl	800231c <HAL_GetTick>
 8004e46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	88fa      	ldrh	r2, [r7, #6]
 8004e4c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	88fa      	ldrh	r2, [r7, #6]
 8004e52:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e5c:	d108      	bne.n	8004e70 <HAL_UART_Transmit+0x6c>
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d104      	bne.n	8004e70 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004e66:	2300      	movs	r3, #0
 8004e68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	61bb      	str	r3, [r7, #24]
 8004e6e:	e003      	b.n	8004e78 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e74:	2300      	movs	r3, #0
 8004e76:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004e78:	e02e      	b.n	8004ed8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	9300      	str	r3, [sp, #0]
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	2200      	movs	r2, #0
 8004e82:	2180      	movs	r1, #128	@ 0x80
 8004e84:	68f8      	ldr	r0, [r7, #12]
 8004e86:	f000 f848 	bl	8004f1a <UART_WaitOnFlagUntilTimeout>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d005      	beq.n	8004e9c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2220      	movs	r2, #32
 8004e94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004e98:	2303      	movs	r3, #3
 8004e9a:	e03a      	b.n	8004f12 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d10b      	bne.n	8004eba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	881b      	ldrh	r3, [r3, #0]
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004eb0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	3302      	adds	r3, #2
 8004eb6:	61bb      	str	r3, [r7, #24]
 8004eb8:	e007      	b.n	8004eca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	781a      	ldrb	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	b29a      	uxth	r2, r3
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1cb      	bne.n	8004e7a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	9300      	str	r3, [sp, #0]
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	2140      	movs	r1, #64	@ 0x40
 8004eec:	68f8      	ldr	r0, [r7, #12]
 8004eee:	f000 f814 	bl	8004f1a <UART_WaitOnFlagUntilTimeout>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d005      	beq.n	8004f04 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2220      	movs	r2, #32
 8004efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004f00:	2303      	movs	r3, #3
 8004f02:	e006      	b.n	8004f12 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2220      	movs	r2, #32
 8004f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	e000      	b.n	8004f12 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004f10:	2302      	movs	r3, #2
  }
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3720      	adds	r7, #32
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}

08004f1a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004f1a:	b580      	push	{r7, lr}
 8004f1c:	b086      	sub	sp, #24
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	60f8      	str	r0, [r7, #12]
 8004f22:	60b9      	str	r1, [r7, #8]
 8004f24:	603b      	str	r3, [r7, #0]
 8004f26:	4613      	mov	r3, r2
 8004f28:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f2a:	e03b      	b.n	8004fa4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f2c:	6a3b      	ldr	r3, [r7, #32]
 8004f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f32:	d037      	beq.n	8004fa4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f34:	f7fd f9f2 	bl	800231c <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	6a3a      	ldr	r2, [r7, #32]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d302      	bcc.n	8004f4a <UART_WaitOnFlagUntilTimeout+0x30>
 8004f44:	6a3b      	ldr	r3, [r7, #32]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d101      	bne.n	8004f4e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e03a      	b.n	8004fc4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	f003 0304 	and.w	r3, r3, #4
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d023      	beq.n	8004fa4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	2b80      	cmp	r3, #128	@ 0x80
 8004f60:	d020      	beq.n	8004fa4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	2b40      	cmp	r3, #64	@ 0x40
 8004f66:	d01d      	beq.n	8004fa4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0308 	and.w	r3, r3, #8
 8004f72:	2b08      	cmp	r3, #8
 8004f74:	d116      	bne.n	8004fa4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004f76:	2300      	movs	r3, #0
 8004f78:	617b      	str	r3, [r7, #20]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	617b      	str	r3, [r7, #20]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	617b      	str	r3, [r7, #20]
 8004f8a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f000 f81d 	bl	8004fcc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2208      	movs	r2, #8
 8004f96:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e00f      	b.n	8004fc4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	4013      	ands	r3, r2
 8004fae:	68ba      	ldr	r2, [r7, #8]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	bf0c      	ite	eq
 8004fb4:	2301      	moveq	r3, #1
 8004fb6:	2300      	movne	r3, #0
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	461a      	mov	r2, r3
 8004fbc:	79fb      	ldrb	r3, [r7, #7]
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d0b4      	beq.n	8004f2c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004fc2:	2300      	movs	r3, #0
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3718      	adds	r7, #24
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b095      	sub	sp, #84	@ 0x54
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	330c      	adds	r3, #12
 8004fda:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fde:	e853 3f00 	ldrex	r3, [r3]
 8004fe2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004fea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	330c      	adds	r3, #12
 8004ff2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ff4:	643a      	str	r2, [r7, #64]	@ 0x40
 8004ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ff8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004ffa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ffc:	e841 2300 	strex	r3, r2, [r1]
 8005000:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005004:	2b00      	cmp	r3, #0
 8005006:	d1e5      	bne.n	8004fd4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	3314      	adds	r3, #20
 800500e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005010:	6a3b      	ldr	r3, [r7, #32]
 8005012:	e853 3f00 	ldrex	r3, [r3]
 8005016:	61fb      	str	r3, [r7, #28]
   return(result);
 8005018:	69fb      	ldr	r3, [r7, #28]
 800501a:	f023 0301 	bic.w	r3, r3, #1
 800501e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	3314      	adds	r3, #20
 8005026:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005028:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800502a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800502c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800502e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005030:	e841 2300 	strex	r3, r2, [r1]
 8005034:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005038:	2b00      	cmp	r3, #0
 800503a:	d1e5      	bne.n	8005008 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005040:	2b01      	cmp	r3, #1
 8005042:	d119      	bne.n	8005078 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	330c      	adds	r3, #12
 800504a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	e853 3f00 	ldrex	r3, [r3]
 8005052:	60bb      	str	r3, [r7, #8]
   return(result);
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	f023 0310 	bic.w	r3, r3, #16
 800505a:	647b      	str	r3, [r7, #68]	@ 0x44
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	330c      	adds	r3, #12
 8005062:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005064:	61ba      	str	r2, [r7, #24]
 8005066:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005068:	6979      	ldr	r1, [r7, #20]
 800506a:	69ba      	ldr	r2, [r7, #24]
 800506c:	e841 2300 	strex	r3, r2, [r1]
 8005070:	613b      	str	r3, [r7, #16]
   return(result);
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d1e5      	bne.n	8005044 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2220      	movs	r2, #32
 800507c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005086:	bf00      	nop
 8005088:	3754      	adds	r7, #84	@ 0x54
 800508a:	46bd      	mov	sp, r7
 800508c:	bc80      	pop	{r7}
 800508e:	4770      	bx	lr

08005090 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	691b      	ldr	r3, [r3, #16]
 800509e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	68da      	ldr	r2, [r3, #12]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	430a      	orrs	r2, r1
 80050ac:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	689a      	ldr	r2, [r3, #8]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	691b      	ldr	r3, [r3, #16]
 80050b6:	431a      	orrs	r2, r3
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	695b      	ldr	r3, [r3, #20]
 80050bc:	4313      	orrs	r3, r2
 80050be:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80050ca:	f023 030c 	bic.w	r3, r3, #12
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	6812      	ldr	r2, [r2, #0]
 80050d2:	68b9      	ldr	r1, [r7, #8]
 80050d4:	430b      	orrs	r3, r1
 80050d6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	699a      	ldr	r2, [r3, #24]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	430a      	orrs	r2, r1
 80050ec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a2c      	ldr	r2, [pc, #176]	@ (80051a4 <UART_SetConfig+0x114>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d103      	bne.n	8005100 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80050f8:	f7ff f874 	bl	80041e4 <HAL_RCC_GetPCLK2Freq>
 80050fc:	60f8      	str	r0, [r7, #12]
 80050fe:	e002      	b.n	8005106 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005100:	f7ff f85c 	bl	80041bc <HAL_RCC_GetPCLK1Freq>
 8005104:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005106:	68fa      	ldr	r2, [r7, #12]
 8005108:	4613      	mov	r3, r2
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	4413      	add	r3, r2
 800510e:	009a      	lsls	r2, r3, #2
 8005110:	441a      	add	r2, r3
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	fbb2 f3f3 	udiv	r3, r2, r3
 800511c:	4a22      	ldr	r2, [pc, #136]	@ (80051a8 <UART_SetConfig+0x118>)
 800511e:	fba2 2303 	umull	r2, r3, r2, r3
 8005122:	095b      	lsrs	r3, r3, #5
 8005124:	0119      	lsls	r1, r3, #4
 8005126:	68fa      	ldr	r2, [r7, #12]
 8005128:	4613      	mov	r3, r2
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	4413      	add	r3, r2
 800512e:	009a      	lsls	r2, r3, #2
 8005130:	441a      	add	r2, r3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	009b      	lsls	r3, r3, #2
 8005138:	fbb2 f2f3 	udiv	r2, r2, r3
 800513c:	4b1a      	ldr	r3, [pc, #104]	@ (80051a8 <UART_SetConfig+0x118>)
 800513e:	fba3 0302 	umull	r0, r3, r3, r2
 8005142:	095b      	lsrs	r3, r3, #5
 8005144:	2064      	movs	r0, #100	@ 0x64
 8005146:	fb00 f303 	mul.w	r3, r0, r3
 800514a:	1ad3      	subs	r3, r2, r3
 800514c:	011b      	lsls	r3, r3, #4
 800514e:	3332      	adds	r3, #50	@ 0x32
 8005150:	4a15      	ldr	r2, [pc, #84]	@ (80051a8 <UART_SetConfig+0x118>)
 8005152:	fba2 2303 	umull	r2, r3, r2, r3
 8005156:	095b      	lsrs	r3, r3, #5
 8005158:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800515c:	4419      	add	r1, r3
 800515e:	68fa      	ldr	r2, [r7, #12]
 8005160:	4613      	mov	r3, r2
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	4413      	add	r3, r2
 8005166:	009a      	lsls	r2, r3, #2
 8005168:	441a      	add	r2, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	fbb2 f2f3 	udiv	r2, r2, r3
 8005174:	4b0c      	ldr	r3, [pc, #48]	@ (80051a8 <UART_SetConfig+0x118>)
 8005176:	fba3 0302 	umull	r0, r3, r3, r2
 800517a:	095b      	lsrs	r3, r3, #5
 800517c:	2064      	movs	r0, #100	@ 0x64
 800517e:	fb00 f303 	mul.w	r3, r0, r3
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	011b      	lsls	r3, r3, #4
 8005186:	3332      	adds	r3, #50	@ 0x32
 8005188:	4a07      	ldr	r2, [pc, #28]	@ (80051a8 <UART_SetConfig+0x118>)
 800518a:	fba2 2303 	umull	r2, r3, r2, r3
 800518e:	095b      	lsrs	r3, r3, #5
 8005190:	f003 020f 	and.w	r2, r3, #15
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	440a      	add	r2, r1
 800519a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800519c:	bf00      	nop
 800519e:	3710      	adds	r7, #16
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	40013800 	.word	0x40013800
 80051a8:	51eb851f 	.word	0x51eb851f

080051ac <__NVIC_SetPriority>:
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	4603      	mov	r3, r0
 80051b4:	6039      	str	r1, [r7, #0]
 80051b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	db0a      	blt.n	80051d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	b2da      	uxtb	r2, r3
 80051c4:	490c      	ldr	r1, [pc, #48]	@ (80051f8 <__NVIC_SetPriority+0x4c>)
 80051c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ca:	0112      	lsls	r2, r2, #4
 80051cc:	b2d2      	uxtb	r2, r2
 80051ce:	440b      	add	r3, r1
 80051d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80051d4:	e00a      	b.n	80051ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	b2da      	uxtb	r2, r3
 80051da:	4908      	ldr	r1, [pc, #32]	@ (80051fc <__NVIC_SetPriority+0x50>)
 80051dc:	79fb      	ldrb	r3, [r7, #7]
 80051de:	f003 030f 	and.w	r3, r3, #15
 80051e2:	3b04      	subs	r3, #4
 80051e4:	0112      	lsls	r2, r2, #4
 80051e6:	b2d2      	uxtb	r2, r2
 80051e8:	440b      	add	r3, r1
 80051ea:	761a      	strb	r2, [r3, #24]
}
 80051ec:	bf00      	nop
 80051ee:	370c      	adds	r7, #12
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bc80      	pop	{r7}
 80051f4:	4770      	bx	lr
 80051f6:	bf00      	nop
 80051f8:	e000e100 	.word	0xe000e100
 80051fc:	e000ed00 	.word	0xe000ed00

08005200 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005200:	b580      	push	{r7, lr}
 8005202:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005204:	4b05      	ldr	r3, [pc, #20]	@ (800521c <SysTick_Handler+0x1c>)
 8005206:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005208:	f001 fe56 	bl	8006eb8 <xTaskGetSchedulerState>
 800520c:	4603      	mov	r3, r0
 800520e:	2b01      	cmp	r3, #1
 8005210:	d001      	beq.n	8005216 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005212:	f002 fbf9 	bl	8007a08 <xPortSysTickHandler>
  }
}
 8005216:	bf00      	nop
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	e000e010 	.word	0xe000e010

08005220 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005220:	b580      	push	{r7, lr}
 8005222:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005224:	2100      	movs	r1, #0
 8005226:	f06f 0004 	mvn.w	r0, #4
 800522a:	f7ff ffbf 	bl	80051ac <__NVIC_SetPriority>
#endif
}
 800522e:	bf00      	nop
 8005230:	bd80      	pop	{r7, pc}
	...

08005234 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800523a:	f3ef 8305 	mrs	r3, IPSR
 800523e:	603b      	str	r3, [r7, #0]
  return(result);
 8005240:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005242:	2b00      	cmp	r3, #0
 8005244:	d003      	beq.n	800524e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005246:	f06f 0305 	mvn.w	r3, #5
 800524a:	607b      	str	r3, [r7, #4]
 800524c:	e00c      	b.n	8005268 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800524e:	4b09      	ldr	r3, [pc, #36]	@ (8005274 <osKernelInitialize+0x40>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d105      	bne.n	8005262 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005256:	4b07      	ldr	r3, [pc, #28]	@ (8005274 <osKernelInitialize+0x40>)
 8005258:	2201      	movs	r2, #1
 800525a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800525c:	2300      	movs	r3, #0
 800525e:	607b      	str	r3, [r7, #4]
 8005260:	e002      	b.n	8005268 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005262:	f04f 33ff 	mov.w	r3, #4294967295
 8005266:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005268:	687b      	ldr	r3, [r7, #4]
}
 800526a:	4618      	mov	r0, r3
 800526c:	370c      	adds	r7, #12
 800526e:	46bd      	mov	sp, r7
 8005270:	bc80      	pop	{r7}
 8005272:	4770      	bx	lr
 8005274:	200003e4 	.word	0x200003e4

08005278 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005278:	b580      	push	{r7, lr}
 800527a:	b082      	sub	sp, #8
 800527c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800527e:	f3ef 8305 	mrs	r3, IPSR
 8005282:	603b      	str	r3, [r7, #0]
  return(result);
 8005284:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005286:	2b00      	cmp	r3, #0
 8005288:	d003      	beq.n	8005292 <osKernelStart+0x1a>
    stat = osErrorISR;
 800528a:	f06f 0305 	mvn.w	r3, #5
 800528e:	607b      	str	r3, [r7, #4]
 8005290:	e010      	b.n	80052b4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005292:	4b0b      	ldr	r3, [pc, #44]	@ (80052c0 <osKernelStart+0x48>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	2b01      	cmp	r3, #1
 8005298:	d109      	bne.n	80052ae <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800529a:	f7ff ffc1 	bl	8005220 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800529e:	4b08      	ldr	r3, [pc, #32]	@ (80052c0 <osKernelStart+0x48>)
 80052a0:	2202      	movs	r2, #2
 80052a2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80052a4:	f001 f9aa 	bl	80065fc <vTaskStartScheduler>
      stat = osOK;
 80052a8:	2300      	movs	r3, #0
 80052aa:	607b      	str	r3, [r7, #4]
 80052ac:	e002      	b.n	80052b4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80052ae:	f04f 33ff 	mov.w	r3, #4294967295
 80052b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80052b4:	687b      	ldr	r3, [r7, #4]
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3708      	adds	r7, #8
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	200003e4 	.word	0x200003e4

080052c4 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b082      	sub	sp, #8
 80052c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80052ca:	f3ef 8305 	mrs	r3, IPSR
 80052ce:	603b      	str	r3, [r7, #0]
  return(result);
 80052d0:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d003      	beq.n	80052de <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 80052d6:	f001 fab3 	bl	8006840 <xTaskGetTickCountFromISR>
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	e002      	b.n	80052e4 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80052de:	f001 faa1 	bl	8006824 <xTaskGetTickCount>
 80052e2:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80052e4:	687b      	ldr	r3, [r7, #4]
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3708      	adds	r7, #8
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}

080052ee <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80052ee:	b580      	push	{r7, lr}
 80052f0:	b08e      	sub	sp, #56	@ 0x38
 80052f2:	af04      	add	r7, sp, #16
 80052f4:	60f8      	str	r0, [r7, #12]
 80052f6:	60b9      	str	r1, [r7, #8]
 80052f8:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80052fa:	2300      	movs	r3, #0
 80052fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80052fe:	f3ef 8305 	mrs	r3, IPSR
 8005302:	617b      	str	r3, [r7, #20]
  return(result);
 8005304:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005306:	2b00      	cmp	r3, #0
 8005308:	d17e      	bne.n	8005408 <osThreadNew+0x11a>
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d07b      	beq.n	8005408 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005310:	2380      	movs	r3, #128	@ 0x80
 8005312:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005314:	2318      	movs	r3, #24
 8005316:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005318:	2300      	movs	r3, #0
 800531a:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800531c:	f04f 33ff 	mov.w	r3, #4294967295
 8005320:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d045      	beq.n	80053b4 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d002      	beq.n	8005336 <osThreadNew+0x48>
        name = attr->name;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d002      	beq.n	8005344 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	699b      	ldr	r3, [r3, #24]
 8005342:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005344:	69fb      	ldr	r3, [r7, #28]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d008      	beq.n	800535c <osThreadNew+0x6e>
 800534a:	69fb      	ldr	r3, [r7, #28]
 800534c:	2b38      	cmp	r3, #56	@ 0x38
 800534e:	d805      	bhi.n	800535c <osThreadNew+0x6e>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f003 0301 	and.w	r3, r3, #1
 8005358:	2b00      	cmp	r3, #0
 800535a:	d001      	beq.n	8005360 <osThreadNew+0x72>
        return (NULL);
 800535c:	2300      	movs	r3, #0
 800535e:	e054      	b.n	800540a <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	695b      	ldr	r3, [r3, #20]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d003      	beq.n	8005370 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	695b      	ldr	r3, [r3, #20]
 800536c:	089b      	lsrs	r3, r3, #2
 800536e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d00e      	beq.n	8005396 <osThreadNew+0xa8>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	2b5b      	cmp	r3, #91	@ 0x5b
 800537e:	d90a      	bls.n	8005396 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005384:	2b00      	cmp	r3, #0
 8005386:	d006      	beq.n	8005396 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	695b      	ldr	r3, [r3, #20]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d002      	beq.n	8005396 <osThreadNew+0xa8>
        mem = 1;
 8005390:	2301      	movs	r3, #1
 8005392:	61bb      	str	r3, [r7, #24]
 8005394:	e010      	b.n	80053b8 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d10c      	bne.n	80053b8 <osThreadNew+0xca>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d108      	bne.n	80053b8 <osThreadNew+0xca>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d104      	bne.n	80053b8 <osThreadNew+0xca>
          mem = 0;
 80053ae:	2300      	movs	r3, #0
 80053b0:	61bb      	str	r3, [r7, #24]
 80053b2:	e001      	b.n	80053b8 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80053b4:	2300      	movs	r3, #0
 80053b6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80053b8:	69bb      	ldr	r3, [r7, #24]
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d110      	bne.n	80053e0 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80053c6:	9202      	str	r2, [sp, #8]
 80053c8:	9301      	str	r3, [sp, #4]
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	9300      	str	r3, [sp, #0]
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	6a3a      	ldr	r2, [r7, #32]
 80053d2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f000 fe4d 	bl	8006074 <xTaskCreateStatic>
 80053da:	4603      	mov	r3, r0
 80053dc:	613b      	str	r3, [r7, #16]
 80053de:	e013      	b.n	8005408 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80053e0:	69bb      	ldr	r3, [r7, #24]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d110      	bne.n	8005408 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80053e6:	6a3b      	ldr	r3, [r7, #32]
 80053e8:	b29a      	uxth	r2, r3
 80053ea:	f107 0310 	add.w	r3, r7, #16
 80053ee:	9301      	str	r3, [sp, #4]
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	9300      	str	r3, [sp, #0]
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f000 fe9b 	bl	8006134 <xTaskCreate>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b01      	cmp	r3, #1
 8005402:	d001      	beq.n	8005408 <osThreadNew+0x11a>
            hTask = NULL;
 8005404:	2300      	movs	r3, #0
 8005406:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005408:	693b      	ldr	r3, [r7, #16]
}
 800540a:	4618      	mov	r0, r3
 800540c:	3728      	adds	r7, #40	@ 0x28
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}

08005412 <osThreadSetPriority>:
  }

  return (sz);
}

osStatus_t osThreadSetPriority (osThreadId_t thread_id, osPriority_t priority) {
 8005412:	b580      	push	{r7, lr}
 8005414:	b086      	sub	sp, #24
 8005416:	af00      	add	r7, sp, #0
 8005418:	6078      	str	r0, [r7, #4]
 800541a:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005420:	f3ef 8305 	mrs	r3, IPSR
 8005424:	60fb      	str	r3, [r7, #12]
  return(result);
 8005426:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005428:	2b00      	cmp	r3, #0
 800542a:	d003      	beq.n	8005434 <osThreadSetPriority+0x22>
    stat = osErrorISR;
 800542c:	f06f 0305 	mvn.w	r3, #5
 8005430:	617b      	str	r3, [r7, #20]
 8005432:	e013      	b.n	800545c <osThreadSetPriority+0x4a>
  }
  else if ((hTask == NULL) || (priority < osPriorityIdle) || (priority > osPriorityISR)) {
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d005      	beq.n	8005446 <osThreadSetPriority+0x34>
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	2b00      	cmp	r3, #0
 800543e:	dd02      	ble.n	8005446 <osThreadSetPriority+0x34>
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	2b38      	cmp	r3, #56	@ 0x38
 8005444:	dd03      	ble.n	800544e <osThreadSetPriority+0x3c>
    stat = osErrorParameter;
 8005446:	f06f 0303 	mvn.w	r3, #3
 800544a:	617b      	str	r3, [r7, #20]
 800544c:	e006      	b.n	800545c <osThreadSetPriority+0x4a>
  }
  else {
    stat = osOK;
 800544e:	2300      	movs	r3, #0
 8005450:	617b      	str	r3, [r7, #20]
    vTaskPrioritySet (hTask, (UBaseType_t)priority);
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	4619      	mov	r1, r3
 8005456:	6938      	ldr	r0, [r7, #16]
 8005458:	f001 f832 	bl	80064c0 <vTaskPrioritySet>
  }

  return (stat);
 800545c:	697b      	ldr	r3, [r7, #20]
}
 800545e:	4618      	mov	r0, r3
 8005460:	3718      	adds	r7, #24
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}

08005466 <osDelayUntil>:
  }

  return (stat);
}

osStatus_t osDelayUntil (uint32_t ticks) {
 8005466:	b580      	push	{r7, lr}
 8005468:	b086      	sub	sp, #24
 800546a:	af00      	add	r7, sp, #0
 800546c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800546e:	f3ef 8305 	mrs	r3, IPSR
 8005472:	60fb      	str	r3, [r7, #12]
  return(result);
 8005474:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8005476:	2b00      	cmp	r3, #0
 8005478:	d003      	beq.n	8005482 <osDelayUntil+0x1c>
    stat = osErrorISR;
 800547a:	f06f 0305 	mvn.w	r3, #5
 800547e:	617b      	str	r3, [r7, #20]
 8005480:	e019      	b.n	80054b6 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8005482:	2300      	movs	r3, #0
 8005484:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8005486:	f001 f9cd 	bl	8006824 <xTaskGetTickCount>
 800548a:	4603      	mov	r3, r0
 800548c:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d009      	beq.n	80054b0 <osDelayUntil+0x4a>
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	db06      	blt.n	80054b0 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 80054a2:	f107 0308 	add.w	r3, r7, #8
 80054a6:	6939      	ldr	r1, [r7, #16]
 80054a8:	4618      	mov	r0, r3
 80054aa:	f000 ff89 	bl	80063c0 <vTaskDelayUntil>
 80054ae:	e002      	b.n	80054b6 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 80054b0:	f06f 0303 	mvn.w	r3, #3
 80054b4:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80054b6:	697b      	ldr	r3, [r7, #20]
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	3718      	adds	r7, #24
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}

080054c0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80054c0:	b480      	push	{r7}
 80054c2:	b085      	sub	sp, #20
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	60f8      	str	r0, [r7, #12]
 80054c8:	60b9      	str	r1, [r7, #8]
 80054ca:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	4a06      	ldr	r2, [pc, #24]	@ (80054e8 <vApplicationGetIdleTaskMemory+0x28>)
 80054d0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	4a05      	ldr	r2, [pc, #20]	@ (80054ec <vApplicationGetIdleTaskMemory+0x2c>)
 80054d6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2280      	movs	r2, #128	@ 0x80
 80054dc:	601a      	str	r2, [r3, #0]
}
 80054de:	bf00      	nop
 80054e0:	3714      	adds	r7, #20
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bc80      	pop	{r7}
 80054e6:	4770      	bx	lr
 80054e8:	200003e8 	.word	0x200003e8
 80054ec:	20000444 	.word	0x20000444

080054f0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80054f0:	b480      	push	{r7}
 80054f2:	b085      	sub	sp, #20
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	60b9      	str	r1, [r7, #8]
 80054fa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	4a07      	ldr	r2, [pc, #28]	@ (800551c <vApplicationGetTimerTaskMemory+0x2c>)
 8005500:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	4a06      	ldr	r2, [pc, #24]	@ (8005520 <vApplicationGetTimerTaskMemory+0x30>)
 8005506:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800550e:	601a      	str	r2, [r3, #0]
}
 8005510:	bf00      	nop
 8005512:	3714      	adds	r7, #20
 8005514:	46bd      	mov	sp, r7
 8005516:	bc80      	pop	{r7}
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop
 800551c:	20000644 	.word	0x20000644
 8005520:	200006a0 	.word	0x200006a0

08005524 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f103 0208 	add.w	r2, r3, #8
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	f04f 32ff 	mov.w	r2, #4294967295
 800553c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f103 0208 	add.w	r2, r3, #8
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f103 0208 	add.w	r2, r3, #8
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005558:	bf00      	nop
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	bc80      	pop	{r7}
 8005560:	4770      	bx	lr

08005562 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005562:	b480      	push	{r7}
 8005564:	b083      	sub	sp, #12
 8005566:	af00      	add	r7, sp, #0
 8005568:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005570:	bf00      	nop
 8005572:	370c      	adds	r7, #12
 8005574:	46bd      	mov	sp, r7
 8005576:	bc80      	pop	{r7}
 8005578:	4770      	bx	lr

0800557a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800557a:	b480      	push	{r7}
 800557c:	b085      	sub	sp, #20
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
 8005582:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	689a      	ldr	r2, [r3, #8]
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	683a      	ldr	r2, [r7, #0]
 800559e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	683a      	ldr	r2, [r7, #0]
 80055a4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	1c5a      	adds	r2, r3, #1
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	601a      	str	r2, [r3, #0]
}
 80055b6:	bf00      	nop
 80055b8:	3714      	adds	r7, #20
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bc80      	pop	{r7}
 80055be:	4770      	bx	lr

080055c0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80055c0:	b480      	push	{r7}
 80055c2:	b085      	sub	sp, #20
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
 80055c8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d6:	d103      	bne.n	80055e0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	691b      	ldr	r3, [r3, #16]
 80055dc:	60fb      	str	r3, [r7, #12]
 80055de:	e00c      	b.n	80055fa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	3308      	adds	r3, #8
 80055e4:	60fb      	str	r3, [r7, #12]
 80055e6:	e002      	b.n	80055ee <vListInsert+0x2e>
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	60fb      	str	r3, [r7, #12]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	68ba      	ldr	r2, [r7, #8]
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d2f6      	bcs.n	80055e8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	685a      	ldr	r2, [r3, #4]
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	683a      	ldr	r2, [r7, #0]
 8005608:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	68fa      	ldr	r2, [r7, #12]
 800560e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	683a      	ldr	r2, [r7, #0]
 8005614:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	1c5a      	adds	r2, r3, #1
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	601a      	str	r2, [r3, #0]
}
 8005626:	bf00      	nop
 8005628:	3714      	adds	r7, #20
 800562a:	46bd      	mov	sp, r7
 800562c:	bc80      	pop	{r7}
 800562e:	4770      	bx	lr

08005630 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005630:	b480      	push	{r7}
 8005632:	b085      	sub	sp, #20
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	691b      	ldr	r3, [r3, #16]
 800563c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	687a      	ldr	r2, [r7, #4]
 8005644:	6892      	ldr	r2, [r2, #8]
 8005646:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	6852      	ldr	r2, [r2, #4]
 8005650:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	687a      	ldr	r2, [r7, #4]
 8005658:	429a      	cmp	r2, r3
 800565a:	d103      	bne.n	8005664 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	689a      	ldr	r2, [r3, #8]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	1e5a      	subs	r2, r3, #1
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
}
 8005678:	4618      	mov	r0, r3
 800567a:	3714      	adds	r7, #20
 800567c:	46bd      	mov	sp, r7
 800567e:	bc80      	pop	{r7}
 8005680:	4770      	bx	lr
	...

08005684 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b084      	sub	sp, #16
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d10b      	bne.n	80056b0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800569c:	f383 8811 	msr	BASEPRI, r3
 80056a0:	f3bf 8f6f 	isb	sy
 80056a4:	f3bf 8f4f 	dsb	sy
 80056a8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80056aa:	bf00      	nop
 80056ac:	bf00      	nop
 80056ae:	e7fd      	b.n	80056ac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80056b0:	f002 f92c 	bl	800790c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056bc:	68f9      	ldr	r1, [r7, #12]
 80056be:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80056c0:	fb01 f303 	mul.w	r3, r1, r3
 80056c4:	441a      	add	r2, r3
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2200      	movs	r2, #0
 80056ce:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056e0:	3b01      	subs	r3, #1
 80056e2:	68f9      	ldr	r1, [r7, #12]
 80056e4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80056e6:	fb01 f303 	mul.w	r3, r1, r3
 80056ea:	441a      	add	r2, r3
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	22ff      	movs	r2, #255	@ 0xff
 80056f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	22ff      	movs	r2, #255	@ 0xff
 80056fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d114      	bne.n	8005730 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d01a      	beq.n	8005744 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	3310      	adds	r3, #16
 8005712:	4618      	mov	r0, r3
 8005714:	f001 fa10 	bl	8006b38 <xTaskRemoveFromEventList>
 8005718:	4603      	mov	r3, r0
 800571a:	2b00      	cmp	r3, #0
 800571c:	d012      	beq.n	8005744 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800571e:	4b0d      	ldr	r3, [pc, #52]	@ (8005754 <xQueueGenericReset+0xd0>)
 8005720:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005724:	601a      	str	r2, [r3, #0]
 8005726:	f3bf 8f4f 	dsb	sy
 800572a:	f3bf 8f6f 	isb	sy
 800572e:	e009      	b.n	8005744 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	3310      	adds	r3, #16
 8005734:	4618      	mov	r0, r3
 8005736:	f7ff fef5 	bl	8005524 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	3324      	adds	r3, #36	@ 0x24
 800573e:	4618      	mov	r0, r3
 8005740:	f7ff fef0 	bl	8005524 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005744:	f002 f912 	bl	800796c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005748:	2301      	movs	r3, #1
}
 800574a:	4618      	mov	r0, r3
 800574c:	3710      	adds	r7, #16
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
 8005752:	bf00      	nop
 8005754:	e000ed04 	.word	0xe000ed04

08005758 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005758:	b580      	push	{r7, lr}
 800575a:	b08e      	sub	sp, #56	@ 0x38
 800575c:	af02      	add	r7, sp, #8
 800575e:	60f8      	str	r0, [r7, #12]
 8005760:	60b9      	str	r1, [r7, #8]
 8005762:	607a      	str	r2, [r7, #4]
 8005764:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d10b      	bne.n	8005784 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800576c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005770:	f383 8811 	msr	BASEPRI, r3
 8005774:	f3bf 8f6f 	isb	sy
 8005778:	f3bf 8f4f 	dsb	sy
 800577c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800577e:	bf00      	nop
 8005780:	bf00      	nop
 8005782:	e7fd      	b.n	8005780 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d10b      	bne.n	80057a2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800578a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800578e:	f383 8811 	msr	BASEPRI, r3
 8005792:	f3bf 8f6f 	isb	sy
 8005796:	f3bf 8f4f 	dsb	sy
 800579a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800579c:	bf00      	nop
 800579e:	bf00      	nop
 80057a0:	e7fd      	b.n	800579e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d002      	beq.n	80057ae <xQueueGenericCreateStatic+0x56>
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d001      	beq.n	80057b2 <xQueueGenericCreateStatic+0x5a>
 80057ae:	2301      	movs	r3, #1
 80057b0:	e000      	b.n	80057b4 <xQueueGenericCreateStatic+0x5c>
 80057b2:	2300      	movs	r3, #0
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d10b      	bne.n	80057d0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80057b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057bc:	f383 8811 	msr	BASEPRI, r3
 80057c0:	f3bf 8f6f 	isb	sy
 80057c4:	f3bf 8f4f 	dsb	sy
 80057c8:	623b      	str	r3, [r7, #32]
}
 80057ca:	bf00      	nop
 80057cc:	bf00      	nop
 80057ce:	e7fd      	b.n	80057cc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d102      	bne.n	80057dc <xQueueGenericCreateStatic+0x84>
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d101      	bne.n	80057e0 <xQueueGenericCreateStatic+0x88>
 80057dc:	2301      	movs	r3, #1
 80057de:	e000      	b.n	80057e2 <xQueueGenericCreateStatic+0x8a>
 80057e0:	2300      	movs	r3, #0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d10b      	bne.n	80057fe <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80057e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ea:	f383 8811 	msr	BASEPRI, r3
 80057ee:	f3bf 8f6f 	isb	sy
 80057f2:	f3bf 8f4f 	dsb	sy
 80057f6:	61fb      	str	r3, [r7, #28]
}
 80057f8:	bf00      	nop
 80057fa:	bf00      	nop
 80057fc:	e7fd      	b.n	80057fa <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80057fe:	2350      	movs	r3, #80	@ 0x50
 8005800:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	2b50      	cmp	r3, #80	@ 0x50
 8005806:	d00b      	beq.n	8005820 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800580c:	f383 8811 	msr	BASEPRI, r3
 8005810:	f3bf 8f6f 	isb	sy
 8005814:	f3bf 8f4f 	dsb	sy
 8005818:	61bb      	str	r3, [r7, #24]
}
 800581a:	bf00      	nop
 800581c:	bf00      	nop
 800581e:	e7fd      	b.n	800581c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005820:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005828:	2b00      	cmp	r3, #0
 800582a:	d00d      	beq.n	8005848 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800582c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800582e:	2201      	movs	r2, #1
 8005830:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005834:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800583a:	9300      	str	r3, [sp, #0]
 800583c:	4613      	mov	r3, r2
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	68b9      	ldr	r1, [r7, #8]
 8005842:	68f8      	ldr	r0, [r7, #12]
 8005844:	f000 f805 	bl	8005852 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800584a:	4618      	mov	r0, r3
 800584c:	3730      	adds	r7, #48	@ 0x30
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}

08005852 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005852:	b580      	push	{r7, lr}
 8005854:	b084      	sub	sp, #16
 8005856:	af00      	add	r7, sp, #0
 8005858:	60f8      	str	r0, [r7, #12]
 800585a:	60b9      	str	r1, [r7, #8]
 800585c:	607a      	str	r2, [r7, #4]
 800585e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d103      	bne.n	800586e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005866:	69bb      	ldr	r3, [r7, #24]
 8005868:	69ba      	ldr	r2, [r7, #24]
 800586a:	601a      	str	r2, [r3, #0]
 800586c:	e002      	b.n	8005874 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800586e:	69bb      	ldr	r3, [r7, #24]
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005874:	69bb      	ldr	r3, [r7, #24]
 8005876:	68fa      	ldr	r2, [r7, #12]
 8005878:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800587a:	69bb      	ldr	r3, [r7, #24]
 800587c:	68ba      	ldr	r2, [r7, #8]
 800587e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005880:	2101      	movs	r1, #1
 8005882:	69b8      	ldr	r0, [r7, #24]
 8005884:	f7ff fefe 	bl	8005684 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	78fa      	ldrb	r2, [r7, #3]
 800588c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005890:	bf00      	nop
 8005892:	3710      	adds	r7, #16
 8005894:	46bd      	mov	sp, r7
 8005896:	bd80      	pop	{r7, pc}

08005898 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b08e      	sub	sp, #56	@ 0x38
 800589c:	af00      	add	r7, sp, #0
 800589e:	60f8      	str	r0, [r7, #12]
 80058a0:	60b9      	str	r1, [r7, #8]
 80058a2:	607a      	str	r2, [r7, #4]
 80058a4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80058a6:	2300      	movs	r3, #0
 80058a8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80058ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d10b      	bne.n	80058cc <xQueueGenericSend+0x34>
	__asm volatile
 80058b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058b8:	f383 8811 	msr	BASEPRI, r3
 80058bc:	f3bf 8f6f 	isb	sy
 80058c0:	f3bf 8f4f 	dsb	sy
 80058c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80058c6:	bf00      	nop
 80058c8:	bf00      	nop
 80058ca:	e7fd      	b.n	80058c8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d103      	bne.n	80058da <xQueueGenericSend+0x42>
 80058d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d101      	bne.n	80058de <xQueueGenericSend+0x46>
 80058da:	2301      	movs	r3, #1
 80058dc:	e000      	b.n	80058e0 <xQueueGenericSend+0x48>
 80058de:	2300      	movs	r3, #0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d10b      	bne.n	80058fc <xQueueGenericSend+0x64>
	__asm volatile
 80058e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058e8:	f383 8811 	msr	BASEPRI, r3
 80058ec:	f3bf 8f6f 	isb	sy
 80058f0:	f3bf 8f4f 	dsb	sy
 80058f4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80058f6:	bf00      	nop
 80058f8:	bf00      	nop
 80058fa:	e7fd      	b.n	80058f8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d103      	bne.n	800590a <xQueueGenericSend+0x72>
 8005902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005904:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005906:	2b01      	cmp	r3, #1
 8005908:	d101      	bne.n	800590e <xQueueGenericSend+0x76>
 800590a:	2301      	movs	r3, #1
 800590c:	e000      	b.n	8005910 <xQueueGenericSend+0x78>
 800590e:	2300      	movs	r3, #0
 8005910:	2b00      	cmp	r3, #0
 8005912:	d10b      	bne.n	800592c <xQueueGenericSend+0x94>
	__asm volatile
 8005914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005918:	f383 8811 	msr	BASEPRI, r3
 800591c:	f3bf 8f6f 	isb	sy
 8005920:	f3bf 8f4f 	dsb	sy
 8005924:	623b      	str	r3, [r7, #32]
}
 8005926:	bf00      	nop
 8005928:	bf00      	nop
 800592a:	e7fd      	b.n	8005928 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800592c:	f001 fac4 	bl	8006eb8 <xTaskGetSchedulerState>
 8005930:	4603      	mov	r3, r0
 8005932:	2b00      	cmp	r3, #0
 8005934:	d102      	bne.n	800593c <xQueueGenericSend+0xa4>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d101      	bne.n	8005940 <xQueueGenericSend+0xa8>
 800593c:	2301      	movs	r3, #1
 800593e:	e000      	b.n	8005942 <xQueueGenericSend+0xaa>
 8005940:	2300      	movs	r3, #0
 8005942:	2b00      	cmp	r3, #0
 8005944:	d10b      	bne.n	800595e <xQueueGenericSend+0xc6>
	__asm volatile
 8005946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800594a:	f383 8811 	msr	BASEPRI, r3
 800594e:	f3bf 8f6f 	isb	sy
 8005952:	f3bf 8f4f 	dsb	sy
 8005956:	61fb      	str	r3, [r7, #28]
}
 8005958:	bf00      	nop
 800595a:	bf00      	nop
 800595c:	e7fd      	b.n	800595a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800595e:	f001 ffd5 	bl	800790c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005964:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005968:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800596a:	429a      	cmp	r2, r3
 800596c:	d302      	bcc.n	8005974 <xQueueGenericSend+0xdc>
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	2b02      	cmp	r3, #2
 8005972:	d129      	bne.n	80059c8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005974:	683a      	ldr	r2, [r7, #0]
 8005976:	68b9      	ldr	r1, [r7, #8]
 8005978:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800597a:	f000 fa0f 	bl	8005d9c <prvCopyDataToQueue>
 800597e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005984:	2b00      	cmp	r3, #0
 8005986:	d010      	beq.n	80059aa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800598a:	3324      	adds	r3, #36	@ 0x24
 800598c:	4618      	mov	r0, r3
 800598e:	f001 f8d3 	bl	8006b38 <xTaskRemoveFromEventList>
 8005992:	4603      	mov	r3, r0
 8005994:	2b00      	cmp	r3, #0
 8005996:	d013      	beq.n	80059c0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005998:	4b3f      	ldr	r3, [pc, #252]	@ (8005a98 <xQueueGenericSend+0x200>)
 800599a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800599e:	601a      	str	r2, [r3, #0]
 80059a0:	f3bf 8f4f 	dsb	sy
 80059a4:	f3bf 8f6f 	isb	sy
 80059a8:	e00a      	b.n	80059c0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80059aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d007      	beq.n	80059c0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80059b0:	4b39      	ldr	r3, [pc, #228]	@ (8005a98 <xQueueGenericSend+0x200>)
 80059b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059b6:	601a      	str	r2, [r3, #0]
 80059b8:	f3bf 8f4f 	dsb	sy
 80059bc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80059c0:	f001 ffd4 	bl	800796c <vPortExitCritical>
				return pdPASS;
 80059c4:	2301      	movs	r3, #1
 80059c6:	e063      	b.n	8005a90 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d103      	bne.n	80059d6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80059ce:	f001 ffcd 	bl	800796c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80059d2:	2300      	movs	r3, #0
 80059d4:	e05c      	b.n	8005a90 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80059d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d106      	bne.n	80059ea <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80059dc:	f107 0314 	add.w	r3, r7, #20
 80059e0:	4618      	mov	r0, r3
 80059e2:	f001 f90d 	bl	8006c00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80059e6:	2301      	movs	r3, #1
 80059e8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80059ea:	f001 ffbf 	bl	800796c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80059ee:	f000 fe6d 	bl	80066cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80059f2:	f001 ff8b 	bl	800790c <vPortEnterCritical>
 80059f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80059fc:	b25b      	sxtb	r3, r3
 80059fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a02:	d103      	bne.n	8005a0c <xQueueGenericSend+0x174>
 8005a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a06:	2200      	movs	r2, #0
 8005a08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a12:	b25b      	sxtb	r3, r3
 8005a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a18:	d103      	bne.n	8005a22 <xQueueGenericSend+0x18a>
 8005a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a22:	f001 ffa3 	bl	800796c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a26:	1d3a      	adds	r2, r7, #4
 8005a28:	f107 0314 	add.w	r3, r7, #20
 8005a2c:	4611      	mov	r1, r2
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f001 f8fc 	bl	8006c2c <xTaskCheckForTimeOut>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d124      	bne.n	8005a84 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005a3a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a3c:	f000 faa6 	bl	8005f8c <prvIsQueueFull>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d018      	beq.n	8005a78 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a48:	3310      	adds	r3, #16
 8005a4a:	687a      	ldr	r2, [r7, #4]
 8005a4c:	4611      	mov	r1, r2
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f001 f820 	bl	8006a94 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005a54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a56:	f000 fa31 	bl	8005ebc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005a5a:	f000 fe45 	bl	80066e8 <xTaskResumeAll>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	f47f af7c 	bne.w	800595e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005a66:	4b0c      	ldr	r3, [pc, #48]	@ (8005a98 <xQueueGenericSend+0x200>)
 8005a68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a6c:	601a      	str	r2, [r3, #0]
 8005a6e:	f3bf 8f4f 	dsb	sy
 8005a72:	f3bf 8f6f 	isb	sy
 8005a76:	e772      	b.n	800595e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005a78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a7a:	f000 fa1f 	bl	8005ebc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005a7e:	f000 fe33 	bl	80066e8 <xTaskResumeAll>
 8005a82:	e76c      	b.n	800595e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005a84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a86:	f000 fa19 	bl	8005ebc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005a8a:	f000 fe2d 	bl	80066e8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005a8e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3738      	adds	r7, #56	@ 0x38
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}
 8005a98:	e000ed04 	.word	0xe000ed04

08005a9c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b090      	sub	sp, #64	@ 0x40
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	607a      	str	r2, [r7, #4]
 8005aa8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d10b      	bne.n	8005acc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ab8:	f383 8811 	msr	BASEPRI, r3
 8005abc:	f3bf 8f6f 	isb	sy
 8005ac0:	f3bf 8f4f 	dsb	sy
 8005ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005ac6:	bf00      	nop
 8005ac8:	bf00      	nop
 8005aca:	e7fd      	b.n	8005ac8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d103      	bne.n	8005ada <xQueueGenericSendFromISR+0x3e>
 8005ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d101      	bne.n	8005ade <xQueueGenericSendFromISR+0x42>
 8005ada:	2301      	movs	r3, #1
 8005adc:	e000      	b.n	8005ae0 <xQueueGenericSendFromISR+0x44>
 8005ade:	2300      	movs	r3, #0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d10b      	bne.n	8005afc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ae8:	f383 8811 	msr	BASEPRI, r3
 8005aec:	f3bf 8f6f 	isb	sy
 8005af0:	f3bf 8f4f 	dsb	sy
 8005af4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005af6:	bf00      	nop
 8005af8:	bf00      	nop
 8005afa:	e7fd      	b.n	8005af8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	2b02      	cmp	r3, #2
 8005b00:	d103      	bne.n	8005b0a <xQueueGenericSendFromISR+0x6e>
 8005b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d101      	bne.n	8005b0e <xQueueGenericSendFromISR+0x72>
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e000      	b.n	8005b10 <xQueueGenericSendFromISR+0x74>
 8005b0e:	2300      	movs	r3, #0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d10b      	bne.n	8005b2c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b18:	f383 8811 	msr	BASEPRI, r3
 8005b1c:	f3bf 8f6f 	isb	sy
 8005b20:	f3bf 8f4f 	dsb	sy
 8005b24:	623b      	str	r3, [r7, #32]
}
 8005b26:	bf00      	nop
 8005b28:	bf00      	nop
 8005b2a:	e7fd      	b.n	8005b28 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005b2c:	f001 ffb0 	bl	8007a90 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005b30:	f3ef 8211 	mrs	r2, BASEPRI
 8005b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b38:	f383 8811 	msr	BASEPRI, r3
 8005b3c:	f3bf 8f6f 	isb	sy
 8005b40:	f3bf 8f4f 	dsb	sy
 8005b44:	61fa      	str	r2, [r7, #28]
 8005b46:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005b48:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005b4a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d302      	bcc.n	8005b5e <xQueueGenericSendFromISR+0xc2>
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	2b02      	cmp	r3, #2
 8005b5c:	d12f      	bne.n	8005bbe <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b64:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005b6e:	683a      	ldr	r2, [r7, #0]
 8005b70:	68b9      	ldr	r1, [r7, #8]
 8005b72:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005b74:	f000 f912 	bl	8005d9c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005b78:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b80:	d112      	bne.n	8005ba8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d016      	beq.n	8005bb8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b8c:	3324      	adds	r3, #36	@ 0x24
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f000 ffd2 	bl	8006b38 <xTaskRemoveFromEventList>
 8005b94:	4603      	mov	r3, r0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d00e      	beq.n	8005bb8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d00b      	beq.n	8005bb8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	601a      	str	r2, [r3, #0]
 8005ba6:	e007      	b.n	8005bb8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005ba8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005bac:	3301      	adds	r3, #1
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	b25a      	sxtb	r2, r3
 8005bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005bbc:	e001      	b.n	8005bc2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bc4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005bcc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005bce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3740      	adds	r7, #64	@ 0x40
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}

08005bd8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b08c      	sub	sp, #48	@ 0x30
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	60b9      	str	r1, [r7, #8]
 8005be2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005be4:	2300      	movs	r3, #0
 8005be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d10b      	bne.n	8005c0a <xQueueReceive+0x32>
	__asm volatile
 8005bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bf6:	f383 8811 	msr	BASEPRI, r3
 8005bfa:	f3bf 8f6f 	isb	sy
 8005bfe:	f3bf 8f4f 	dsb	sy
 8005c02:	623b      	str	r3, [r7, #32]
}
 8005c04:	bf00      	nop
 8005c06:	bf00      	nop
 8005c08:	e7fd      	b.n	8005c06 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d103      	bne.n	8005c18 <xQueueReceive+0x40>
 8005c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d101      	bne.n	8005c1c <xQueueReceive+0x44>
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e000      	b.n	8005c1e <xQueueReceive+0x46>
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d10b      	bne.n	8005c3a <xQueueReceive+0x62>
	__asm volatile
 8005c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c26:	f383 8811 	msr	BASEPRI, r3
 8005c2a:	f3bf 8f6f 	isb	sy
 8005c2e:	f3bf 8f4f 	dsb	sy
 8005c32:	61fb      	str	r3, [r7, #28]
}
 8005c34:	bf00      	nop
 8005c36:	bf00      	nop
 8005c38:	e7fd      	b.n	8005c36 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c3a:	f001 f93d 	bl	8006eb8 <xTaskGetSchedulerState>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d102      	bne.n	8005c4a <xQueueReceive+0x72>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d101      	bne.n	8005c4e <xQueueReceive+0x76>
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e000      	b.n	8005c50 <xQueueReceive+0x78>
 8005c4e:	2300      	movs	r3, #0
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d10b      	bne.n	8005c6c <xQueueReceive+0x94>
	__asm volatile
 8005c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c58:	f383 8811 	msr	BASEPRI, r3
 8005c5c:	f3bf 8f6f 	isb	sy
 8005c60:	f3bf 8f4f 	dsb	sy
 8005c64:	61bb      	str	r3, [r7, #24]
}
 8005c66:	bf00      	nop
 8005c68:	bf00      	nop
 8005c6a:	e7fd      	b.n	8005c68 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005c6c:	f001 fe4e 	bl	800790c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c74:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d01f      	beq.n	8005cbc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005c7c:	68b9      	ldr	r1, [r7, #8]
 8005c7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c80:	f000 f8f6 	bl	8005e70 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c86:	1e5a      	subs	r2, r3, #1
 8005c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c8a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c8e:	691b      	ldr	r3, [r3, #16]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d00f      	beq.n	8005cb4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c96:	3310      	adds	r3, #16
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f000 ff4d 	bl	8006b38 <xTaskRemoveFromEventList>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d007      	beq.n	8005cb4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005ca4:	4b3c      	ldr	r3, [pc, #240]	@ (8005d98 <xQueueReceive+0x1c0>)
 8005ca6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005caa:	601a      	str	r2, [r3, #0]
 8005cac:	f3bf 8f4f 	dsb	sy
 8005cb0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005cb4:	f001 fe5a 	bl	800796c <vPortExitCritical>
				return pdPASS;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e069      	b.n	8005d90 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d103      	bne.n	8005cca <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005cc2:	f001 fe53 	bl	800796c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	e062      	b.n	8005d90 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d106      	bne.n	8005cde <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005cd0:	f107 0310 	add.w	r3, r7, #16
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f000 ff93 	bl	8006c00 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005cde:	f001 fe45 	bl	800796c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005ce2:	f000 fcf3 	bl	80066cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005ce6:	f001 fe11 	bl	800790c <vPortEnterCritical>
 8005cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005cf0:	b25b      	sxtb	r3, r3
 8005cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf6:	d103      	bne.n	8005d00 <xQueueReceive+0x128>
 8005cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d06:	b25b      	sxtb	r3, r3
 8005d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d0c:	d103      	bne.n	8005d16 <xQueueReceive+0x13e>
 8005d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d16:	f001 fe29 	bl	800796c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d1a:	1d3a      	adds	r2, r7, #4
 8005d1c:	f107 0310 	add.w	r3, r7, #16
 8005d20:	4611      	mov	r1, r2
 8005d22:	4618      	mov	r0, r3
 8005d24:	f000 ff82 	bl	8006c2c <xTaskCheckForTimeOut>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d123      	bne.n	8005d76 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005d2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d30:	f000 f916 	bl	8005f60 <prvIsQueueEmpty>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d017      	beq.n	8005d6a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d3c:	3324      	adds	r3, #36	@ 0x24
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	4611      	mov	r1, r2
 8005d42:	4618      	mov	r0, r3
 8005d44:	f000 fea6 	bl	8006a94 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005d48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d4a:	f000 f8b7 	bl	8005ebc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005d4e:	f000 fccb 	bl	80066e8 <xTaskResumeAll>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d189      	bne.n	8005c6c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005d58:	4b0f      	ldr	r3, [pc, #60]	@ (8005d98 <xQueueReceive+0x1c0>)
 8005d5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d5e:	601a      	str	r2, [r3, #0]
 8005d60:	f3bf 8f4f 	dsb	sy
 8005d64:	f3bf 8f6f 	isb	sy
 8005d68:	e780      	b.n	8005c6c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005d6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d6c:	f000 f8a6 	bl	8005ebc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005d70:	f000 fcba 	bl	80066e8 <xTaskResumeAll>
 8005d74:	e77a      	b.n	8005c6c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005d76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d78:	f000 f8a0 	bl	8005ebc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005d7c:	f000 fcb4 	bl	80066e8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005d80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d82:	f000 f8ed 	bl	8005f60 <prvIsQueueEmpty>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	f43f af6f 	beq.w	8005c6c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005d8e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3730      	adds	r7, #48	@ 0x30
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}
 8005d98:	e000ed04 	.word	0xe000ed04

08005d9c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b086      	sub	sp, #24
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005da8:	2300      	movs	r3, #0
 8005daa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005db0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d10d      	bne.n	8005dd6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d14d      	bne.n	8005e5e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f001 f894 	bl	8006ef4 <xTaskPriorityDisinherit>
 8005dcc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	609a      	str	r2, [r3, #8]
 8005dd4:	e043      	b.n	8005e5e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d119      	bne.n	8005e10 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6858      	ldr	r0, [r3, #4]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005de4:	461a      	mov	r2, r3
 8005de6:	68b9      	ldr	r1, [r7, #8]
 8005de8:	f002 fe7d 	bl	8008ae6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	685a      	ldr	r2, [r3, #4]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005df4:	441a      	add	r2, r3
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	685a      	ldr	r2, [r3, #4]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d32b      	bcc.n	8005e5e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	605a      	str	r2, [r3, #4]
 8005e0e:	e026      	b.n	8005e5e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	68d8      	ldr	r0, [r3, #12]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e18:	461a      	mov	r2, r3
 8005e1a:	68b9      	ldr	r1, [r7, #8]
 8005e1c:	f002 fe63 	bl	8008ae6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	68da      	ldr	r2, [r3, #12]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e28:	425b      	negs	r3, r3
 8005e2a:	441a      	add	r2, r3
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	68da      	ldr	r2, [r3, #12]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d207      	bcs.n	8005e4c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	689a      	ldr	r2, [r3, #8]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e44:	425b      	negs	r3, r3
 8005e46:	441a      	add	r2, r3
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d105      	bne.n	8005e5e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d002      	beq.n	8005e5e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	3b01      	subs	r3, #1
 8005e5c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	1c5a      	adds	r2, r3, #1
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005e66:	697b      	ldr	r3, [r7, #20]
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3718      	adds	r7, #24
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}

08005e70 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
 8005e78:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d018      	beq.n	8005eb4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	68da      	ldr	r2, [r3, #12]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e8a:	441a      	add	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	68da      	ldr	r2, [r3, #12]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d303      	bcc.n	8005ea4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	68d9      	ldr	r1, [r3, #12]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eac:	461a      	mov	r2, r3
 8005eae:	6838      	ldr	r0, [r7, #0]
 8005eb0:	f002 fe19 	bl	8008ae6 <memcpy>
	}
}
 8005eb4:	bf00      	nop
 8005eb6:	3708      	adds	r7, #8
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}

08005ebc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b084      	sub	sp, #16
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005ec4:	f001 fd22 	bl	800790c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ece:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005ed0:	e011      	b.n	8005ef6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d012      	beq.n	8005f00 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	3324      	adds	r3, #36	@ 0x24
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f000 fe2a 	bl	8006b38 <xTaskRemoveFromEventList>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d001      	beq.n	8005eee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005eea:	f000 ff03 	bl	8006cf4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005eee:	7bfb      	ldrb	r3, [r7, #15]
 8005ef0:	3b01      	subs	r3, #1
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	dce9      	bgt.n	8005ed2 <prvUnlockQueue+0x16>
 8005efe:	e000      	b.n	8005f02 <prvUnlockQueue+0x46>
					break;
 8005f00:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	22ff      	movs	r2, #255	@ 0xff
 8005f06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005f0a:	f001 fd2f 	bl	800796c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005f0e:	f001 fcfd 	bl	800790c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f18:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005f1a:	e011      	b.n	8005f40 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	691b      	ldr	r3, [r3, #16]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d012      	beq.n	8005f4a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	3310      	adds	r3, #16
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f000 fe05 	bl	8006b38 <xTaskRemoveFromEventList>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d001      	beq.n	8005f38 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005f34:	f000 fede 	bl	8006cf4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005f38:	7bbb      	ldrb	r3, [r7, #14]
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005f40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	dce9      	bgt.n	8005f1c <prvUnlockQueue+0x60>
 8005f48:	e000      	b.n	8005f4c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005f4a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	22ff      	movs	r2, #255	@ 0xff
 8005f50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005f54:	f001 fd0a 	bl	800796c <vPortExitCritical>
}
 8005f58:	bf00      	nop
 8005f5a:	3710      	adds	r7, #16
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005f68:	f001 fcd0 	bl	800790c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d102      	bne.n	8005f7a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005f74:	2301      	movs	r3, #1
 8005f76:	60fb      	str	r3, [r7, #12]
 8005f78:	e001      	b.n	8005f7e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005f7e:	f001 fcf5 	bl	800796c <vPortExitCritical>

	return xReturn;
 8005f82:	68fb      	ldr	r3, [r7, #12]
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	3710      	adds	r7, #16
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}

08005f8c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005f94:	f001 fcba 	bl	800790c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	d102      	bne.n	8005faa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	60fb      	str	r3, [r7, #12]
 8005fa8:	e001      	b.n	8005fae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005faa:	2300      	movs	r3, #0
 8005fac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005fae:	f001 fcdd 	bl	800796c <vPortExitCritical>

	return xReturn;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	3710      	adds	r7, #16
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b085      	sub	sp, #20
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	60fb      	str	r3, [r7, #12]
 8005fca:	e014      	b.n	8005ff6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005fcc:	4a0e      	ldr	r2, [pc, #56]	@ (8006008 <vQueueAddToRegistry+0x4c>)
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d10b      	bne.n	8005ff0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005fd8:	490b      	ldr	r1, [pc, #44]	@ (8006008 <vQueueAddToRegistry+0x4c>)
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	683a      	ldr	r2, [r7, #0]
 8005fde:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005fe2:	4a09      	ldr	r2, [pc, #36]	@ (8006008 <vQueueAddToRegistry+0x4c>)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	00db      	lsls	r3, r3, #3
 8005fe8:	4413      	add	r3, r2
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005fee:	e006      	b.n	8005ffe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	3301      	adds	r3, #1
 8005ff4:	60fb      	str	r3, [r7, #12]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2b07      	cmp	r3, #7
 8005ffa:	d9e7      	bls.n	8005fcc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005ffc:	bf00      	nop
 8005ffe:	bf00      	nop
 8006000:	3714      	adds	r7, #20
 8006002:	46bd      	mov	sp, r7
 8006004:	bc80      	pop	{r7}
 8006006:	4770      	bx	lr
 8006008:	20000aa0 	.word	0x20000aa0

0800600c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800600c:	b580      	push	{r7, lr}
 800600e:	b086      	sub	sp, #24
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800601c:	f001 fc76 	bl	800790c <vPortEnterCritical>
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006026:	b25b      	sxtb	r3, r3
 8006028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800602c:	d103      	bne.n	8006036 <vQueueWaitForMessageRestricted+0x2a>
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800603c:	b25b      	sxtb	r3, r3
 800603e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006042:	d103      	bne.n	800604c <vQueueWaitForMessageRestricted+0x40>
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	2200      	movs	r2, #0
 8006048:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800604c:	f001 fc8e 	bl	800796c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006054:	2b00      	cmp	r3, #0
 8006056:	d106      	bne.n	8006066 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	3324      	adds	r3, #36	@ 0x24
 800605c:	687a      	ldr	r2, [r7, #4]
 800605e:	68b9      	ldr	r1, [r7, #8]
 8006060:	4618      	mov	r0, r3
 8006062:	f000 fd3d 	bl	8006ae0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006066:	6978      	ldr	r0, [r7, #20]
 8006068:	f7ff ff28 	bl	8005ebc <prvUnlockQueue>
	}
 800606c:	bf00      	nop
 800606e:	3718      	adds	r7, #24
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006074:	b580      	push	{r7, lr}
 8006076:	b08e      	sub	sp, #56	@ 0x38
 8006078:	af04      	add	r7, sp, #16
 800607a:	60f8      	str	r0, [r7, #12]
 800607c:	60b9      	str	r1, [r7, #8]
 800607e:	607a      	str	r2, [r7, #4]
 8006080:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006084:	2b00      	cmp	r3, #0
 8006086:	d10b      	bne.n	80060a0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800608c:	f383 8811 	msr	BASEPRI, r3
 8006090:	f3bf 8f6f 	isb	sy
 8006094:	f3bf 8f4f 	dsb	sy
 8006098:	623b      	str	r3, [r7, #32]
}
 800609a:	bf00      	nop
 800609c:	bf00      	nop
 800609e:	e7fd      	b.n	800609c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80060a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d10b      	bne.n	80060be <xTaskCreateStatic+0x4a>
	__asm volatile
 80060a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060aa:	f383 8811 	msr	BASEPRI, r3
 80060ae:	f3bf 8f6f 	isb	sy
 80060b2:	f3bf 8f4f 	dsb	sy
 80060b6:	61fb      	str	r3, [r7, #28]
}
 80060b8:	bf00      	nop
 80060ba:	bf00      	nop
 80060bc:	e7fd      	b.n	80060ba <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80060be:	235c      	movs	r3, #92	@ 0x5c
 80060c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	2b5c      	cmp	r3, #92	@ 0x5c
 80060c6:	d00b      	beq.n	80060e0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80060c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060cc:	f383 8811 	msr	BASEPRI, r3
 80060d0:	f3bf 8f6f 	isb	sy
 80060d4:	f3bf 8f4f 	dsb	sy
 80060d8:	61bb      	str	r3, [r7, #24]
}
 80060da:	bf00      	nop
 80060dc:	bf00      	nop
 80060de:	e7fd      	b.n	80060dc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80060e0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80060e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d01e      	beq.n	8006126 <xTaskCreateStatic+0xb2>
 80060e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d01b      	beq.n	8006126 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80060ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060f0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80060f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80060f6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80060f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060fa:	2202      	movs	r2, #2
 80060fc:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006100:	2300      	movs	r3, #0
 8006102:	9303      	str	r3, [sp, #12]
 8006104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006106:	9302      	str	r3, [sp, #8]
 8006108:	f107 0314 	add.w	r3, r7, #20
 800610c:	9301      	str	r3, [sp, #4]
 800610e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006110:	9300      	str	r3, [sp, #0]
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	687a      	ldr	r2, [r7, #4]
 8006116:	68b9      	ldr	r1, [r7, #8]
 8006118:	68f8      	ldr	r0, [r7, #12]
 800611a:	f000 f850 	bl	80061be <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800611e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006120:	f000 f8de 	bl	80062e0 <prvAddNewTaskToReadyList>
 8006124:	e001      	b.n	800612a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006126:	2300      	movs	r3, #0
 8006128:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800612a:	697b      	ldr	r3, [r7, #20]
	}
 800612c:	4618      	mov	r0, r3
 800612e:	3728      	adds	r7, #40	@ 0x28
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006134:	b580      	push	{r7, lr}
 8006136:	b08c      	sub	sp, #48	@ 0x30
 8006138:	af04      	add	r7, sp, #16
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	603b      	str	r3, [r7, #0]
 8006140:	4613      	mov	r3, r2
 8006142:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006144:	88fb      	ldrh	r3, [r7, #6]
 8006146:	009b      	lsls	r3, r3, #2
 8006148:	4618      	mov	r0, r3
 800614a:	f001 fce1 	bl	8007b10 <pvPortMalloc>
 800614e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d00e      	beq.n	8006174 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006156:	205c      	movs	r0, #92	@ 0x5c
 8006158:	f001 fcda 	bl	8007b10 <pvPortMalloc>
 800615c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d003      	beq.n	800616c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006164:	69fb      	ldr	r3, [r7, #28]
 8006166:	697a      	ldr	r2, [r7, #20]
 8006168:	631a      	str	r2, [r3, #48]	@ 0x30
 800616a:	e005      	b.n	8006178 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800616c:	6978      	ldr	r0, [r7, #20]
 800616e:	f001 fd9d 	bl	8007cac <vPortFree>
 8006172:	e001      	b.n	8006178 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006174:	2300      	movs	r3, #0
 8006176:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006178:	69fb      	ldr	r3, [r7, #28]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d017      	beq.n	80061ae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800617e:	69fb      	ldr	r3, [r7, #28]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006186:	88fa      	ldrh	r2, [r7, #6]
 8006188:	2300      	movs	r3, #0
 800618a:	9303      	str	r3, [sp, #12]
 800618c:	69fb      	ldr	r3, [r7, #28]
 800618e:	9302      	str	r3, [sp, #8]
 8006190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006192:	9301      	str	r3, [sp, #4]
 8006194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006196:	9300      	str	r3, [sp, #0]
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	68b9      	ldr	r1, [r7, #8]
 800619c:	68f8      	ldr	r0, [r7, #12]
 800619e:	f000 f80e 	bl	80061be <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80061a2:	69f8      	ldr	r0, [r7, #28]
 80061a4:	f000 f89c 	bl	80062e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80061a8:	2301      	movs	r3, #1
 80061aa:	61bb      	str	r3, [r7, #24]
 80061ac:	e002      	b.n	80061b4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80061ae:	f04f 33ff 	mov.w	r3, #4294967295
 80061b2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80061b4:	69bb      	ldr	r3, [r7, #24]
	}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3720      	adds	r7, #32
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}

080061be <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80061be:	b580      	push	{r7, lr}
 80061c0:	b088      	sub	sp, #32
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	60f8      	str	r0, [r7, #12]
 80061c6:	60b9      	str	r1, [r7, #8]
 80061c8:	607a      	str	r2, [r7, #4]
 80061ca:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80061cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ce:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	009b      	lsls	r3, r3, #2
 80061d4:	461a      	mov	r2, r3
 80061d6:	21a5      	movs	r1, #165	@ 0xa5
 80061d8:	f002 fbf7 	bl	80089ca <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80061dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80061e6:	3b01      	subs	r3, #1
 80061e8:	009b      	lsls	r3, r3, #2
 80061ea:	4413      	add	r3, r2
 80061ec:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80061ee:	69bb      	ldr	r3, [r7, #24]
 80061f0:	f023 0307 	bic.w	r3, r3, #7
 80061f4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	f003 0307 	and.w	r3, r3, #7
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d00b      	beq.n	8006218 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006204:	f383 8811 	msr	BASEPRI, r3
 8006208:	f3bf 8f6f 	isb	sy
 800620c:	f3bf 8f4f 	dsb	sy
 8006210:	617b      	str	r3, [r7, #20]
}
 8006212:	bf00      	nop
 8006214:	bf00      	nop
 8006216:	e7fd      	b.n	8006214 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d01f      	beq.n	800625e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800621e:	2300      	movs	r3, #0
 8006220:	61fb      	str	r3, [r7, #28]
 8006222:	e012      	b.n	800624a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006224:	68ba      	ldr	r2, [r7, #8]
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	4413      	add	r3, r2
 800622a:	7819      	ldrb	r1, [r3, #0]
 800622c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800622e:	69fb      	ldr	r3, [r7, #28]
 8006230:	4413      	add	r3, r2
 8006232:	3334      	adds	r3, #52	@ 0x34
 8006234:	460a      	mov	r2, r1
 8006236:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006238:	68ba      	ldr	r2, [r7, #8]
 800623a:	69fb      	ldr	r3, [r7, #28]
 800623c:	4413      	add	r3, r2
 800623e:	781b      	ldrb	r3, [r3, #0]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d006      	beq.n	8006252 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006244:	69fb      	ldr	r3, [r7, #28]
 8006246:	3301      	adds	r3, #1
 8006248:	61fb      	str	r3, [r7, #28]
 800624a:	69fb      	ldr	r3, [r7, #28]
 800624c:	2b0f      	cmp	r3, #15
 800624e:	d9e9      	bls.n	8006224 <prvInitialiseNewTask+0x66>
 8006250:	e000      	b.n	8006254 <prvInitialiseNewTask+0x96>
			{
				break;
 8006252:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006256:	2200      	movs	r2, #0
 8006258:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800625c:	e003      	b.n	8006266 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800625e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006260:	2200      	movs	r2, #0
 8006262:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006268:	2b37      	cmp	r3, #55	@ 0x37
 800626a:	d901      	bls.n	8006270 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800626c:	2337      	movs	r3, #55	@ 0x37
 800626e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006272:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006274:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006278:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800627a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800627c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800627e:	2200      	movs	r2, #0
 8006280:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006284:	3304      	adds	r3, #4
 8006286:	4618      	mov	r0, r3
 8006288:	f7ff f96b 	bl	8005562 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800628c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800628e:	3318      	adds	r3, #24
 8006290:	4618      	mov	r0, r3
 8006292:	f7ff f966 	bl	8005562 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006298:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800629a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800629c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800629e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80062a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80062a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062aa:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80062ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ae:	2200      	movs	r2, #0
 80062b0:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80062b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b4:	2200      	movs	r2, #0
 80062b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80062ba:	683a      	ldr	r2, [r7, #0]
 80062bc:	68f9      	ldr	r1, [r7, #12]
 80062be:	69b8      	ldr	r0, [r7, #24]
 80062c0:	f001 fa34 	bl	800772c <pxPortInitialiseStack>
 80062c4:	4602      	mov	r2, r0
 80062c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062c8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80062ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d002      	beq.n	80062d6 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80062d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80062d6:	bf00      	nop
 80062d8:	3720      	adds	r7, #32
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}
	...

080062e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b082      	sub	sp, #8
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80062e8:	f001 fb10 	bl	800790c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80062ec:	4b2d      	ldr	r3, [pc, #180]	@ (80063a4 <prvAddNewTaskToReadyList+0xc4>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	3301      	adds	r3, #1
 80062f2:	4a2c      	ldr	r2, [pc, #176]	@ (80063a4 <prvAddNewTaskToReadyList+0xc4>)
 80062f4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80062f6:	4b2c      	ldr	r3, [pc, #176]	@ (80063a8 <prvAddNewTaskToReadyList+0xc8>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d109      	bne.n	8006312 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80062fe:	4a2a      	ldr	r2, [pc, #168]	@ (80063a8 <prvAddNewTaskToReadyList+0xc8>)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006304:	4b27      	ldr	r3, [pc, #156]	@ (80063a4 <prvAddNewTaskToReadyList+0xc4>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2b01      	cmp	r3, #1
 800630a:	d110      	bne.n	800632e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800630c:	f000 fd16 	bl	8006d3c <prvInitialiseTaskLists>
 8006310:	e00d      	b.n	800632e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006312:	4b26      	ldr	r3, [pc, #152]	@ (80063ac <prvAddNewTaskToReadyList+0xcc>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d109      	bne.n	800632e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800631a:	4b23      	ldr	r3, [pc, #140]	@ (80063a8 <prvAddNewTaskToReadyList+0xc8>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006324:	429a      	cmp	r2, r3
 8006326:	d802      	bhi.n	800632e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006328:	4a1f      	ldr	r2, [pc, #124]	@ (80063a8 <prvAddNewTaskToReadyList+0xc8>)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800632e:	4b20      	ldr	r3, [pc, #128]	@ (80063b0 <prvAddNewTaskToReadyList+0xd0>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	3301      	adds	r3, #1
 8006334:	4a1e      	ldr	r2, [pc, #120]	@ (80063b0 <prvAddNewTaskToReadyList+0xd0>)
 8006336:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006338:	4b1d      	ldr	r3, [pc, #116]	@ (80063b0 <prvAddNewTaskToReadyList+0xd0>)
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006344:	4b1b      	ldr	r3, [pc, #108]	@ (80063b4 <prvAddNewTaskToReadyList+0xd4>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	429a      	cmp	r2, r3
 800634a:	d903      	bls.n	8006354 <prvAddNewTaskToReadyList+0x74>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006350:	4a18      	ldr	r2, [pc, #96]	@ (80063b4 <prvAddNewTaskToReadyList+0xd4>)
 8006352:	6013      	str	r3, [r2, #0]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006358:	4613      	mov	r3, r2
 800635a:	009b      	lsls	r3, r3, #2
 800635c:	4413      	add	r3, r2
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	4a15      	ldr	r2, [pc, #84]	@ (80063b8 <prvAddNewTaskToReadyList+0xd8>)
 8006362:	441a      	add	r2, r3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	3304      	adds	r3, #4
 8006368:	4619      	mov	r1, r3
 800636a:	4610      	mov	r0, r2
 800636c:	f7ff f905 	bl	800557a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006370:	f001 fafc 	bl	800796c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006374:	4b0d      	ldr	r3, [pc, #52]	@ (80063ac <prvAddNewTaskToReadyList+0xcc>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d00e      	beq.n	800639a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800637c:	4b0a      	ldr	r3, [pc, #40]	@ (80063a8 <prvAddNewTaskToReadyList+0xc8>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006386:	429a      	cmp	r2, r3
 8006388:	d207      	bcs.n	800639a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800638a:	4b0c      	ldr	r3, [pc, #48]	@ (80063bc <prvAddNewTaskToReadyList+0xdc>)
 800638c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006390:	601a      	str	r2, [r3, #0]
 8006392:	f3bf 8f4f 	dsb	sy
 8006396:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800639a:	bf00      	nop
 800639c:	3708      	adds	r7, #8
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
 80063a2:	bf00      	nop
 80063a4:	20000fb4 	.word	0x20000fb4
 80063a8:	20000ae0 	.word	0x20000ae0
 80063ac:	20000fc0 	.word	0x20000fc0
 80063b0:	20000fd0 	.word	0x20000fd0
 80063b4:	20000fbc 	.word	0x20000fbc
 80063b8:	20000ae4 	.word	0x20000ae4
 80063bc:	e000ed04 	.word	0xe000ed04

080063c0 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b08a      	sub	sp, #40	@ 0x28
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80063ca:	2300      	movs	r3, #0
 80063cc:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d10b      	bne.n	80063ec <vTaskDelayUntil+0x2c>
	__asm volatile
 80063d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063d8:	f383 8811 	msr	BASEPRI, r3
 80063dc:	f3bf 8f6f 	isb	sy
 80063e0:	f3bf 8f4f 	dsb	sy
 80063e4:	617b      	str	r3, [r7, #20]
}
 80063e6:	bf00      	nop
 80063e8:	bf00      	nop
 80063ea:	e7fd      	b.n	80063e8 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d10b      	bne.n	800640a <vTaskDelayUntil+0x4a>
	__asm volatile
 80063f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f6:	f383 8811 	msr	BASEPRI, r3
 80063fa:	f3bf 8f6f 	isb	sy
 80063fe:	f3bf 8f4f 	dsb	sy
 8006402:	613b      	str	r3, [r7, #16]
}
 8006404:	bf00      	nop
 8006406:	bf00      	nop
 8006408:	e7fd      	b.n	8006406 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800640a:	4b2a      	ldr	r3, [pc, #168]	@ (80064b4 <vTaskDelayUntil+0xf4>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d00b      	beq.n	800642a <vTaskDelayUntil+0x6a>
	__asm volatile
 8006412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006416:	f383 8811 	msr	BASEPRI, r3
 800641a:	f3bf 8f6f 	isb	sy
 800641e:	f3bf 8f4f 	dsb	sy
 8006422:	60fb      	str	r3, [r7, #12]
}
 8006424:	bf00      	nop
 8006426:	bf00      	nop
 8006428:	e7fd      	b.n	8006426 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800642a:	f000 f94f 	bl	80066cc <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800642e:	4b22      	ldr	r3, [pc, #136]	@ (80064b8 <vTaskDelayUntil+0xf8>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	683a      	ldr	r2, [r7, #0]
 800643a:	4413      	add	r3, r2
 800643c:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	6a3a      	ldr	r2, [r7, #32]
 8006444:	429a      	cmp	r2, r3
 8006446:	d20b      	bcs.n	8006460 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	69fa      	ldr	r2, [r7, #28]
 800644e:	429a      	cmp	r2, r3
 8006450:	d211      	bcs.n	8006476 <vTaskDelayUntil+0xb6>
 8006452:	69fa      	ldr	r2, [r7, #28]
 8006454:	6a3b      	ldr	r3, [r7, #32]
 8006456:	429a      	cmp	r2, r3
 8006458:	d90d      	bls.n	8006476 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800645a:	2301      	movs	r3, #1
 800645c:	627b      	str	r3, [r7, #36]	@ 0x24
 800645e:	e00a      	b.n	8006476 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	69fa      	ldr	r2, [r7, #28]
 8006466:	429a      	cmp	r2, r3
 8006468:	d303      	bcc.n	8006472 <vTaskDelayUntil+0xb2>
 800646a:	69fa      	ldr	r2, [r7, #28]
 800646c:	6a3b      	ldr	r3, [r7, #32]
 800646e:	429a      	cmp	r2, r3
 8006470:	d901      	bls.n	8006476 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8006472:	2301      	movs	r3, #1
 8006474:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	69fa      	ldr	r2, [r7, #28]
 800647a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800647c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647e:	2b00      	cmp	r3, #0
 8006480:	d006      	beq.n	8006490 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006482:	69fa      	ldr	r2, [r7, #28]
 8006484:	6a3b      	ldr	r3, [r7, #32]
 8006486:	1ad3      	subs	r3, r2, r3
 8006488:	2100      	movs	r1, #0
 800648a:	4618      	mov	r0, r3
 800648c:	f000 fda2 	bl	8006fd4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8006490:	f000 f92a 	bl	80066e8 <xTaskResumeAll>
 8006494:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006496:	69bb      	ldr	r3, [r7, #24]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d107      	bne.n	80064ac <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800649c:	4b07      	ldr	r3, [pc, #28]	@ (80064bc <vTaskDelayUntil+0xfc>)
 800649e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064a2:	601a      	str	r2, [r3, #0]
 80064a4:	f3bf 8f4f 	dsb	sy
 80064a8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80064ac:	bf00      	nop
 80064ae:	3728      	adds	r7, #40	@ 0x28
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	20000fdc 	.word	0x20000fdc
 80064b8:	20000fb8 	.word	0x20000fb8
 80064bc:	e000ed04 	.word	0xe000ed04

080064c0 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b088      	sub	sp, #32
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
 80064c8:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 80064ca:	2300      	movs	r3, #0
 80064cc:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	2b37      	cmp	r3, #55	@ 0x37
 80064d2:	d90b      	bls.n	80064ec <vTaskPrioritySet+0x2c>
	__asm volatile
 80064d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064d8:	f383 8811 	msr	BASEPRI, r3
 80064dc:	f3bf 8f6f 	isb	sy
 80064e0:	f3bf 8f4f 	dsb	sy
 80064e4:	60fb      	str	r3, [r7, #12]
}
 80064e6:	bf00      	nop
 80064e8:	bf00      	nop
 80064ea:	e7fd      	b.n	80064e8 <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	2b37      	cmp	r3, #55	@ 0x37
 80064f0:	d901      	bls.n	80064f6 <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80064f2:	2337      	movs	r3, #55	@ 0x37
 80064f4:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 80064f6:	f001 fa09 	bl	800790c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d102      	bne.n	8006506 <vTaskPrioritySet+0x46>
 8006500:	4b3a      	ldr	r3, [pc, #232]	@ (80065ec <vTaskPrioritySet+0x12c>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	e000      	b.n	8006508 <vTaskPrioritySet+0x48>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800650e:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 8006510:	697a      	ldr	r2, [r7, #20]
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	429a      	cmp	r2, r3
 8006516:	d063      	beq.n	80065e0 <vTaskPrioritySet+0x120>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 8006518:	683a      	ldr	r2, [r7, #0]
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	429a      	cmp	r2, r3
 800651e:	d90d      	bls.n	800653c <vTaskPrioritySet+0x7c>
				{
					if( pxTCB != pxCurrentTCB )
 8006520:	4b32      	ldr	r3, [pc, #200]	@ (80065ec <vTaskPrioritySet+0x12c>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	69ba      	ldr	r2, [r7, #24]
 8006526:	429a      	cmp	r2, r3
 8006528:	d00f      	beq.n	800654a <vTaskPrioritySet+0x8a>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 800652a:	4b30      	ldr	r3, [pc, #192]	@ (80065ec <vTaskPrioritySet+0x12c>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006530:	683a      	ldr	r2, [r7, #0]
 8006532:	429a      	cmp	r2, r3
 8006534:	d309      	bcc.n	800654a <vTaskPrioritySet+0x8a>
						{
							xYieldRequired = pdTRUE;
 8006536:	2301      	movs	r3, #1
 8006538:	61fb      	str	r3, [r7, #28]
 800653a:	e006      	b.n	800654a <vTaskPrioritySet+0x8a>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 800653c:	4b2b      	ldr	r3, [pc, #172]	@ (80065ec <vTaskPrioritySet+0x12c>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	69ba      	ldr	r2, [r7, #24]
 8006542:	429a      	cmp	r2, r3
 8006544:	d101      	bne.n	800654a <vTaskPrioritySet+0x8a>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 8006546:	2301      	movs	r3, #1
 8006548:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800654e:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 8006550:	69bb      	ldr	r3, [r7, #24]
 8006552:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006558:	429a      	cmp	r2, r3
 800655a:	d102      	bne.n	8006562 <vTaskPrioritySet+0xa2>
					{
						pxTCB->uxPriority = uxNewPriority;
 800655c:	69bb      	ldr	r3, [r7, #24]
 800655e:	683a      	ldr	r2, [r7, #0]
 8006560:	62da      	str	r2, [r3, #44]	@ 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 8006562:	69bb      	ldr	r3, [r7, #24]
 8006564:	683a      	ldr	r2, [r7, #0]
 8006566:	64da      	str	r2, [r3, #76]	@ 0x4c
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	699b      	ldr	r3, [r3, #24]
 800656c:	2b00      	cmp	r3, #0
 800656e:	db04      	blt.n	800657a <vTaskPrioritySet+0xba>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006576:	69bb      	ldr	r3, [r7, #24]
 8006578:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	6959      	ldr	r1, [r3, #20]
 800657e:	693a      	ldr	r2, [r7, #16]
 8006580:	4613      	mov	r3, r2
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	4413      	add	r3, r2
 8006586:	009b      	lsls	r3, r3, #2
 8006588:	4a19      	ldr	r2, [pc, #100]	@ (80065f0 <vTaskPrioritySet+0x130>)
 800658a:	4413      	add	r3, r2
 800658c:	4299      	cmp	r1, r3
 800658e:	d11c      	bne.n	80065ca <vTaskPrioritySet+0x10a>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006590:	69bb      	ldr	r3, [r7, #24]
 8006592:	3304      	adds	r3, #4
 8006594:	4618      	mov	r0, r3
 8006596:	f7ff f84b 	bl	8005630 <uxListRemove>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800659e:	4b15      	ldr	r3, [pc, #84]	@ (80065f4 <vTaskPrioritySet+0x134>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d903      	bls.n	80065ae <vTaskPrioritySet+0xee>
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065aa:	4a12      	ldr	r2, [pc, #72]	@ (80065f4 <vTaskPrioritySet+0x134>)
 80065ac:	6013      	str	r3, [r2, #0]
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065b2:	4613      	mov	r3, r2
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	4413      	add	r3, r2
 80065b8:	009b      	lsls	r3, r3, #2
 80065ba:	4a0d      	ldr	r2, [pc, #52]	@ (80065f0 <vTaskPrioritySet+0x130>)
 80065bc:	441a      	add	r2, r3
 80065be:	69bb      	ldr	r3, [r7, #24]
 80065c0:	3304      	adds	r3, #4
 80065c2:	4619      	mov	r1, r3
 80065c4:	4610      	mov	r0, r2
 80065c6:	f7fe ffd8 	bl	800557a <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 80065ca:	69fb      	ldr	r3, [r7, #28]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d007      	beq.n	80065e0 <vTaskPrioritySet+0x120>
				{
					taskYIELD_IF_USING_PREEMPTION();
 80065d0:	4b09      	ldr	r3, [pc, #36]	@ (80065f8 <vTaskPrioritySet+0x138>)
 80065d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065d6:	601a      	str	r2, [r3, #0]
 80065d8:	f3bf 8f4f 	dsb	sy
 80065dc:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 80065e0:	f001 f9c4 	bl	800796c <vPortExitCritical>
	}
 80065e4:	bf00      	nop
 80065e6:	3720      	adds	r7, #32
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bd80      	pop	{r7, pc}
 80065ec:	20000ae0 	.word	0x20000ae0
 80065f0:	20000ae4 	.word	0x20000ae4
 80065f4:	20000fbc 	.word	0x20000fbc
 80065f8:	e000ed04 	.word	0xe000ed04

080065fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b08a      	sub	sp, #40	@ 0x28
 8006600:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006602:	2300      	movs	r3, #0
 8006604:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006606:	2300      	movs	r3, #0
 8006608:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800660a:	463a      	mov	r2, r7
 800660c:	1d39      	adds	r1, r7, #4
 800660e:	f107 0308 	add.w	r3, r7, #8
 8006612:	4618      	mov	r0, r3
 8006614:	f7fe ff54 	bl	80054c0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006618:	6839      	ldr	r1, [r7, #0]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	68ba      	ldr	r2, [r7, #8]
 800661e:	9202      	str	r2, [sp, #8]
 8006620:	9301      	str	r3, [sp, #4]
 8006622:	2300      	movs	r3, #0
 8006624:	9300      	str	r3, [sp, #0]
 8006626:	2300      	movs	r3, #0
 8006628:	460a      	mov	r2, r1
 800662a:	4922      	ldr	r1, [pc, #136]	@ (80066b4 <vTaskStartScheduler+0xb8>)
 800662c:	4822      	ldr	r0, [pc, #136]	@ (80066b8 <vTaskStartScheduler+0xbc>)
 800662e:	f7ff fd21 	bl	8006074 <xTaskCreateStatic>
 8006632:	4603      	mov	r3, r0
 8006634:	4a21      	ldr	r2, [pc, #132]	@ (80066bc <vTaskStartScheduler+0xc0>)
 8006636:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006638:	4b20      	ldr	r3, [pc, #128]	@ (80066bc <vTaskStartScheduler+0xc0>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d002      	beq.n	8006646 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006640:	2301      	movs	r3, #1
 8006642:	617b      	str	r3, [r7, #20]
 8006644:	e001      	b.n	800664a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006646:	2300      	movs	r3, #0
 8006648:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	2b01      	cmp	r3, #1
 800664e:	d102      	bne.n	8006656 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006650:	f000 fd14 	bl	800707c <xTimerCreateTimerTask>
 8006654:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	2b01      	cmp	r3, #1
 800665a:	d116      	bne.n	800668a <vTaskStartScheduler+0x8e>
	__asm volatile
 800665c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006660:	f383 8811 	msr	BASEPRI, r3
 8006664:	f3bf 8f6f 	isb	sy
 8006668:	f3bf 8f4f 	dsb	sy
 800666c:	613b      	str	r3, [r7, #16]
}
 800666e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006670:	4b13      	ldr	r3, [pc, #76]	@ (80066c0 <vTaskStartScheduler+0xc4>)
 8006672:	f04f 32ff 	mov.w	r2, #4294967295
 8006676:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006678:	4b12      	ldr	r3, [pc, #72]	@ (80066c4 <vTaskStartScheduler+0xc8>)
 800667a:	2201      	movs	r2, #1
 800667c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800667e:	4b12      	ldr	r3, [pc, #72]	@ (80066c8 <vTaskStartScheduler+0xcc>)
 8006680:	2200      	movs	r2, #0
 8006682:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006684:	f001 f8d0 	bl	8007828 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006688:	e00f      	b.n	80066aa <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006690:	d10b      	bne.n	80066aa <vTaskStartScheduler+0xae>
	__asm volatile
 8006692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006696:	f383 8811 	msr	BASEPRI, r3
 800669a:	f3bf 8f6f 	isb	sy
 800669e:	f3bf 8f4f 	dsb	sy
 80066a2:	60fb      	str	r3, [r7, #12]
}
 80066a4:	bf00      	nop
 80066a6:	bf00      	nop
 80066a8:	e7fd      	b.n	80066a6 <vTaskStartScheduler+0xaa>
}
 80066aa:	bf00      	nop
 80066ac:	3718      	adds	r7, #24
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	0800a8c8 	.word	0x0800a8c8
 80066b8:	08006d0d 	.word	0x08006d0d
 80066bc:	20000fd8 	.word	0x20000fd8
 80066c0:	20000fd4 	.word	0x20000fd4
 80066c4:	20000fc0 	.word	0x20000fc0
 80066c8:	20000fb8 	.word	0x20000fb8

080066cc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80066cc:	b480      	push	{r7}
 80066ce:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80066d0:	4b04      	ldr	r3, [pc, #16]	@ (80066e4 <vTaskSuspendAll+0x18>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	3301      	adds	r3, #1
 80066d6:	4a03      	ldr	r2, [pc, #12]	@ (80066e4 <vTaskSuspendAll+0x18>)
 80066d8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80066da:	bf00      	nop
 80066dc:	46bd      	mov	sp, r7
 80066de:	bc80      	pop	{r7}
 80066e0:	4770      	bx	lr
 80066e2:	bf00      	nop
 80066e4:	20000fdc 	.word	0x20000fdc

080066e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80066ee:	2300      	movs	r3, #0
 80066f0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80066f2:	2300      	movs	r3, #0
 80066f4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80066f6:	4b42      	ldr	r3, [pc, #264]	@ (8006800 <xTaskResumeAll+0x118>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d10b      	bne.n	8006716 <xTaskResumeAll+0x2e>
	__asm volatile
 80066fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006702:	f383 8811 	msr	BASEPRI, r3
 8006706:	f3bf 8f6f 	isb	sy
 800670a:	f3bf 8f4f 	dsb	sy
 800670e:	603b      	str	r3, [r7, #0]
}
 8006710:	bf00      	nop
 8006712:	bf00      	nop
 8006714:	e7fd      	b.n	8006712 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006716:	f001 f8f9 	bl	800790c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800671a:	4b39      	ldr	r3, [pc, #228]	@ (8006800 <xTaskResumeAll+0x118>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	3b01      	subs	r3, #1
 8006720:	4a37      	ldr	r2, [pc, #220]	@ (8006800 <xTaskResumeAll+0x118>)
 8006722:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006724:	4b36      	ldr	r3, [pc, #216]	@ (8006800 <xTaskResumeAll+0x118>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d162      	bne.n	80067f2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800672c:	4b35      	ldr	r3, [pc, #212]	@ (8006804 <xTaskResumeAll+0x11c>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d05e      	beq.n	80067f2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006734:	e02f      	b.n	8006796 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006736:	4b34      	ldr	r3, [pc, #208]	@ (8006808 <xTaskResumeAll+0x120>)
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	3318      	adds	r3, #24
 8006742:	4618      	mov	r0, r3
 8006744:	f7fe ff74 	bl	8005630 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	3304      	adds	r3, #4
 800674c:	4618      	mov	r0, r3
 800674e:	f7fe ff6f 	bl	8005630 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006756:	4b2d      	ldr	r3, [pc, #180]	@ (800680c <xTaskResumeAll+0x124>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	429a      	cmp	r2, r3
 800675c:	d903      	bls.n	8006766 <xTaskResumeAll+0x7e>
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006762:	4a2a      	ldr	r2, [pc, #168]	@ (800680c <xTaskResumeAll+0x124>)
 8006764:	6013      	str	r3, [r2, #0]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800676a:	4613      	mov	r3, r2
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	4413      	add	r3, r2
 8006770:	009b      	lsls	r3, r3, #2
 8006772:	4a27      	ldr	r2, [pc, #156]	@ (8006810 <xTaskResumeAll+0x128>)
 8006774:	441a      	add	r2, r3
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	3304      	adds	r3, #4
 800677a:	4619      	mov	r1, r3
 800677c:	4610      	mov	r0, r2
 800677e:	f7fe fefc 	bl	800557a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006786:	4b23      	ldr	r3, [pc, #140]	@ (8006814 <xTaskResumeAll+0x12c>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800678c:	429a      	cmp	r2, r3
 800678e:	d302      	bcc.n	8006796 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006790:	4b21      	ldr	r3, [pc, #132]	@ (8006818 <xTaskResumeAll+0x130>)
 8006792:	2201      	movs	r2, #1
 8006794:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006796:	4b1c      	ldr	r3, [pc, #112]	@ (8006808 <xTaskResumeAll+0x120>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d1cb      	bne.n	8006736 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d001      	beq.n	80067a8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80067a4:	f000 fb68 	bl	8006e78 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80067a8:	4b1c      	ldr	r3, [pc, #112]	@ (800681c <xTaskResumeAll+0x134>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d010      	beq.n	80067d6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80067b4:	f000 f856 	bl	8006864 <xTaskIncrementTick>
 80067b8:	4603      	mov	r3, r0
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d002      	beq.n	80067c4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80067be:	4b16      	ldr	r3, [pc, #88]	@ (8006818 <xTaskResumeAll+0x130>)
 80067c0:	2201      	movs	r2, #1
 80067c2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	3b01      	subs	r3, #1
 80067c8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d1f1      	bne.n	80067b4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80067d0:	4b12      	ldr	r3, [pc, #72]	@ (800681c <xTaskResumeAll+0x134>)
 80067d2:	2200      	movs	r2, #0
 80067d4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80067d6:	4b10      	ldr	r3, [pc, #64]	@ (8006818 <xTaskResumeAll+0x130>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d009      	beq.n	80067f2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80067de:	2301      	movs	r3, #1
 80067e0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80067e2:	4b0f      	ldr	r3, [pc, #60]	@ (8006820 <xTaskResumeAll+0x138>)
 80067e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067e8:	601a      	str	r2, [r3, #0]
 80067ea:	f3bf 8f4f 	dsb	sy
 80067ee:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80067f2:	f001 f8bb 	bl	800796c <vPortExitCritical>

	return xAlreadyYielded;
 80067f6:	68bb      	ldr	r3, [r7, #8]
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3710      	adds	r7, #16
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}
 8006800:	20000fdc 	.word	0x20000fdc
 8006804:	20000fb4 	.word	0x20000fb4
 8006808:	20000f74 	.word	0x20000f74
 800680c:	20000fbc 	.word	0x20000fbc
 8006810:	20000ae4 	.word	0x20000ae4
 8006814:	20000ae0 	.word	0x20000ae0
 8006818:	20000fc8 	.word	0x20000fc8
 800681c:	20000fc4 	.word	0x20000fc4
 8006820:	e000ed04 	.word	0xe000ed04

08006824 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006824:	b480      	push	{r7}
 8006826:	b083      	sub	sp, #12
 8006828:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800682a:	4b04      	ldr	r3, [pc, #16]	@ (800683c <xTaskGetTickCount+0x18>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006830:	687b      	ldr	r3, [r7, #4]
}
 8006832:	4618      	mov	r0, r3
 8006834:	370c      	adds	r7, #12
 8006836:	46bd      	mov	sp, r7
 8006838:	bc80      	pop	{r7}
 800683a:	4770      	bx	lr
 800683c:	20000fb8 	.word	0x20000fb8

08006840 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b082      	sub	sp, #8
 8006844:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006846:	f001 f923 	bl	8007a90 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800684a:	2300      	movs	r3, #0
 800684c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800684e:	4b04      	ldr	r3, [pc, #16]	@ (8006860 <xTaskGetTickCountFromISR+0x20>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006854:	683b      	ldr	r3, [r7, #0]
}
 8006856:	4618      	mov	r0, r3
 8006858:	3708      	adds	r7, #8
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
 800685e:	bf00      	nop
 8006860:	20000fb8 	.word	0x20000fb8

08006864 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b086      	sub	sp, #24
 8006868:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800686a:	2300      	movs	r3, #0
 800686c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800686e:	4b4f      	ldr	r3, [pc, #316]	@ (80069ac <xTaskIncrementTick+0x148>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	2b00      	cmp	r3, #0
 8006874:	f040 8090 	bne.w	8006998 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006878:	4b4d      	ldr	r3, [pc, #308]	@ (80069b0 <xTaskIncrementTick+0x14c>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	3301      	adds	r3, #1
 800687e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006880:	4a4b      	ldr	r2, [pc, #300]	@ (80069b0 <xTaskIncrementTick+0x14c>)
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d121      	bne.n	80068d0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800688c:	4b49      	ldr	r3, [pc, #292]	@ (80069b4 <xTaskIncrementTick+0x150>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d00b      	beq.n	80068ae <xTaskIncrementTick+0x4a>
	__asm volatile
 8006896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800689a:	f383 8811 	msr	BASEPRI, r3
 800689e:	f3bf 8f6f 	isb	sy
 80068a2:	f3bf 8f4f 	dsb	sy
 80068a6:	603b      	str	r3, [r7, #0]
}
 80068a8:	bf00      	nop
 80068aa:	bf00      	nop
 80068ac:	e7fd      	b.n	80068aa <xTaskIncrementTick+0x46>
 80068ae:	4b41      	ldr	r3, [pc, #260]	@ (80069b4 <xTaskIncrementTick+0x150>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	60fb      	str	r3, [r7, #12]
 80068b4:	4b40      	ldr	r3, [pc, #256]	@ (80069b8 <xTaskIncrementTick+0x154>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4a3e      	ldr	r2, [pc, #248]	@ (80069b4 <xTaskIncrementTick+0x150>)
 80068ba:	6013      	str	r3, [r2, #0]
 80068bc:	4a3e      	ldr	r2, [pc, #248]	@ (80069b8 <xTaskIncrementTick+0x154>)
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	6013      	str	r3, [r2, #0]
 80068c2:	4b3e      	ldr	r3, [pc, #248]	@ (80069bc <xTaskIncrementTick+0x158>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	3301      	adds	r3, #1
 80068c8:	4a3c      	ldr	r2, [pc, #240]	@ (80069bc <xTaskIncrementTick+0x158>)
 80068ca:	6013      	str	r3, [r2, #0]
 80068cc:	f000 fad4 	bl	8006e78 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80068d0:	4b3b      	ldr	r3, [pc, #236]	@ (80069c0 <xTaskIncrementTick+0x15c>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	693a      	ldr	r2, [r7, #16]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d349      	bcc.n	800696e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80068da:	4b36      	ldr	r3, [pc, #216]	@ (80069b4 <xTaskIncrementTick+0x150>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d104      	bne.n	80068ee <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068e4:	4b36      	ldr	r3, [pc, #216]	@ (80069c0 <xTaskIncrementTick+0x15c>)
 80068e6:	f04f 32ff 	mov.w	r2, #4294967295
 80068ea:	601a      	str	r2, [r3, #0]
					break;
 80068ec:	e03f      	b.n	800696e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068ee:	4b31      	ldr	r3, [pc, #196]	@ (80069b4 <xTaskIncrementTick+0x150>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	68db      	ldr	r3, [r3, #12]
 80068f4:	68db      	ldr	r3, [r3, #12]
 80068f6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80068fe:	693a      	ldr	r2, [r7, #16]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	429a      	cmp	r2, r3
 8006904:	d203      	bcs.n	800690e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006906:	4a2e      	ldr	r2, [pc, #184]	@ (80069c0 <xTaskIncrementTick+0x15c>)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800690c:	e02f      	b.n	800696e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	3304      	adds	r3, #4
 8006912:	4618      	mov	r0, r3
 8006914:	f7fe fe8c 	bl	8005630 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800691c:	2b00      	cmp	r3, #0
 800691e:	d004      	beq.n	800692a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	3318      	adds	r3, #24
 8006924:	4618      	mov	r0, r3
 8006926:	f7fe fe83 	bl	8005630 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800692e:	4b25      	ldr	r3, [pc, #148]	@ (80069c4 <xTaskIncrementTick+0x160>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	429a      	cmp	r2, r3
 8006934:	d903      	bls.n	800693e <xTaskIncrementTick+0xda>
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800693a:	4a22      	ldr	r2, [pc, #136]	@ (80069c4 <xTaskIncrementTick+0x160>)
 800693c:	6013      	str	r3, [r2, #0]
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006942:	4613      	mov	r3, r2
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	4413      	add	r3, r2
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	4a1f      	ldr	r2, [pc, #124]	@ (80069c8 <xTaskIncrementTick+0x164>)
 800694c:	441a      	add	r2, r3
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	3304      	adds	r3, #4
 8006952:	4619      	mov	r1, r3
 8006954:	4610      	mov	r0, r2
 8006956:	f7fe fe10 	bl	800557a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800695e:	4b1b      	ldr	r3, [pc, #108]	@ (80069cc <xTaskIncrementTick+0x168>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006964:	429a      	cmp	r2, r3
 8006966:	d3b8      	bcc.n	80068da <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006968:	2301      	movs	r3, #1
 800696a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800696c:	e7b5      	b.n	80068da <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800696e:	4b17      	ldr	r3, [pc, #92]	@ (80069cc <xTaskIncrementTick+0x168>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006974:	4914      	ldr	r1, [pc, #80]	@ (80069c8 <xTaskIncrementTick+0x164>)
 8006976:	4613      	mov	r3, r2
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	4413      	add	r3, r2
 800697c:	009b      	lsls	r3, r3, #2
 800697e:	440b      	add	r3, r1
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	2b01      	cmp	r3, #1
 8006984:	d901      	bls.n	800698a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006986:	2301      	movs	r3, #1
 8006988:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800698a:	4b11      	ldr	r3, [pc, #68]	@ (80069d0 <xTaskIncrementTick+0x16c>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d007      	beq.n	80069a2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006992:	2301      	movs	r3, #1
 8006994:	617b      	str	r3, [r7, #20]
 8006996:	e004      	b.n	80069a2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006998:	4b0e      	ldr	r3, [pc, #56]	@ (80069d4 <xTaskIncrementTick+0x170>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	3301      	adds	r3, #1
 800699e:	4a0d      	ldr	r2, [pc, #52]	@ (80069d4 <xTaskIncrementTick+0x170>)
 80069a0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80069a2:	697b      	ldr	r3, [r7, #20]
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3718      	adds	r7, #24
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	20000fdc 	.word	0x20000fdc
 80069b0:	20000fb8 	.word	0x20000fb8
 80069b4:	20000f6c 	.word	0x20000f6c
 80069b8:	20000f70 	.word	0x20000f70
 80069bc:	20000fcc 	.word	0x20000fcc
 80069c0:	20000fd4 	.word	0x20000fd4
 80069c4:	20000fbc 	.word	0x20000fbc
 80069c8:	20000ae4 	.word	0x20000ae4
 80069cc:	20000ae0 	.word	0x20000ae0
 80069d0:	20000fc8 	.word	0x20000fc8
 80069d4:	20000fc4 	.word	0x20000fc4

080069d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80069d8:	b480      	push	{r7}
 80069da:	b085      	sub	sp, #20
 80069dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80069de:	4b28      	ldr	r3, [pc, #160]	@ (8006a80 <vTaskSwitchContext+0xa8>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d003      	beq.n	80069ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80069e6:	4b27      	ldr	r3, [pc, #156]	@ (8006a84 <vTaskSwitchContext+0xac>)
 80069e8:	2201      	movs	r2, #1
 80069ea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80069ec:	e042      	b.n	8006a74 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80069ee:	4b25      	ldr	r3, [pc, #148]	@ (8006a84 <vTaskSwitchContext+0xac>)
 80069f0:	2200      	movs	r2, #0
 80069f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069f4:	4b24      	ldr	r3, [pc, #144]	@ (8006a88 <vTaskSwitchContext+0xb0>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	60fb      	str	r3, [r7, #12]
 80069fa:	e011      	b.n	8006a20 <vTaskSwitchContext+0x48>
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d10b      	bne.n	8006a1a <vTaskSwitchContext+0x42>
	__asm volatile
 8006a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a06:	f383 8811 	msr	BASEPRI, r3
 8006a0a:	f3bf 8f6f 	isb	sy
 8006a0e:	f3bf 8f4f 	dsb	sy
 8006a12:	607b      	str	r3, [r7, #4]
}
 8006a14:	bf00      	nop
 8006a16:	bf00      	nop
 8006a18:	e7fd      	b.n	8006a16 <vTaskSwitchContext+0x3e>
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	3b01      	subs	r3, #1
 8006a1e:	60fb      	str	r3, [r7, #12]
 8006a20:	491a      	ldr	r1, [pc, #104]	@ (8006a8c <vTaskSwitchContext+0xb4>)
 8006a22:	68fa      	ldr	r2, [r7, #12]
 8006a24:	4613      	mov	r3, r2
 8006a26:	009b      	lsls	r3, r3, #2
 8006a28:	4413      	add	r3, r2
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	440b      	add	r3, r1
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d0e3      	beq.n	80069fc <vTaskSwitchContext+0x24>
 8006a34:	68fa      	ldr	r2, [r7, #12]
 8006a36:	4613      	mov	r3, r2
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	4413      	add	r3, r2
 8006a3c:	009b      	lsls	r3, r3, #2
 8006a3e:	4a13      	ldr	r2, [pc, #76]	@ (8006a8c <vTaskSwitchContext+0xb4>)
 8006a40:	4413      	add	r3, r2
 8006a42:	60bb      	str	r3, [r7, #8]
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	685a      	ldr	r2, [r3, #4]
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	605a      	str	r2, [r3, #4]
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	685a      	ldr	r2, [r3, #4]
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	3308      	adds	r3, #8
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d104      	bne.n	8006a64 <vTaskSwitchContext+0x8c>
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	685a      	ldr	r2, [r3, #4]
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	605a      	str	r2, [r3, #4]
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	68db      	ldr	r3, [r3, #12]
 8006a6a:	4a09      	ldr	r2, [pc, #36]	@ (8006a90 <vTaskSwitchContext+0xb8>)
 8006a6c:	6013      	str	r3, [r2, #0]
 8006a6e:	4a06      	ldr	r2, [pc, #24]	@ (8006a88 <vTaskSwitchContext+0xb0>)
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6013      	str	r3, [r2, #0]
}
 8006a74:	bf00      	nop
 8006a76:	3714      	adds	r7, #20
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bc80      	pop	{r7}
 8006a7c:	4770      	bx	lr
 8006a7e:	bf00      	nop
 8006a80:	20000fdc 	.word	0x20000fdc
 8006a84:	20000fc8 	.word	0x20000fc8
 8006a88:	20000fbc 	.word	0x20000fbc
 8006a8c:	20000ae4 	.word	0x20000ae4
 8006a90:	20000ae0 	.word	0x20000ae0

08006a94 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b084      	sub	sp, #16
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d10b      	bne.n	8006abc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aa8:	f383 8811 	msr	BASEPRI, r3
 8006aac:	f3bf 8f6f 	isb	sy
 8006ab0:	f3bf 8f4f 	dsb	sy
 8006ab4:	60fb      	str	r3, [r7, #12]
}
 8006ab6:	bf00      	nop
 8006ab8:	bf00      	nop
 8006aba:	e7fd      	b.n	8006ab8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006abc:	4b07      	ldr	r3, [pc, #28]	@ (8006adc <vTaskPlaceOnEventList+0x48>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	3318      	adds	r3, #24
 8006ac2:	4619      	mov	r1, r3
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f7fe fd7b 	bl	80055c0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006aca:	2101      	movs	r1, #1
 8006acc:	6838      	ldr	r0, [r7, #0]
 8006ace:	f000 fa81 	bl	8006fd4 <prvAddCurrentTaskToDelayedList>
}
 8006ad2:	bf00      	nop
 8006ad4:	3710      	adds	r7, #16
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	20000ae0 	.word	0x20000ae0

08006ae0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b086      	sub	sp, #24
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	60f8      	str	r0, [r7, #12]
 8006ae8:	60b9      	str	r1, [r7, #8]
 8006aea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d10b      	bne.n	8006b0a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006af2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af6:	f383 8811 	msr	BASEPRI, r3
 8006afa:	f3bf 8f6f 	isb	sy
 8006afe:	f3bf 8f4f 	dsb	sy
 8006b02:	617b      	str	r3, [r7, #20]
}
 8006b04:	bf00      	nop
 8006b06:	bf00      	nop
 8006b08:	e7fd      	b.n	8006b06 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8006b34 <vTaskPlaceOnEventListRestricted+0x54>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	3318      	adds	r3, #24
 8006b10:	4619      	mov	r1, r3
 8006b12:	68f8      	ldr	r0, [r7, #12]
 8006b14:	f7fe fd31 	bl	800557a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d002      	beq.n	8006b24 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8006b22:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006b24:	6879      	ldr	r1, [r7, #4]
 8006b26:	68b8      	ldr	r0, [r7, #8]
 8006b28:	f000 fa54 	bl	8006fd4 <prvAddCurrentTaskToDelayedList>
	}
 8006b2c:	bf00      	nop
 8006b2e:	3718      	adds	r7, #24
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}
 8006b34:	20000ae0 	.word	0x20000ae0

08006b38 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b086      	sub	sp, #24
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	68db      	ldr	r3, [r3, #12]
 8006b44:	68db      	ldr	r3, [r3, #12]
 8006b46:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d10b      	bne.n	8006b66 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b52:	f383 8811 	msr	BASEPRI, r3
 8006b56:	f3bf 8f6f 	isb	sy
 8006b5a:	f3bf 8f4f 	dsb	sy
 8006b5e:	60fb      	str	r3, [r7, #12]
}
 8006b60:	bf00      	nop
 8006b62:	bf00      	nop
 8006b64:	e7fd      	b.n	8006b62 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	3318      	adds	r3, #24
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f7fe fd60 	bl	8005630 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b70:	4b1d      	ldr	r3, [pc, #116]	@ (8006be8 <xTaskRemoveFromEventList+0xb0>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d11d      	bne.n	8006bb4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	3304      	adds	r3, #4
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f7fe fd57 	bl	8005630 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b86:	4b19      	ldr	r3, [pc, #100]	@ (8006bec <xTaskRemoveFromEventList+0xb4>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d903      	bls.n	8006b96 <xTaskRemoveFromEventList+0x5e>
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b92:	4a16      	ldr	r2, [pc, #88]	@ (8006bec <xTaskRemoveFromEventList+0xb4>)
 8006b94:	6013      	str	r3, [r2, #0]
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b9a:	4613      	mov	r3, r2
 8006b9c:	009b      	lsls	r3, r3, #2
 8006b9e:	4413      	add	r3, r2
 8006ba0:	009b      	lsls	r3, r3, #2
 8006ba2:	4a13      	ldr	r2, [pc, #76]	@ (8006bf0 <xTaskRemoveFromEventList+0xb8>)
 8006ba4:	441a      	add	r2, r3
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	3304      	adds	r3, #4
 8006baa:	4619      	mov	r1, r3
 8006bac:	4610      	mov	r0, r2
 8006bae:	f7fe fce4 	bl	800557a <vListInsertEnd>
 8006bb2:	e005      	b.n	8006bc0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	3318      	adds	r3, #24
 8006bb8:	4619      	mov	r1, r3
 8006bba:	480e      	ldr	r0, [pc, #56]	@ (8006bf4 <xTaskRemoveFromEventList+0xbc>)
 8006bbc:	f7fe fcdd 	bl	800557a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf8 <xTaskRemoveFromEventList+0xc0>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d905      	bls.n	8006bda <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8006bfc <xTaskRemoveFromEventList+0xc4>)
 8006bd4:	2201      	movs	r2, #1
 8006bd6:	601a      	str	r2, [r3, #0]
 8006bd8:	e001      	b.n	8006bde <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006bde:	697b      	ldr	r3, [r7, #20]
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3718      	adds	r7, #24
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}
 8006be8:	20000fdc 	.word	0x20000fdc
 8006bec:	20000fbc 	.word	0x20000fbc
 8006bf0:	20000ae4 	.word	0x20000ae4
 8006bf4:	20000f74 	.word	0x20000f74
 8006bf8:	20000ae0 	.word	0x20000ae0
 8006bfc:	20000fc8 	.word	0x20000fc8

08006c00 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006c00:	b480      	push	{r7}
 8006c02:	b083      	sub	sp, #12
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006c08:	4b06      	ldr	r3, [pc, #24]	@ (8006c24 <vTaskInternalSetTimeOutState+0x24>)
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006c10:	4b05      	ldr	r3, [pc, #20]	@ (8006c28 <vTaskInternalSetTimeOutState+0x28>)
 8006c12:	681a      	ldr	r2, [r3, #0]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	605a      	str	r2, [r3, #4]
}
 8006c18:	bf00      	nop
 8006c1a:	370c      	adds	r7, #12
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bc80      	pop	{r7}
 8006c20:	4770      	bx	lr
 8006c22:	bf00      	nop
 8006c24:	20000fcc 	.word	0x20000fcc
 8006c28:	20000fb8 	.word	0x20000fb8

08006c2c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b088      	sub	sp, #32
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d10b      	bne.n	8006c54 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c40:	f383 8811 	msr	BASEPRI, r3
 8006c44:	f3bf 8f6f 	isb	sy
 8006c48:	f3bf 8f4f 	dsb	sy
 8006c4c:	613b      	str	r3, [r7, #16]
}
 8006c4e:	bf00      	nop
 8006c50:	bf00      	nop
 8006c52:	e7fd      	b.n	8006c50 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d10b      	bne.n	8006c72 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c5e:	f383 8811 	msr	BASEPRI, r3
 8006c62:	f3bf 8f6f 	isb	sy
 8006c66:	f3bf 8f4f 	dsb	sy
 8006c6a:	60fb      	str	r3, [r7, #12]
}
 8006c6c:	bf00      	nop
 8006c6e:	bf00      	nop
 8006c70:	e7fd      	b.n	8006c6e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006c72:	f000 fe4b 	bl	800790c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006c76:	4b1d      	ldr	r3, [pc, #116]	@ (8006cec <xTaskCheckForTimeOut+0xc0>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	69ba      	ldr	r2, [r7, #24]
 8006c82:	1ad3      	subs	r3, r2, r3
 8006c84:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c8e:	d102      	bne.n	8006c96 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006c90:	2300      	movs	r3, #0
 8006c92:	61fb      	str	r3, [r7, #28]
 8006c94:	e023      	b.n	8006cde <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	4b15      	ldr	r3, [pc, #84]	@ (8006cf0 <xTaskCheckForTimeOut+0xc4>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	d007      	beq.n	8006cb2 <xTaskCheckForTimeOut+0x86>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	69ba      	ldr	r2, [r7, #24]
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d302      	bcc.n	8006cb2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006cac:	2301      	movs	r3, #1
 8006cae:	61fb      	str	r3, [r7, #28]
 8006cb0:	e015      	b.n	8006cde <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	697a      	ldr	r2, [r7, #20]
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	d20b      	bcs.n	8006cd4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	1ad2      	subs	r2, r2, r3
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f7ff ff99 	bl	8006c00 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	61fb      	str	r3, [r7, #28]
 8006cd2:	e004      	b.n	8006cde <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006cde:	f000 fe45 	bl	800796c <vPortExitCritical>

	return xReturn;
 8006ce2:	69fb      	ldr	r3, [r7, #28]
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	3720      	adds	r7, #32
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}
 8006cec:	20000fb8 	.word	0x20000fb8
 8006cf0:	20000fcc 	.word	0x20000fcc

08006cf4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006cf8:	4b03      	ldr	r3, [pc, #12]	@ (8006d08 <vTaskMissedYield+0x14>)
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	601a      	str	r2, [r3, #0]
}
 8006cfe:	bf00      	nop
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bc80      	pop	{r7}
 8006d04:	4770      	bx	lr
 8006d06:	bf00      	nop
 8006d08:	20000fc8 	.word	0x20000fc8

08006d0c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b082      	sub	sp, #8
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006d14:	f000 f852 	bl	8006dbc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006d18:	4b06      	ldr	r3, [pc, #24]	@ (8006d34 <prvIdleTask+0x28>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d9f9      	bls.n	8006d14 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006d20:	4b05      	ldr	r3, [pc, #20]	@ (8006d38 <prvIdleTask+0x2c>)
 8006d22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d26:	601a      	str	r2, [r3, #0]
 8006d28:	f3bf 8f4f 	dsb	sy
 8006d2c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006d30:	e7f0      	b.n	8006d14 <prvIdleTask+0x8>
 8006d32:	bf00      	nop
 8006d34:	20000ae4 	.word	0x20000ae4
 8006d38:	e000ed04 	.word	0xe000ed04

08006d3c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b082      	sub	sp, #8
 8006d40:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006d42:	2300      	movs	r3, #0
 8006d44:	607b      	str	r3, [r7, #4]
 8006d46:	e00c      	b.n	8006d62 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	4613      	mov	r3, r2
 8006d4c:	009b      	lsls	r3, r3, #2
 8006d4e:	4413      	add	r3, r2
 8006d50:	009b      	lsls	r3, r3, #2
 8006d52:	4a12      	ldr	r2, [pc, #72]	@ (8006d9c <prvInitialiseTaskLists+0x60>)
 8006d54:	4413      	add	r3, r2
 8006d56:	4618      	mov	r0, r3
 8006d58:	f7fe fbe4 	bl	8005524 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	3301      	adds	r3, #1
 8006d60:	607b      	str	r3, [r7, #4]
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2b37      	cmp	r3, #55	@ 0x37
 8006d66:	d9ef      	bls.n	8006d48 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006d68:	480d      	ldr	r0, [pc, #52]	@ (8006da0 <prvInitialiseTaskLists+0x64>)
 8006d6a:	f7fe fbdb 	bl	8005524 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006d6e:	480d      	ldr	r0, [pc, #52]	@ (8006da4 <prvInitialiseTaskLists+0x68>)
 8006d70:	f7fe fbd8 	bl	8005524 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006d74:	480c      	ldr	r0, [pc, #48]	@ (8006da8 <prvInitialiseTaskLists+0x6c>)
 8006d76:	f7fe fbd5 	bl	8005524 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006d7a:	480c      	ldr	r0, [pc, #48]	@ (8006dac <prvInitialiseTaskLists+0x70>)
 8006d7c:	f7fe fbd2 	bl	8005524 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006d80:	480b      	ldr	r0, [pc, #44]	@ (8006db0 <prvInitialiseTaskLists+0x74>)
 8006d82:	f7fe fbcf 	bl	8005524 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006d86:	4b0b      	ldr	r3, [pc, #44]	@ (8006db4 <prvInitialiseTaskLists+0x78>)
 8006d88:	4a05      	ldr	r2, [pc, #20]	@ (8006da0 <prvInitialiseTaskLists+0x64>)
 8006d8a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006d8c:	4b0a      	ldr	r3, [pc, #40]	@ (8006db8 <prvInitialiseTaskLists+0x7c>)
 8006d8e:	4a05      	ldr	r2, [pc, #20]	@ (8006da4 <prvInitialiseTaskLists+0x68>)
 8006d90:	601a      	str	r2, [r3, #0]
}
 8006d92:	bf00      	nop
 8006d94:	3708      	adds	r7, #8
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}
 8006d9a:	bf00      	nop
 8006d9c:	20000ae4 	.word	0x20000ae4
 8006da0:	20000f44 	.word	0x20000f44
 8006da4:	20000f58 	.word	0x20000f58
 8006da8:	20000f74 	.word	0x20000f74
 8006dac:	20000f88 	.word	0x20000f88
 8006db0:	20000fa0 	.word	0x20000fa0
 8006db4:	20000f6c 	.word	0x20000f6c
 8006db8:	20000f70 	.word	0x20000f70

08006dbc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b082      	sub	sp, #8
 8006dc0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006dc2:	e019      	b.n	8006df8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006dc4:	f000 fda2 	bl	800790c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dc8:	4b10      	ldr	r3, [pc, #64]	@ (8006e0c <prvCheckTasksWaitingTermination+0x50>)
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	68db      	ldr	r3, [r3, #12]
 8006dce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	3304      	adds	r3, #4
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f7fe fc2b 	bl	8005630 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006dda:	4b0d      	ldr	r3, [pc, #52]	@ (8006e10 <prvCheckTasksWaitingTermination+0x54>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	3b01      	subs	r3, #1
 8006de0:	4a0b      	ldr	r2, [pc, #44]	@ (8006e10 <prvCheckTasksWaitingTermination+0x54>)
 8006de2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006de4:	4b0b      	ldr	r3, [pc, #44]	@ (8006e14 <prvCheckTasksWaitingTermination+0x58>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	3b01      	subs	r3, #1
 8006dea:	4a0a      	ldr	r2, [pc, #40]	@ (8006e14 <prvCheckTasksWaitingTermination+0x58>)
 8006dec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006dee:	f000 fdbd 	bl	800796c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f000 f810 	bl	8006e18 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006df8:	4b06      	ldr	r3, [pc, #24]	@ (8006e14 <prvCheckTasksWaitingTermination+0x58>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d1e1      	bne.n	8006dc4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006e00:	bf00      	nop
 8006e02:	bf00      	nop
 8006e04:	3708      	adds	r7, #8
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	bf00      	nop
 8006e0c:	20000f88 	.word	0x20000f88
 8006e10:	20000fb4 	.word	0x20000fb4
 8006e14:	20000f9c 	.word	0x20000f9c

08006e18 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b084      	sub	sp, #16
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d108      	bne.n	8006e3c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f000 ff3c 	bl	8007cac <vPortFree>
				vPortFree( pxTCB );
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	f000 ff39 	bl	8007cac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006e3a:	e019      	b.n	8006e70 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d103      	bne.n	8006e4e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f000 ff30 	bl	8007cac <vPortFree>
	}
 8006e4c:	e010      	b.n	8006e70 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006e54:	2b02      	cmp	r3, #2
 8006e56:	d00b      	beq.n	8006e70 <prvDeleteTCB+0x58>
	__asm volatile
 8006e58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e5c:	f383 8811 	msr	BASEPRI, r3
 8006e60:	f3bf 8f6f 	isb	sy
 8006e64:	f3bf 8f4f 	dsb	sy
 8006e68:	60fb      	str	r3, [r7, #12]
}
 8006e6a:	bf00      	nop
 8006e6c:	bf00      	nop
 8006e6e:	e7fd      	b.n	8006e6c <prvDeleteTCB+0x54>
	}
 8006e70:	bf00      	nop
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8006eb0 <prvResetNextTaskUnblockTime+0x38>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d104      	bne.n	8006e92 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006e88:	4b0a      	ldr	r3, [pc, #40]	@ (8006eb4 <prvResetNextTaskUnblockTime+0x3c>)
 8006e8a:	f04f 32ff 	mov.w	r2, #4294967295
 8006e8e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006e90:	e008      	b.n	8006ea4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e92:	4b07      	ldr	r3, [pc, #28]	@ (8006eb0 <prvResetNextTaskUnblockTime+0x38>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	68db      	ldr	r3, [r3, #12]
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	4a04      	ldr	r2, [pc, #16]	@ (8006eb4 <prvResetNextTaskUnblockTime+0x3c>)
 8006ea2:	6013      	str	r3, [r2, #0]
}
 8006ea4:	bf00      	nop
 8006ea6:	370c      	adds	r7, #12
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bc80      	pop	{r7}
 8006eac:	4770      	bx	lr
 8006eae:	bf00      	nop
 8006eb0:	20000f6c 	.word	0x20000f6c
 8006eb4:	20000fd4 	.word	0x20000fd4

08006eb8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8006eec <xTaskGetSchedulerState+0x34>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d102      	bne.n	8006ecc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	607b      	str	r3, [r7, #4]
 8006eca:	e008      	b.n	8006ede <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ecc:	4b08      	ldr	r3, [pc, #32]	@ (8006ef0 <xTaskGetSchedulerState+0x38>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d102      	bne.n	8006eda <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006ed4:	2302      	movs	r3, #2
 8006ed6:	607b      	str	r3, [r7, #4]
 8006ed8:	e001      	b.n	8006ede <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006eda:	2300      	movs	r3, #0
 8006edc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006ede:	687b      	ldr	r3, [r7, #4]
	}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	370c      	adds	r7, #12
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bc80      	pop	{r7}
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop
 8006eec:	20000fc0 	.word	0x20000fc0
 8006ef0:	20000fdc 	.word	0x20000fdc

08006ef4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b086      	sub	sp, #24
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006f00:	2300      	movs	r3, #0
 8006f02:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d058      	beq.n	8006fbc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006f0a:	4b2f      	ldr	r3, [pc, #188]	@ (8006fc8 <xTaskPriorityDisinherit+0xd4>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	693a      	ldr	r2, [r7, #16]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d00b      	beq.n	8006f2c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f18:	f383 8811 	msr	BASEPRI, r3
 8006f1c:	f3bf 8f6f 	isb	sy
 8006f20:	f3bf 8f4f 	dsb	sy
 8006f24:	60fb      	str	r3, [r7, #12]
}
 8006f26:	bf00      	nop
 8006f28:	bf00      	nop
 8006f2a:	e7fd      	b.n	8006f28 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d10b      	bne.n	8006f4c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f38:	f383 8811 	msr	BASEPRI, r3
 8006f3c:	f3bf 8f6f 	isb	sy
 8006f40:	f3bf 8f4f 	dsb	sy
 8006f44:	60bb      	str	r3, [r7, #8]
}
 8006f46:	bf00      	nop
 8006f48:	bf00      	nop
 8006f4a:	e7fd      	b.n	8006f48 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f50:	1e5a      	subs	r2, r3, #1
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f5e:	429a      	cmp	r2, r3
 8006f60:	d02c      	beq.n	8006fbc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d128      	bne.n	8006fbc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	3304      	adds	r3, #4
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f7fe fb5e 	bl	8005630 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006f78:	693b      	ldr	r3, [r7, #16]
 8006f7a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f80:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8006fcc <xTaskPriorityDisinherit+0xd8>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	429a      	cmp	r2, r3
 8006f92:	d903      	bls.n	8006f9c <xTaskPriorityDisinherit+0xa8>
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f98:	4a0c      	ldr	r2, [pc, #48]	@ (8006fcc <xTaskPriorityDisinherit+0xd8>)
 8006f9a:	6013      	str	r3, [r2, #0]
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fa0:	4613      	mov	r3, r2
 8006fa2:	009b      	lsls	r3, r3, #2
 8006fa4:	4413      	add	r3, r2
 8006fa6:	009b      	lsls	r3, r3, #2
 8006fa8:	4a09      	ldr	r2, [pc, #36]	@ (8006fd0 <xTaskPriorityDisinherit+0xdc>)
 8006faa:	441a      	add	r2, r3
 8006fac:	693b      	ldr	r3, [r7, #16]
 8006fae:	3304      	adds	r3, #4
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	4610      	mov	r0, r2
 8006fb4:	f7fe fae1 	bl	800557a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006fbc:	697b      	ldr	r3, [r7, #20]
	}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3718      	adds	r7, #24
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}
 8006fc6:	bf00      	nop
 8006fc8:	20000ae0 	.word	0x20000ae0
 8006fcc:	20000fbc 	.word	0x20000fbc
 8006fd0:	20000ae4 	.word	0x20000ae4

08006fd4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b084      	sub	sp, #16
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
 8006fdc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006fde:	4b21      	ldr	r3, [pc, #132]	@ (8007064 <prvAddCurrentTaskToDelayedList+0x90>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006fe4:	4b20      	ldr	r3, [pc, #128]	@ (8007068 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	3304      	adds	r3, #4
 8006fea:	4618      	mov	r0, r3
 8006fec:	f7fe fb20 	bl	8005630 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ff6:	d10a      	bne.n	800700e <prvAddCurrentTaskToDelayedList+0x3a>
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d007      	beq.n	800700e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ffe:	4b1a      	ldr	r3, [pc, #104]	@ (8007068 <prvAddCurrentTaskToDelayedList+0x94>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	3304      	adds	r3, #4
 8007004:	4619      	mov	r1, r3
 8007006:	4819      	ldr	r0, [pc, #100]	@ (800706c <prvAddCurrentTaskToDelayedList+0x98>)
 8007008:	f7fe fab7 	bl	800557a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800700c:	e026      	b.n	800705c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800700e:	68fa      	ldr	r2, [r7, #12]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	4413      	add	r3, r2
 8007014:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007016:	4b14      	ldr	r3, [pc, #80]	@ (8007068 <prvAddCurrentTaskToDelayedList+0x94>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	68ba      	ldr	r2, [r7, #8]
 800701c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800701e:	68ba      	ldr	r2, [r7, #8]
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	429a      	cmp	r2, r3
 8007024:	d209      	bcs.n	800703a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007026:	4b12      	ldr	r3, [pc, #72]	@ (8007070 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	4b0f      	ldr	r3, [pc, #60]	@ (8007068 <prvAddCurrentTaskToDelayedList+0x94>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	3304      	adds	r3, #4
 8007030:	4619      	mov	r1, r3
 8007032:	4610      	mov	r0, r2
 8007034:	f7fe fac4 	bl	80055c0 <vListInsert>
}
 8007038:	e010      	b.n	800705c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800703a:	4b0e      	ldr	r3, [pc, #56]	@ (8007074 <prvAddCurrentTaskToDelayedList+0xa0>)
 800703c:	681a      	ldr	r2, [r3, #0]
 800703e:	4b0a      	ldr	r3, [pc, #40]	@ (8007068 <prvAddCurrentTaskToDelayedList+0x94>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	3304      	adds	r3, #4
 8007044:	4619      	mov	r1, r3
 8007046:	4610      	mov	r0, r2
 8007048:	f7fe faba 	bl	80055c0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800704c:	4b0a      	ldr	r3, [pc, #40]	@ (8007078 <prvAddCurrentTaskToDelayedList+0xa4>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	68ba      	ldr	r2, [r7, #8]
 8007052:	429a      	cmp	r2, r3
 8007054:	d202      	bcs.n	800705c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007056:	4a08      	ldr	r2, [pc, #32]	@ (8007078 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	6013      	str	r3, [r2, #0]
}
 800705c:	bf00      	nop
 800705e:	3710      	adds	r7, #16
 8007060:	46bd      	mov	sp, r7
 8007062:	bd80      	pop	{r7, pc}
 8007064:	20000fb8 	.word	0x20000fb8
 8007068:	20000ae0 	.word	0x20000ae0
 800706c:	20000fa0 	.word	0x20000fa0
 8007070:	20000f70 	.word	0x20000f70
 8007074:	20000f6c 	.word	0x20000f6c
 8007078:	20000fd4 	.word	0x20000fd4

0800707c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b08a      	sub	sp, #40	@ 0x28
 8007080:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007082:	2300      	movs	r3, #0
 8007084:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007086:	f000 fb11 	bl	80076ac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800708a:	4b1d      	ldr	r3, [pc, #116]	@ (8007100 <xTimerCreateTimerTask+0x84>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d021      	beq.n	80070d6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007092:	2300      	movs	r3, #0
 8007094:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007096:	2300      	movs	r3, #0
 8007098:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800709a:	1d3a      	adds	r2, r7, #4
 800709c:	f107 0108 	add.w	r1, r7, #8
 80070a0:	f107 030c 	add.w	r3, r7, #12
 80070a4:	4618      	mov	r0, r3
 80070a6:	f7fe fa23 	bl	80054f0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80070aa:	6879      	ldr	r1, [r7, #4]
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	68fa      	ldr	r2, [r7, #12]
 80070b0:	9202      	str	r2, [sp, #8]
 80070b2:	9301      	str	r3, [sp, #4]
 80070b4:	2302      	movs	r3, #2
 80070b6:	9300      	str	r3, [sp, #0]
 80070b8:	2300      	movs	r3, #0
 80070ba:	460a      	mov	r2, r1
 80070bc:	4911      	ldr	r1, [pc, #68]	@ (8007104 <xTimerCreateTimerTask+0x88>)
 80070be:	4812      	ldr	r0, [pc, #72]	@ (8007108 <xTimerCreateTimerTask+0x8c>)
 80070c0:	f7fe ffd8 	bl	8006074 <xTaskCreateStatic>
 80070c4:	4603      	mov	r3, r0
 80070c6:	4a11      	ldr	r2, [pc, #68]	@ (800710c <xTimerCreateTimerTask+0x90>)
 80070c8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80070ca:	4b10      	ldr	r3, [pc, #64]	@ (800710c <xTimerCreateTimerTask+0x90>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d001      	beq.n	80070d6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80070d2:	2301      	movs	r3, #1
 80070d4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d10b      	bne.n	80070f4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80070dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e0:	f383 8811 	msr	BASEPRI, r3
 80070e4:	f3bf 8f6f 	isb	sy
 80070e8:	f3bf 8f4f 	dsb	sy
 80070ec:	613b      	str	r3, [r7, #16]
}
 80070ee:	bf00      	nop
 80070f0:	bf00      	nop
 80070f2:	e7fd      	b.n	80070f0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80070f4:	697b      	ldr	r3, [r7, #20]
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3718      	adds	r7, #24
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}
 80070fe:	bf00      	nop
 8007100:	20001010 	.word	0x20001010
 8007104:	0800a8d0 	.word	0x0800a8d0
 8007108:	08007249 	.word	0x08007249
 800710c:	20001014 	.word	0x20001014

08007110 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b08a      	sub	sp, #40	@ 0x28
 8007114:	af00      	add	r7, sp, #0
 8007116:	60f8      	str	r0, [r7, #12]
 8007118:	60b9      	str	r1, [r7, #8]
 800711a:	607a      	str	r2, [r7, #4]
 800711c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800711e:	2300      	movs	r3, #0
 8007120:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d10b      	bne.n	8007140 <xTimerGenericCommand+0x30>
	__asm volatile
 8007128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800712c:	f383 8811 	msr	BASEPRI, r3
 8007130:	f3bf 8f6f 	isb	sy
 8007134:	f3bf 8f4f 	dsb	sy
 8007138:	623b      	str	r3, [r7, #32]
}
 800713a:	bf00      	nop
 800713c:	bf00      	nop
 800713e:	e7fd      	b.n	800713c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007140:	4b19      	ldr	r3, [pc, #100]	@ (80071a8 <xTimerGenericCommand+0x98>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d02a      	beq.n	800719e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	2b05      	cmp	r3, #5
 8007158:	dc18      	bgt.n	800718c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800715a:	f7ff fead 	bl	8006eb8 <xTaskGetSchedulerState>
 800715e:	4603      	mov	r3, r0
 8007160:	2b02      	cmp	r3, #2
 8007162:	d109      	bne.n	8007178 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007164:	4b10      	ldr	r3, [pc, #64]	@ (80071a8 <xTimerGenericCommand+0x98>)
 8007166:	6818      	ldr	r0, [r3, #0]
 8007168:	f107 0110 	add.w	r1, r7, #16
 800716c:	2300      	movs	r3, #0
 800716e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007170:	f7fe fb92 	bl	8005898 <xQueueGenericSend>
 8007174:	6278      	str	r0, [r7, #36]	@ 0x24
 8007176:	e012      	b.n	800719e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007178:	4b0b      	ldr	r3, [pc, #44]	@ (80071a8 <xTimerGenericCommand+0x98>)
 800717a:	6818      	ldr	r0, [r3, #0]
 800717c:	f107 0110 	add.w	r1, r7, #16
 8007180:	2300      	movs	r3, #0
 8007182:	2200      	movs	r2, #0
 8007184:	f7fe fb88 	bl	8005898 <xQueueGenericSend>
 8007188:	6278      	str	r0, [r7, #36]	@ 0x24
 800718a:	e008      	b.n	800719e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800718c:	4b06      	ldr	r3, [pc, #24]	@ (80071a8 <xTimerGenericCommand+0x98>)
 800718e:	6818      	ldr	r0, [r3, #0]
 8007190:	f107 0110 	add.w	r1, r7, #16
 8007194:	2300      	movs	r3, #0
 8007196:	683a      	ldr	r2, [r7, #0]
 8007198:	f7fe fc80 	bl	8005a9c <xQueueGenericSendFromISR>
 800719c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800719e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3728      	adds	r7, #40	@ 0x28
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}
 80071a8:	20001010 	.word	0x20001010

080071ac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b088      	sub	sp, #32
 80071b0:	af02      	add	r7, sp, #8
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071b6:	4b23      	ldr	r3, [pc, #140]	@ (8007244 <prvProcessExpiredTimer+0x98>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	68db      	ldr	r3, [r3, #12]
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	3304      	adds	r3, #4
 80071c4:	4618      	mov	r0, r3
 80071c6:	f7fe fa33 	bl	8005630 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80071d0:	f003 0304 	and.w	r3, r3, #4
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d023      	beq.n	8007220 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	699a      	ldr	r2, [r3, #24]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	18d1      	adds	r1, r2, r3
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	683a      	ldr	r2, [r7, #0]
 80071e4:	6978      	ldr	r0, [r7, #20]
 80071e6:	f000 f8d3 	bl	8007390 <prvInsertTimerInActiveList>
 80071ea:	4603      	mov	r3, r0
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d020      	beq.n	8007232 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80071f0:	2300      	movs	r3, #0
 80071f2:	9300      	str	r3, [sp, #0]
 80071f4:	2300      	movs	r3, #0
 80071f6:	687a      	ldr	r2, [r7, #4]
 80071f8:	2100      	movs	r1, #0
 80071fa:	6978      	ldr	r0, [r7, #20]
 80071fc:	f7ff ff88 	bl	8007110 <xTimerGenericCommand>
 8007200:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d114      	bne.n	8007232 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800720c:	f383 8811 	msr	BASEPRI, r3
 8007210:	f3bf 8f6f 	isb	sy
 8007214:	f3bf 8f4f 	dsb	sy
 8007218:	60fb      	str	r3, [r7, #12]
}
 800721a:	bf00      	nop
 800721c:	bf00      	nop
 800721e:	e7fd      	b.n	800721c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007226:	f023 0301 	bic.w	r3, r3, #1
 800722a:	b2da      	uxtb	r2, r3
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	6a1b      	ldr	r3, [r3, #32]
 8007236:	6978      	ldr	r0, [r7, #20]
 8007238:	4798      	blx	r3
}
 800723a:	bf00      	nop
 800723c:	3718      	adds	r7, #24
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}
 8007242:	bf00      	nop
 8007244:	20001008 	.word	0x20001008

08007248 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b084      	sub	sp, #16
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007250:	f107 0308 	add.w	r3, r7, #8
 8007254:	4618      	mov	r0, r3
 8007256:	f000 f859 	bl	800730c <prvGetNextExpireTime>
 800725a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	4619      	mov	r1, r3
 8007260:	68f8      	ldr	r0, [r7, #12]
 8007262:	f000 f805 	bl	8007270 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007266:	f000 f8d5 	bl	8007414 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800726a:	bf00      	nop
 800726c:	e7f0      	b.n	8007250 <prvTimerTask+0x8>
	...

08007270 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b084      	sub	sp, #16
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
 8007278:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800727a:	f7ff fa27 	bl	80066cc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800727e:	f107 0308 	add.w	r3, r7, #8
 8007282:	4618      	mov	r0, r3
 8007284:	f000 f864 	bl	8007350 <prvSampleTimeNow>
 8007288:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d130      	bne.n	80072f2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d10a      	bne.n	80072ac <prvProcessTimerOrBlockTask+0x3c>
 8007296:	687a      	ldr	r2, [r7, #4]
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	429a      	cmp	r2, r3
 800729c:	d806      	bhi.n	80072ac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800729e:	f7ff fa23 	bl	80066e8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80072a2:	68f9      	ldr	r1, [r7, #12]
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f7ff ff81 	bl	80071ac <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80072aa:	e024      	b.n	80072f6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d008      	beq.n	80072c4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80072b2:	4b13      	ldr	r3, [pc, #76]	@ (8007300 <prvProcessTimerOrBlockTask+0x90>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d101      	bne.n	80072c0 <prvProcessTimerOrBlockTask+0x50>
 80072bc:	2301      	movs	r3, #1
 80072be:	e000      	b.n	80072c2 <prvProcessTimerOrBlockTask+0x52>
 80072c0:	2300      	movs	r3, #0
 80072c2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80072c4:	4b0f      	ldr	r3, [pc, #60]	@ (8007304 <prvProcessTimerOrBlockTask+0x94>)
 80072c6:	6818      	ldr	r0, [r3, #0]
 80072c8:	687a      	ldr	r2, [r7, #4]
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	1ad3      	subs	r3, r2, r3
 80072ce:	683a      	ldr	r2, [r7, #0]
 80072d0:	4619      	mov	r1, r3
 80072d2:	f7fe fe9b 	bl	800600c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80072d6:	f7ff fa07 	bl	80066e8 <xTaskResumeAll>
 80072da:	4603      	mov	r3, r0
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d10a      	bne.n	80072f6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80072e0:	4b09      	ldr	r3, [pc, #36]	@ (8007308 <prvProcessTimerOrBlockTask+0x98>)
 80072e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072e6:	601a      	str	r2, [r3, #0]
 80072e8:	f3bf 8f4f 	dsb	sy
 80072ec:	f3bf 8f6f 	isb	sy
}
 80072f0:	e001      	b.n	80072f6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80072f2:	f7ff f9f9 	bl	80066e8 <xTaskResumeAll>
}
 80072f6:	bf00      	nop
 80072f8:	3710      	adds	r7, #16
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}
 80072fe:	bf00      	nop
 8007300:	2000100c 	.word	0x2000100c
 8007304:	20001010 	.word	0x20001010
 8007308:	e000ed04 	.word	0xe000ed04

0800730c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800730c:	b480      	push	{r7}
 800730e:	b085      	sub	sp, #20
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007314:	4b0d      	ldr	r3, [pc, #52]	@ (800734c <prvGetNextExpireTime+0x40>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d101      	bne.n	8007322 <prvGetNextExpireTime+0x16>
 800731e:	2201      	movs	r2, #1
 8007320:	e000      	b.n	8007324 <prvGetNextExpireTime+0x18>
 8007322:	2200      	movs	r2, #0
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d105      	bne.n	800733c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007330:	4b06      	ldr	r3, [pc, #24]	@ (800734c <prvGetNextExpireTime+0x40>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	68db      	ldr	r3, [r3, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	60fb      	str	r3, [r7, #12]
 800733a:	e001      	b.n	8007340 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800733c:	2300      	movs	r3, #0
 800733e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007340:	68fb      	ldr	r3, [r7, #12]
}
 8007342:	4618      	mov	r0, r3
 8007344:	3714      	adds	r7, #20
 8007346:	46bd      	mov	sp, r7
 8007348:	bc80      	pop	{r7}
 800734a:	4770      	bx	lr
 800734c:	20001008 	.word	0x20001008

08007350 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b084      	sub	sp, #16
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007358:	f7ff fa64 	bl	8006824 <xTaskGetTickCount>
 800735c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800735e:	4b0b      	ldr	r3, [pc, #44]	@ (800738c <prvSampleTimeNow+0x3c>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	68fa      	ldr	r2, [r7, #12]
 8007364:	429a      	cmp	r2, r3
 8007366:	d205      	bcs.n	8007374 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007368:	f000 f93a 	bl	80075e0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2201      	movs	r2, #1
 8007370:	601a      	str	r2, [r3, #0]
 8007372:	e002      	b.n	800737a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2200      	movs	r2, #0
 8007378:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800737a:	4a04      	ldr	r2, [pc, #16]	@ (800738c <prvSampleTimeNow+0x3c>)
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007380:	68fb      	ldr	r3, [r7, #12]
}
 8007382:	4618      	mov	r0, r3
 8007384:	3710      	adds	r7, #16
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}
 800738a:	bf00      	nop
 800738c:	20001018 	.word	0x20001018

08007390 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b086      	sub	sp, #24
 8007394:	af00      	add	r7, sp, #0
 8007396:	60f8      	str	r0, [r7, #12]
 8007398:	60b9      	str	r1, [r7, #8]
 800739a:	607a      	str	r2, [r7, #4]
 800739c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800739e:	2300      	movs	r3, #0
 80073a0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	68ba      	ldr	r2, [r7, #8]
 80073a6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	68fa      	ldr	r2, [r7, #12]
 80073ac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80073ae:	68ba      	ldr	r2, [r7, #8]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d812      	bhi.n	80073dc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	1ad2      	subs	r2, r2, r3
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	699b      	ldr	r3, [r3, #24]
 80073c0:	429a      	cmp	r2, r3
 80073c2:	d302      	bcc.n	80073ca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80073c4:	2301      	movs	r3, #1
 80073c6:	617b      	str	r3, [r7, #20]
 80073c8:	e01b      	b.n	8007402 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80073ca:	4b10      	ldr	r3, [pc, #64]	@ (800740c <prvInsertTimerInActiveList+0x7c>)
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	3304      	adds	r3, #4
 80073d2:	4619      	mov	r1, r3
 80073d4:	4610      	mov	r0, r2
 80073d6:	f7fe f8f3 	bl	80055c0 <vListInsert>
 80073da:	e012      	b.n	8007402 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80073dc:	687a      	ldr	r2, [r7, #4]
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	429a      	cmp	r2, r3
 80073e2:	d206      	bcs.n	80073f2 <prvInsertTimerInActiveList+0x62>
 80073e4:	68ba      	ldr	r2, [r7, #8]
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	429a      	cmp	r2, r3
 80073ea:	d302      	bcc.n	80073f2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80073ec:	2301      	movs	r3, #1
 80073ee:	617b      	str	r3, [r7, #20]
 80073f0:	e007      	b.n	8007402 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80073f2:	4b07      	ldr	r3, [pc, #28]	@ (8007410 <prvInsertTimerInActiveList+0x80>)
 80073f4:	681a      	ldr	r2, [r3, #0]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	3304      	adds	r3, #4
 80073fa:	4619      	mov	r1, r3
 80073fc:	4610      	mov	r0, r2
 80073fe:	f7fe f8df 	bl	80055c0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007402:	697b      	ldr	r3, [r7, #20]
}
 8007404:	4618      	mov	r0, r3
 8007406:	3718      	adds	r7, #24
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}
 800740c:	2000100c 	.word	0x2000100c
 8007410:	20001008 	.word	0x20001008

08007414 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b08e      	sub	sp, #56	@ 0x38
 8007418:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800741a:	e0ce      	b.n	80075ba <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2b00      	cmp	r3, #0
 8007420:	da19      	bge.n	8007456 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007422:	1d3b      	adds	r3, r7, #4
 8007424:	3304      	adds	r3, #4
 8007426:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800742a:	2b00      	cmp	r3, #0
 800742c:	d10b      	bne.n	8007446 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800742e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007432:	f383 8811 	msr	BASEPRI, r3
 8007436:	f3bf 8f6f 	isb	sy
 800743a:	f3bf 8f4f 	dsb	sy
 800743e:	61fb      	str	r3, [r7, #28]
}
 8007440:	bf00      	nop
 8007442:	bf00      	nop
 8007444:	e7fd      	b.n	8007442 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800744c:	6850      	ldr	r0, [r2, #4]
 800744e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007450:	6892      	ldr	r2, [r2, #8]
 8007452:	4611      	mov	r1, r2
 8007454:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2b00      	cmp	r3, #0
 800745a:	f2c0 80ae 	blt.w	80075ba <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007464:	695b      	ldr	r3, [r3, #20]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d004      	beq.n	8007474 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800746a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800746c:	3304      	adds	r3, #4
 800746e:	4618      	mov	r0, r3
 8007470:	f7fe f8de 	bl	8005630 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007474:	463b      	mov	r3, r7
 8007476:	4618      	mov	r0, r3
 8007478:	f7ff ff6a 	bl	8007350 <prvSampleTimeNow>
 800747c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2b09      	cmp	r3, #9
 8007482:	f200 8097 	bhi.w	80075b4 <prvProcessReceivedCommands+0x1a0>
 8007486:	a201      	add	r2, pc, #4	@ (adr r2, 800748c <prvProcessReceivedCommands+0x78>)
 8007488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800748c:	080074b5 	.word	0x080074b5
 8007490:	080074b5 	.word	0x080074b5
 8007494:	080074b5 	.word	0x080074b5
 8007498:	0800752b 	.word	0x0800752b
 800749c:	0800753f 	.word	0x0800753f
 80074a0:	0800758b 	.word	0x0800758b
 80074a4:	080074b5 	.word	0x080074b5
 80074a8:	080074b5 	.word	0x080074b5
 80074ac:	0800752b 	.word	0x0800752b
 80074b0:	0800753f 	.word	0x0800753f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80074b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80074ba:	f043 0301 	orr.w	r3, r3, #1
 80074be:	b2da      	uxtb	r2, r3
 80074c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80074c6:	68ba      	ldr	r2, [r7, #8]
 80074c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ca:	699b      	ldr	r3, [r3, #24]
 80074cc:	18d1      	adds	r1, r2, r3
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074d4:	f7ff ff5c 	bl	8007390 <prvInsertTimerInActiveList>
 80074d8:	4603      	mov	r3, r0
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d06c      	beq.n	80075b8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80074de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074e0:	6a1b      	ldr	r3, [r3, #32]
 80074e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074e4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80074e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80074ec:	f003 0304 	and.w	r3, r3, #4
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d061      	beq.n	80075b8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80074f4:	68ba      	ldr	r2, [r7, #8]
 80074f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074f8:	699b      	ldr	r3, [r3, #24]
 80074fa:	441a      	add	r2, r3
 80074fc:	2300      	movs	r3, #0
 80074fe:	9300      	str	r3, [sp, #0]
 8007500:	2300      	movs	r3, #0
 8007502:	2100      	movs	r1, #0
 8007504:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007506:	f7ff fe03 	bl	8007110 <xTimerGenericCommand>
 800750a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800750c:	6a3b      	ldr	r3, [r7, #32]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d152      	bne.n	80075b8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007516:	f383 8811 	msr	BASEPRI, r3
 800751a:	f3bf 8f6f 	isb	sy
 800751e:	f3bf 8f4f 	dsb	sy
 8007522:	61bb      	str	r3, [r7, #24]
}
 8007524:	bf00      	nop
 8007526:	bf00      	nop
 8007528:	e7fd      	b.n	8007526 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800752a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800752c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007530:	f023 0301 	bic.w	r3, r3, #1
 8007534:	b2da      	uxtb	r2, r3
 8007536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007538:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800753c:	e03d      	b.n	80075ba <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800753e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007540:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007544:	f043 0301 	orr.w	r3, r3, #1
 8007548:	b2da      	uxtb	r2, r3
 800754a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800754c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007550:	68ba      	ldr	r2, [r7, #8]
 8007552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007554:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007558:	699b      	ldr	r3, [r3, #24]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d10b      	bne.n	8007576 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800755e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007562:	f383 8811 	msr	BASEPRI, r3
 8007566:	f3bf 8f6f 	isb	sy
 800756a:	f3bf 8f4f 	dsb	sy
 800756e:	617b      	str	r3, [r7, #20]
}
 8007570:	bf00      	nop
 8007572:	bf00      	nop
 8007574:	e7fd      	b.n	8007572 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007578:	699a      	ldr	r2, [r3, #24]
 800757a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800757c:	18d1      	adds	r1, r2, r3
 800757e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007580:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007582:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007584:	f7ff ff04 	bl	8007390 <prvInsertTimerInActiveList>
					break;
 8007588:	e017      	b.n	80075ba <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800758a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800758c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007590:	f003 0302 	and.w	r3, r3, #2
 8007594:	2b00      	cmp	r3, #0
 8007596:	d103      	bne.n	80075a0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007598:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800759a:	f000 fb87 	bl	8007cac <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800759e:	e00c      	b.n	80075ba <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80075a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80075a6:	f023 0301 	bic.w	r3, r3, #1
 80075aa:	b2da      	uxtb	r2, r3
 80075ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80075b2:	e002      	b.n	80075ba <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80075b4:	bf00      	nop
 80075b6:	e000      	b.n	80075ba <prvProcessReceivedCommands+0x1a6>
					break;
 80075b8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80075ba:	4b08      	ldr	r3, [pc, #32]	@ (80075dc <prvProcessReceivedCommands+0x1c8>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	1d39      	adds	r1, r7, #4
 80075c0:	2200      	movs	r2, #0
 80075c2:	4618      	mov	r0, r3
 80075c4:	f7fe fb08 	bl	8005bd8 <xQueueReceive>
 80075c8:	4603      	mov	r3, r0
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	f47f af26 	bne.w	800741c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80075d0:	bf00      	nop
 80075d2:	bf00      	nop
 80075d4:	3730      	adds	r7, #48	@ 0x30
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}
 80075da:	bf00      	nop
 80075dc:	20001010 	.word	0x20001010

080075e0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b088      	sub	sp, #32
 80075e4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80075e6:	e049      	b.n	800767c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80075e8:	4b2e      	ldr	r3, [pc, #184]	@ (80076a4 <prvSwitchTimerLists+0xc4>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075f2:	4b2c      	ldr	r3, [pc, #176]	@ (80076a4 <prvSwitchTimerLists+0xc4>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	68db      	ldr	r3, [r3, #12]
 80075f8:	68db      	ldr	r3, [r3, #12]
 80075fa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	3304      	adds	r3, #4
 8007600:	4618      	mov	r0, r3
 8007602:	f7fe f815 	bl	8005630 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	6a1b      	ldr	r3, [r3, #32]
 800760a:	68f8      	ldr	r0, [r7, #12]
 800760c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007614:	f003 0304 	and.w	r3, r3, #4
 8007618:	2b00      	cmp	r3, #0
 800761a:	d02f      	beq.n	800767c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	699b      	ldr	r3, [r3, #24]
 8007620:	693a      	ldr	r2, [r7, #16]
 8007622:	4413      	add	r3, r2
 8007624:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007626:	68ba      	ldr	r2, [r7, #8]
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	429a      	cmp	r2, r3
 800762c:	d90e      	bls.n	800764c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	68ba      	ldr	r2, [r7, #8]
 8007632:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	68fa      	ldr	r2, [r7, #12]
 8007638:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800763a:	4b1a      	ldr	r3, [pc, #104]	@ (80076a4 <prvSwitchTimerLists+0xc4>)
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	3304      	adds	r3, #4
 8007642:	4619      	mov	r1, r3
 8007644:	4610      	mov	r0, r2
 8007646:	f7fd ffbb 	bl	80055c0 <vListInsert>
 800764a:	e017      	b.n	800767c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800764c:	2300      	movs	r3, #0
 800764e:	9300      	str	r3, [sp, #0]
 8007650:	2300      	movs	r3, #0
 8007652:	693a      	ldr	r2, [r7, #16]
 8007654:	2100      	movs	r1, #0
 8007656:	68f8      	ldr	r0, [r7, #12]
 8007658:	f7ff fd5a 	bl	8007110 <xTimerGenericCommand>
 800765c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d10b      	bne.n	800767c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007668:	f383 8811 	msr	BASEPRI, r3
 800766c:	f3bf 8f6f 	isb	sy
 8007670:	f3bf 8f4f 	dsb	sy
 8007674:	603b      	str	r3, [r7, #0]
}
 8007676:	bf00      	nop
 8007678:	bf00      	nop
 800767a:	e7fd      	b.n	8007678 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800767c:	4b09      	ldr	r3, [pc, #36]	@ (80076a4 <prvSwitchTimerLists+0xc4>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1b0      	bne.n	80075e8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007686:	4b07      	ldr	r3, [pc, #28]	@ (80076a4 <prvSwitchTimerLists+0xc4>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800768c:	4b06      	ldr	r3, [pc, #24]	@ (80076a8 <prvSwitchTimerLists+0xc8>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a04      	ldr	r2, [pc, #16]	@ (80076a4 <prvSwitchTimerLists+0xc4>)
 8007692:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007694:	4a04      	ldr	r2, [pc, #16]	@ (80076a8 <prvSwitchTimerLists+0xc8>)
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	6013      	str	r3, [r2, #0]
}
 800769a:	bf00      	nop
 800769c:	3718      	adds	r7, #24
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}
 80076a2:	bf00      	nop
 80076a4:	20001008 	.word	0x20001008
 80076a8:	2000100c 	.word	0x2000100c

080076ac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b082      	sub	sp, #8
 80076b0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80076b2:	f000 f92b 	bl	800790c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80076b6:	4b15      	ldr	r3, [pc, #84]	@ (800770c <prvCheckForValidListAndQueue+0x60>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d120      	bne.n	8007700 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80076be:	4814      	ldr	r0, [pc, #80]	@ (8007710 <prvCheckForValidListAndQueue+0x64>)
 80076c0:	f7fd ff30 	bl	8005524 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80076c4:	4813      	ldr	r0, [pc, #76]	@ (8007714 <prvCheckForValidListAndQueue+0x68>)
 80076c6:	f7fd ff2d 	bl	8005524 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80076ca:	4b13      	ldr	r3, [pc, #76]	@ (8007718 <prvCheckForValidListAndQueue+0x6c>)
 80076cc:	4a10      	ldr	r2, [pc, #64]	@ (8007710 <prvCheckForValidListAndQueue+0x64>)
 80076ce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80076d0:	4b12      	ldr	r3, [pc, #72]	@ (800771c <prvCheckForValidListAndQueue+0x70>)
 80076d2:	4a10      	ldr	r2, [pc, #64]	@ (8007714 <prvCheckForValidListAndQueue+0x68>)
 80076d4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80076d6:	2300      	movs	r3, #0
 80076d8:	9300      	str	r3, [sp, #0]
 80076da:	4b11      	ldr	r3, [pc, #68]	@ (8007720 <prvCheckForValidListAndQueue+0x74>)
 80076dc:	4a11      	ldr	r2, [pc, #68]	@ (8007724 <prvCheckForValidListAndQueue+0x78>)
 80076de:	2110      	movs	r1, #16
 80076e0:	200a      	movs	r0, #10
 80076e2:	f7fe f839 	bl	8005758 <xQueueGenericCreateStatic>
 80076e6:	4603      	mov	r3, r0
 80076e8:	4a08      	ldr	r2, [pc, #32]	@ (800770c <prvCheckForValidListAndQueue+0x60>)
 80076ea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80076ec:	4b07      	ldr	r3, [pc, #28]	@ (800770c <prvCheckForValidListAndQueue+0x60>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d005      	beq.n	8007700 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80076f4:	4b05      	ldr	r3, [pc, #20]	@ (800770c <prvCheckForValidListAndQueue+0x60>)
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	490b      	ldr	r1, [pc, #44]	@ (8007728 <prvCheckForValidListAndQueue+0x7c>)
 80076fa:	4618      	mov	r0, r3
 80076fc:	f7fe fc5e 	bl	8005fbc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007700:	f000 f934 	bl	800796c <vPortExitCritical>
}
 8007704:	bf00      	nop
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}
 800770a:	bf00      	nop
 800770c:	20001010 	.word	0x20001010
 8007710:	20000fe0 	.word	0x20000fe0
 8007714:	20000ff4 	.word	0x20000ff4
 8007718:	20001008 	.word	0x20001008
 800771c:	2000100c 	.word	0x2000100c
 8007720:	200010bc 	.word	0x200010bc
 8007724:	2000101c 	.word	0x2000101c
 8007728:	0800a8d8 	.word	0x0800a8d8

0800772c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800772c:	b480      	push	{r7}
 800772e:	b085      	sub	sp, #20
 8007730:	af00      	add	r7, sp, #0
 8007732:	60f8      	str	r0, [r7, #12]
 8007734:	60b9      	str	r1, [r7, #8]
 8007736:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	3b04      	subs	r3, #4
 800773c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007744:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	3b04      	subs	r3, #4
 800774a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	f023 0201 	bic.w	r2, r3, #1
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	3b04      	subs	r3, #4
 800775a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800775c:	4a08      	ldr	r2, [pc, #32]	@ (8007780 <pxPortInitialiseStack+0x54>)
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	3b14      	subs	r3, #20
 8007766:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007768:	687a      	ldr	r2, [r7, #4]
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	3b20      	subs	r3, #32
 8007772:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007774:	68fb      	ldr	r3, [r7, #12]
}
 8007776:	4618      	mov	r0, r3
 8007778:	3714      	adds	r7, #20
 800777a:	46bd      	mov	sp, r7
 800777c:	bc80      	pop	{r7}
 800777e:	4770      	bx	lr
 8007780:	08007785 	.word	0x08007785

08007784 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007784:	b480      	push	{r7}
 8007786:	b085      	sub	sp, #20
 8007788:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800778a:	2300      	movs	r3, #0
 800778c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800778e:	4b12      	ldr	r3, [pc, #72]	@ (80077d8 <prvTaskExitError+0x54>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007796:	d00b      	beq.n	80077b0 <prvTaskExitError+0x2c>
	__asm volatile
 8007798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800779c:	f383 8811 	msr	BASEPRI, r3
 80077a0:	f3bf 8f6f 	isb	sy
 80077a4:	f3bf 8f4f 	dsb	sy
 80077a8:	60fb      	str	r3, [r7, #12]
}
 80077aa:	bf00      	nop
 80077ac:	bf00      	nop
 80077ae:	e7fd      	b.n	80077ac <prvTaskExitError+0x28>
	__asm volatile
 80077b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077b4:	f383 8811 	msr	BASEPRI, r3
 80077b8:	f3bf 8f6f 	isb	sy
 80077bc:	f3bf 8f4f 	dsb	sy
 80077c0:	60bb      	str	r3, [r7, #8]
}
 80077c2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80077c4:	bf00      	nop
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d0fc      	beq.n	80077c6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80077cc:	bf00      	nop
 80077ce:	bf00      	nop
 80077d0:	3714      	adds	r7, #20
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bc80      	pop	{r7}
 80077d6:	4770      	bx	lr
 80077d8:	2000000c 	.word	0x2000000c
 80077dc:	00000000 	.word	0x00000000

080077e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80077e0:	4b07      	ldr	r3, [pc, #28]	@ (8007800 <pxCurrentTCBConst2>)
 80077e2:	6819      	ldr	r1, [r3, #0]
 80077e4:	6808      	ldr	r0, [r1, #0]
 80077e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80077ea:	f380 8809 	msr	PSP, r0
 80077ee:	f3bf 8f6f 	isb	sy
 80077f2:	f04f 0000 	mov.w	r0, #0
 80077f6:	f380 8811 	msr	BASEPRI, r0
 80077fa:	f04e 0e0d 	orr.w	lr, lr, #13
 80077fe:	4770      	bx	lr

08007800 <pxCurrentTCBConst2>:
 8007800:	20000ae0 	.word	0x20000ae0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007804:	bf00      	nop
 8007806:	bf00      	nop

08007808 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007808:	4806      	ldr	r0, [pc, #24]	@ (8007824 <prvPortStartFirstTask+0x1c>)
 800780a:	6800      	ldr	r0, [r0, #0]
 800780c:	6800      	ldr	r0, [r0, #0]
 800780e:	f380 8808 	msr	MSP, r0
 8007812:	b662      	cpsie	i
 8007814:	b661      	cpsie	f
 8007816:	f3bf 8f4f 	dsb	sy
 800781a:	f3bf 8f6f 	isb	sy
 800781e:	df00      	svc	0
 8007820:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007822:	bf00      	nop
 8007824:	e000ed08 	.word	0xe000ed08

08007828 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b084      	sub	sp, #16
 800782c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800782e:	4b32      	ldr	r3, [pc, #200]	@ (80078f8 <xPortStartScheduler+0xd0>)
 8007830:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	781b      	ldrb	r3, [r3, #0]
 8007836:	b2db      	uxtb	r3, r3
 8007838:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	22ff      	movs	r2, #255	@ 0xff
 800783e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	781b      	ldrb	r3, [r3, #0]
 8007844:	b2db      	uxtb	r3, r3
 8007846:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007848:	78fb      	ldrb	r3, [r7, #3]
 800784a:	b2db      	uxtb	r3, r3
 800784c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007850:	b2da      	uxtb	r2, r3
 8007852:	4b2a      	ldr	r3, [pc, #168]	@ (80078fc <xPortStartScheduler+0xd4>)
 8007854:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007856:	4b2a      	ldr	r3, [pc, #168]	@ (8007900 <xPortStartScheduler+0xd8>)
 8007858:	2207      	movs	r2, #7
 800785a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800785c:	e009      	b.n	8007872 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800785e:	4b28      	ldr	r3, [pc, #160]	@ (8007900 <xPortStartScheduler+0xd8>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	3b01      	subs	r3, #1
 8007864:	4a26      	ldr	r2, [pc, #152]	@ (8007900 <xPortStartScheduler+0xd8>)
 8007866:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007868:	78fb      	ldrb	r3, [r7, #3]
 800786a:	b2db      	uxtb	r3, r3
 800786c:	005b      	lsls	r3, r3, #1
 800786e:	b2db      	uxtb	r3, r3
 8007870:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007872:	78fb      	ldrb	r3, [r7, #3]
 8007874:	b2db      	uxtb	r3, r3
 8007876:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800787a:	2b80      	cmp	r3, #128	@ 0x80
 800787c:	d0ef      	beq.n	800785e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800787e:	4b20      	ldr	r3, [pc, #128]	@ (8007900 <xPortStartScheduler+0xd8>)
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f1c3 0307 	rsb	r3, r3, #7
 8007886:	2b04      	cmp	r3, #4
 8007888:	d00b      	beq.n	80078a2 <xPortStartScheduler+0x7a>
	__asm volatile
 800788a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800788e:	f383 8811 	msr	BASEPRI, r3
 8007892:	f3bf 8f6f 	isb	sy
 8007896:	f3bf 8f4f 	dsb	sy
 800789a:	60bb      	str	r3, [r7, #8]
}
 800789c:	bf00      	nop
 800789e:	bf00      	nop
 80078a0:	e7fd      	b.n	800789e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80078a2:	4b17      	ldr	r3, [pc, #92]	@ (8007900 <xPortStartScheduler+0xd8>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	021b      	lsls	r3, r3, #8
 80078a8:	4a15      	ldr	r2, [pc, #84]	@ (8007900 <xPortStartScheduler+0xd8>)
 80078aa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80078ac:	4b14      	ldr	r3, [pc, #80]	@ (8007900 <xPortStartScheduler+0xd8>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80078b4:	4a12      	ldr	r2, [pc, #72]	@ (8007900 <xPortStartScheduler+0xd8>)
 80078b6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	b2da      	uxtb	r2, r3
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80078c0:	4b10      	ldr	r3, [pc, #64]	@ (8007904 <xPortStartScheduler+0xdc>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a0f      	ldr	r2, [pc, #60]	@ (8007904 <xPortStartScheduler+0xdc>)
 80078c6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80078ca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80078cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007904 <xPortStartScheduler+0xdc>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a0c      	ldr	r2, [pc, #48]	@ (8007904 <xPortStartScheduler+0xdc>)
 80078d2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80078d6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80078d8:	f000 f8b8 	bl	8007a4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80078dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007908 <xPortStartScheduler+0xe0>)
 80078de:	2200      	movs	r2, #0
 80078e0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80078e2:	f7ff ff91 	bl	8007808 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80078e6:	f7ff f877 	bl	80069d8 <vTaskSwitchContext>
	prvTaskExitError();
 80078ea:	f7ff ff4b 	bl	8007784 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80078ee:	2300      	movs	r3, #0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3710      	adds	r7, #16
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}
 80078f8:	e000e400 	.word	0xe000e400
 80078fc:	2000110c 	.word	0x2000110c
 8007900:	20001110 	.word	0x20001110
 8007904:	e000ed20 	.word	0xe000ed20
 8007908:	2000000c 	.word	0x2000000c

0800790c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800790c:	b480      	push	{r7}
 800790e:	b083      	sub	sp, #12
 8007910:	af00      	add	r7, sp, #0
	__asm volatile
 8007912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007916:	f383 8811 	msr	BASEPRI, r3
 800791a:	f3bf 8f6f 	isb	sy
 800791e:	f3bf 8f4f 	dsb	sy
 8007922:	607b      	str	r3, [r7, #4]
}
 8007924:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007926:	4b0f      	ldr	r3, [pc, #60]	@ (8007964 <vPortEnterCritical+0x58>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	3301      	adds	r3, #1
 800792c:	4a0d      	ldr	r2, [pc, #52]	@ (8007964 <vPortEnterCritical+0x58>)
 800792e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007930:	4b0c      	ldr	r3, [pc, #48]	@ (8007964 <vPortEnterCritical+0x58>)
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	2b01      	cmp	r3, #1
 8007936:	d110      	bne.n	800795a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007938:	4b0b      	ldr	r3, [pc, #44]	@ (8007968 <vPortEnterCritical+0x5c>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	b2db      	uxtb	r3, r3
 800793e:	2b00      	cmp	r3, #0
 8007940:	d00b      	beq.n	800795a <vPortEnterCritical+0x4e>
	__asm volatile
 8007942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007946:	f383 8811 	msr	BASEPRI, r3
 800794a:	f3bf 8f6f 	isb	sy
 800794e:	f3bf 8f4f 	dsb	sy
 8007952:	603b      	str	r3, [r7, #0]
}
 8007954:	bf00      	nop
 8007956:	bf00      	nop
 8007958:	e7fd      	b.n	8007956 <vPortEnterCritical+0x4a>
	}
}
 800795a:	bf00      	nop
 800795c:	370c      	adds	r7, #12
 800795e:	46bd      	mov	sp, r7
 8007960:	bc80      	pop	{r7}
 8007962:	4770      	bx	lr
 8007964:	2000000c 	.word	0x2000000c
 8007968:	e000ed04 	.word	0xe000ed04

0800796c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800796c:	b480      	push	{r7}
 800796e:	b083      	sub	sp, #12
 8007970:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007972:	4b12      	ldr	r3, [pc, #72]	@ (80079bc <vPortExitCritical+0x50>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d10b      	bne.n	8007992 <vPortExitCritical+0x26>
	__asm volatile
 800797a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800797e:	f383 8811 	msr	BASEPRI, r3
 8007982:	f3bf 8f6f 	isb	sy
 8007986:	f3bf 8f4f 	dsb	sy
 800798a:	607b      	str	r3, [r7, #4]
}
 800798c:	bf00      	nop
 800798e:	bf00      	nop
 8007990:	e7fd      	b.n	800798e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007992:	4b0a      	ldr	r3, [pc, #40]	@ (80079bc <vPortExitCritical+0x50>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	3b01      	subs	r3, #1
 8007998:	4a08      	ldr	r2, [pc, #32]	@ (80079bc <vPortExitCritical+0x50>)
 800799a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800799c:	4b07      	ldr	r3, [pc, #28]	@ (80079bc <vPortExitCritical+0x50>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d105      	bne.n	80079b0 <vPortExitCritical+0x44>
 80079a4:	2300      	movs	r3, #0
 80079a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	f383 8811 	msr	BASEPRI, r3
}
 80079ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80079b0:	bf00      	nop
 80079b2:	370c      	adds	r7, #12
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bc80      	pop	{r7}
 80079b8:	4770      	bx	lr
 80079ba:	bf00      	nop
 80079bc:	2000000c 	.word	0x2000000c

080079c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80079c0:	f3ef 8009 	mrs	r0, PSP
 80079c4:	f3bf 8f6f 	isb	sy
 80079c8:	4b0d      	ldr	r3, [pc, #52]	@ (8007a00 <pxCurrentTCBConst>)
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80079d0:	6010      	str	r0, [r2, #0]
 80079d2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80079d6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80079da:	f380 8811 	msr	BASEPRI, r0
 80079de:	f7fe fffb 	bl	80069d8 <vTaskSwitchContext>
 80079e2:	f04f 0000 	mov.w	r0, #0
 80079e6:	f380 8811 	msr	BASEPRI, r0
 80079ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80079ee:	6819      	ldr	r1, [r3, #0]
 80079f0:	6808      	ldr	r0, [r1, #0]
 80079f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80079f6:	f380 8809 	msr	PSP, r0
 80079fa:	f3bf 8f6f 	isb	sy
 80079fe:	4770      	bx	lr

08007a00 <pxCurrentTCBConst>:
 8007a00:	20000ae0 	.word	0x20000ae0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007a04:	bf00      	nop
 8007a06:	bf00      	nop

08007a08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b082      	sub	sp, #8
 8007a0c:	af00      	add	r7, sp, #0
	__asm volatile
 8007a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a12:	f383 8811 	msr	BASEPRI, r3
 8007a16:	f3bf 8f6f 	isb	sy
 8007a1a:	f3bf 8f4f 	dsb	sy
 8007a1e:	607b      	str	r3, [r7, #4]
}
 8007a20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007a22:	f7fe ff1f 	bl	8006864 <xTaskIncrementTick>
 8007a26:	4603      	mov	r3, r0
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d003      	beq.n	8007a34 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007a2c:	4b06      	ldr	r3, [pc, #24]	@ (8007a48 <xPortSysTickHandler+0x40>)
 8007a2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a32:	601a      	str	r2, [r3, #0]
 8007a34:	2300      	movs	r3, #0
 8007a36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	f383 8811 	msr	BASEPRI, r3
}
 8007a3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007a40:	bf00      	nop
 8007a42:	3708      	adds	r7, #8
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}
 8007a48:	e000ed04 	.word	0xe000ed04

08007a4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007a50:	4b0a      	ldr	r3, [pc, #40]	@ (8007a7c <vPortSetupTimerInterrupt+0x30>)
 8007a52:	2200      	movs	r2, #0
 8007a54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007a56:	4b0a      	ldr	r3, [pc, #40]	@ (8007a80 <vPortSetupTimerInterrupt+0x34>)
 8007a58:	2200      	movs	r2, #0
 8007a5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007a5c:	4b09      	ldr	r3, [pc, #36]	@ (8007a84 <vPortSetupTimerInterrupt+0x38>)
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a09      	ldr	r2, [pc, #36]	@ (8007a88 <vPortSetupTimerInterrupt+0x3c>)
 8007a62:	fba2 2303 	umull	r2, r3, r2, r3
 8007a66:	099b      	lsrs	r3, r3, #6
 8007a68:	4a08      	ldr	r2, [pc, #32]	@ (8007a8c <vPortSetupTimerInterrupt+0x40>)
 8007a6a:	3b01      	subs	r3, #1
 8007a6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007a6e:	4b03      	ldr	r3, [pc, #12]	@ (8007a7c <vPortSetupTimerInterrupt+0x30>)
 8007a70:	2207      	movs	r2, #7
 8007a72:	601a      	str	r2, [r3, #0]
}
 8007a74:	bf00      	nop
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bc80      	pop	{r7}
 8007a7a:	4770      	bx	lr
 8007a7c:	e000e010 	.word	0xe000e010
 8007a80:	e000e018 	.word	0xe000e018
 8007a84:	20000000 	.word	0x20000000
 8007a88:	10624dd3 	.word	0x10624dd3
 8007a8c:	e000e014 	.word	0xe000e014

08007a90 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007a90:	b480      	push	{r7}
 8007a92:	b085      	sub	sp, #20
 8007a94:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007a96:	f3ef 8305 	mrs	r3, IPSR
 8007a9a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2b0f      	cmp	r3, #15
 8007aa0:	d915      	bls.n	8007ace <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007aa2:	4a17      	ldr	r2, [pc, #92]	@ (8007b00 <vPortValidateInterruptPriority+0x70>)
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	4413      	add	r3, r2
 8007aa8:	781b      	ldrb	r3, [r3, #0]
 8007aaa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007aac:	4b15      	ldr	r3, [pc, #84]	@ (8007b04 <vPortValidateInterruptPriority+0x74>)
 8007aae:	781b      	ldrb	r3, [r3, #0]
 8007ab0:	7afa      	ldrb	r2, [r7, #11]
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	d20b      	bcs.n	8007ace <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aba:	f383 8811 	msr	BASEPRI, r3
 8007abe:	f3bf 8f6f 	isb	sy
 8007ac2:	f3bf 8f4f 	dsb	sy
 8007ac6:	607b      	str	r3, [r7, #4]
}
 8007ac8:	bf00      	nop
 8007aca:	bf00      	nop
 8007acc:	e7fd      	b.n	8007aca <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007ace:	4b0e      	ldr	r3, [pc, #56]	@ (8007b08 <vPortValidateInterruptPriority+0x78>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8007b0c <vPortValidateInterruptPriority+0x7c>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	429a      	cmp	r2, r3
 8007adc:	d90b      	bls.n	8007af6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ae2:	f383 8811 	msr	BASEPRI, r3
 8007ae6:	f3bf 8f6f 	isb	sy
 8007aea:	f3bf 8f4f 	dsb	sy
 8007aee:	603b      	str	r3, [r7, #0]
}
 8007af0:	bf00      	nop
 8007af2:	bf00      	nop
 8007af4:	e7fd      	b.n	8007af2 <vPortValidateInterruptPriority+0x62>
	}
 8007af6:	bf00      	nop
 8007af8:	3714      	adds	r7, #20
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bc80      	pop	{r7}
 8007afe:	4770      	bx	lr
 8007b00:	e000e3f0 	.word	0xe000e3f0
 8007b04:	2000110c 	.word	0x2000110c
 8007b08:	e000ed0c 	.word	0xe000ed0c
 8007b0c:	20001110 	.word	0x20001110

08007b10 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b08a      	sub	sp, #40	@ 0x28
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007b1c:	f7fe fdd6 	bl	80066cc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007b20:	4b5c      	ldr	r3, [pc, #368]	@ (8007c94 <pvPortMalloc+0x184>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d101      	bne.n	8007b2c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007b28:	f000 f924 	bl	8007d74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007b2c:	4b5a      	ldr	r3, [pc, #360]	@ (8007c98 <pvPortMalloc+0x188>)
 8007b2e:	681a      	ldr	r2, [r3, #0]
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	4013      	ands	r3, r2
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	f040 8095 	bne.w	8007c64 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d01e      	beq.n	8007b7e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007b40:	2208      	movs	r2, #8
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	4413      	add	r3, r2
 8007b46:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f003 0307 	and.w	r3, r3, #7
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d015      	beq.n	8007b7e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f023 0307 	bic.w	r3, r3, #7
 8007b58:	3308      	adds	r3, #8
 8007b5a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f003 0307 	and.w	r3, r3, #7
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d00b      	beq.n	8007b7e <pvPortMalloc+0x6e>
	__asm volatile
 8007b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b6a:	f383 8811 	msr	BASEPRI, r3
 8007b6e:	f3bf 8f6f 	isb	sy
 8007b72:	f3bf 8f4f 	dsb	sy
 8007b76:	617b      	str	r3, [r7, #20]
}
 8007b78:	bf00      	nop
 8007b7a:	bf00      	nop
 8007b7c:	e7fd      	b.n	8007b7a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d06f      	beq.n	8007c64 <pvPortMalloc+0x154>
 8007b84:	4b45      	ldr	r3, [pc, #276]	@ (8007c9c <pvPortMalloc+0x18c>)
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	687a      	ldr	r2, [r7, #4]
 8007b8a:	429a      	cmp	r2, r3
 8007b8c:	d86a      	bhi.n	8007c64 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007b8e:	4b44      	ldr	r3, [pc, #272]	@ (8007ca0 <pvPortMalloc+0x190>)
 8007b90:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007b92:	4b43      	ldr	r3, [pc, #268]	@ (8007ca0 <pvPortMalloc+0x190>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b98:	e004      	b.n	8007ba4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b9c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	429a      	cmp	r2, r3
 8007bac:	d903      	bls.n	8007bb6 <pvPortMalloc+0xa6>
 8007bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d1f1      	bne.n	8007b9a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007bb6:	4b37      	ldr	r3, [pc, #220]	@ (8007c94 <pvPortMalloc+0x184>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d051      	beq.n	8007c64 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007bc0:	6a3b      	ldr	r3, [r7, #32]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	2208      	movs	r2, #8
 8007bc6:	4413      	add	r3, r2
 8007bc8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	6a3b      	ldr	r3, [r7, #32]
 8007bd0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd4:	685a      	ldr	r2, [r3, #4]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	1ad2      	subs	r2, r2, r3
 8007bda:	2308      	movs	r3, #8
 8007bdc:	005b      	lsls	r3, r3, #1
 8007bde:	429a      	cmp	r2, r3
 8007be0:	d920      	bls.n	8007c24 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007be2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	4413      	add	r3, r2
 8007be8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007bea:	69bb      	ldr	r3, [r7, #24]
 8007bec:	f003 0307 	and.w	r3, r3, #7
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d00b      	beq.n	8007c0c <pvPortMalloc+0xfc>
	__asm volatile
 8007bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf8:	f383 8811 	msr	BASEPRI, r3
 8007bfc:	f3bf 8f6f 	isb	sy
 8007c00:	f3bf 8f4f 	dsb	sy
 8007c04:	613b      	str	r3, [r7, #16]
}
 8007c06:	bf00      	nop
 8007c08:	bf00      	nop
 8007c0a:	e7fd      	b.n	8007c08 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c0e:	685a      	ldr	r2, [r3, #4]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	1ad2      	subs	r2, r2, r3
 8007c14:	69bb      	ldr	r3, [r7, #24]
 8007c16:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c1a:	687a      	ldr	r2, [r7, #4]
 8007c1c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007c1e:	69b8      	ldr	r0, [r7, #24]
 8007c20:	f000 f90a 	bl	8007e38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007c24:	4b1d      	ldr	r3, [pc, #116]	@ (8007c9c <pvPortMalloc+0x18c>)
 8007c26:	681a      	ldr	r2, [r3, #0]
 8007c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	1ad3      	subs	r3, r2, r3
 8007c2e:	4a1b      	ldr	r2, [pc, #108]	@ (8007c9c <pvPortMalloc+0x18c>)
 8007c30:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007c32:	4b1a      	ldr	r3, [pc, #104]	@ (8007c9c <pvPortMalloc+0x18c>)
 8007c34:	681a      	ldr	r2, [r3, #0]
 8007c36:	4b1b      	ldr	r3, [pc, #108]	@ (8007ca4 <pvPortMalloc+0x194>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d203      	bcs.n	8007c46 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007c3e:	4b17      	ldr	r3, [pc, #92]	@ (8007c9c <pvPortMalloc+0x18c>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a18      	ldr	r2, [pc, #96]	@ (8007ca4 <pvPortMalloc+0x194>)
 8007c44:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c48:	685a      	ldr	r2, [r3, #4]
 8007c4a:	4b13      	ldr	r3, [pc, #76]	@ (8007c98 <pvPortMalloc+0x188>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	431a      	orrs	r2, r3
 8007c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c52:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c56:	2200      	movs	r2, #0
 8007c58:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007c5a:	4b13      	ldr	r3, [pc, #76]	@ (8007ca8 <pvPortMalloc+0x198>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	3301      	adds	r3, #1
 8007c60:	4a11      	ldr	r2, [pc, #68]	@ (8007ca8 <pvPortMalloc+0x198>)
 8007c62:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007c64:	f7fe fd40 	bl	80066e8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c68:	69fb      	ldr	r3, [r7, #28]
 8007c6a:	f003 0307 	and.w	r3, r3, #7
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d00b      	beq.n	8007c8a <pvPortMalloc+0x17a>
	__asm volatile
 8007c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c76:	f383 8811 	msr	BASEPRI, r3
 8007c7a:	f3bf 8f6f 	isb	sy
 8007c7e:	f3bf 8f4f 	dsb	sy
 8007c82:	60fb      	str	r3, [r7, #12]
}
 8007c84:	bf00      	nop
 8007c86:	bf00      	nop
 8007c88:	e7fd      	b.n	8007c86 <pvPortMalloc+0x176>
	return pvReturn;
 8007c8a:	69fb      	ldr	r3, [r7, #28]
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3728      	adds	r7, #40	@ 0x28
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	20002d1c 	.word	0x20002d1c
 8007c98:	20002d30 	.word	0x20002d30
 8007c9c:	20002d20 	.word	0x20002d20
 8007ca0:	20002d14 	.word	0x20002d14
 8007ca4:	20002d24 	.word	0x20002d24
 8007ca8:	20002d28 	.word	0x20002d28

08007cac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b086      	sub	sp, #24
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d04f      	beq.n	8007d5e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007cbe:	2308      	movs	r3, #8
 8007cc0:	425b      	negs	r3, r3
 8007cc2:	697a      	ldr	r2, [r7, #20]
 8007cc4:	4413      	add	r3, r2
 8007cc6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007ccc:	693b      	ldr	r3, [r7, #16]
 8007cce:	685a      	ldr	r2, [r3, #4]
 8007cd0:	4b25      	ldr	r3, [pc, #148]	@ (8007d68 <vPortFree+0xbc>)
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4013      	ands	r3, r2
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d10b      	bne.n	8007cf2 <vPortFree+0x46>
	__asm volatile
 8007cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cde:	f383 8811 	msr	BASEPRI, r3
 8007ce2:	f3bf 8f6f 	isb	sy
 8007ce6:	f3bf 8f4f 	dsb	sy
 8007cea:	60fb      	str	r3, [r7, #12]
}
 8007cec:	bf00      	nop
 8007cee:	bf00      	nop
 8007cf0:	e7fd      	b.n	8007cee <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d00b      	beq.n	8007d12 <vPortFree+0x66>
	__asm volatile
 8007cfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cfe:	f383 8811 	msr	BASEPRI, r3
 8007d02:	f3bf 8f6f 	isb	sy
 8007d06:	f3bf 8f4f 	dsb	sy
 8007d0a:	60bb      	str	r3, [r7, #8]
}
 8007d0c:	bf00      	nop
 8007d0e:	bf00      	nop
 8007d10:	e7fd      	b.n	8007d0e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007d12:	693b      	ldr	r3, [r7, #16]
 8007d14:	685a      	ldr	r2, [r3, #4]
 8007d16:	4b14      	ldr	r3, [pc, #80]	@ (8007d68 <vPortFree+0xbc>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4013      	ands	r3, r2
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d01e      	beq.n	8007d5e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007d20:	693b      	ldr	r3, [r7, #16]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d11a      	bne.n	8007d5e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007d28:	693b      	ldr	r3, [r7, #16]
 8007d2a:	685a      	ldr	r2, [r3, #4]
 8007d2c:	4b0e      	ldr	r3, [pc, #56]	@ (8007d68 <vPortFree+0xbc>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	43db      	mvns	r3, r3
 8007d32:	401a      	ands	r2, r3
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007d38:	f7fe fcc8 	bl	80066cc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	685a      	ldr	r2, [r3, #4]
 8007d40:	4b0a      	ldr	r3, [pc, #40]	@ (8007d6c <vPortFree+0xc0>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4413      	add	r3, r2
 8007d46:	4a09      	ldr	r2, [pc, #36]	@ (8007d6c <vPortFree+0xc0>)
 8007d48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007d4a:	6938      	ldr	r0, [r7, #16]
 8007d4c:	f000 f874 	bl	8007e38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007d50:	4b07      	ldr	r3, [pc, #28]	@ (8007d70 <vPortFree+0xc4>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	3301      	adds	r3, #1
 8007d56:	4a06      	ldr	r2, [pc, #24]	@ (8007d70 <vPortFree+0xc4>)
 8007d58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007d5a:	f7fe fcc5 	bl	80066e8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007d5e:	bf00      	nop
 8007d60:	3718      	adds	r7, #24
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	bf00      	nop
 8007d68:	20002d30 	.word	0x20002d30
 8007d6c:	20002d20 	.word	0x20002d20
 8007d70:	20002d2c 	.word	0x20002d2c

08007d74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007d74:	b480      	push	{r7}
 8007d76:	b085      	sub	sp, #20
 8007d78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007d7a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8007d7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007d80:	4b27      	ldr	r3, [pc, #156]	@ (8007e20 <prvHeapInit+0xac>)
 8007d82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f003 0307 	and.w	r3, r3, #7
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d00c      	beq.n	8007da8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	3307      	adds	r3, #7
 8007d92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	f023 0307 	bic.w	r3, r3, #7
 8007d9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007d9c:	68ba      	ldr	r2, [r7, #8]
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	1ad3      	subs	r3, r2, r3
 8007da2:	4a1f      	ldr	r2, [pc, #124]	@ (8007e20 <prvHeapInit+0xac>)
 8007da4:	4413      	add	r3, r2
 8007da6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007dac:	4a1d      	ldr	r2, [pc, #116]	@ (8007e24 <prvHeapInit+0xb0>)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007db2:	4b1c      	ldr	r3, [pc, #112]	@ (8007e24 <prvHeapInit+0xb0>)
 8007db4:	2200      	movs	r2, #0
 8007db6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	68ba      	ldr	r2, [r7, #8]
 8007dbc:	4413      	add	r3, r2
 8007dbe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007dc0:	2208      	movs	r2, #8
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	1a9b      	subs	r3, r3, r2
 8007dc6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f023 0307 	bic.w	r3, r3, #7
 8007dce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	4a15      	ldr	r2, [pc, #84]	@ (8007e28 <prvHeapInit+0xb4>)
 8007dd4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007dd6:	4b14      	ldr	r3, [pc, #80]	@ (8007e28 <prvHeapInit+0xb4>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007dde:	4b12      	ldr	r3, [pc, #72]	@ (8007e28 <prvHeapInit+0xb4>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	2200      	movs	r2, #0
 8007de4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	68fa      	ldr	r2, [r7, #12]
 8007dee:	1ad2      	subs	r2, r2, r3
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007df4:	4b0c      	ldr	r3, [pc, #48]	@ (8007e28 <prvHeapInit+0xb4>)
 8007df6:	681a      	ldr	r2, [r3, #0]
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	4a0a      	ldr	r2, [pc, #40]	@ (8007e2c <prvHeapInit+0xb8>)
 8007e02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	685b      	ldr	r3, [r3, #4]
 8007e08:	4a09      	ldr	r2, [pc, #36]	@ (8007e30 <prvHeapInit+0xbc>)
 8007e0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007e0c:	4b09      	ldr	r3, [pc, #36]	@ (8007e34 <prvHeapInit+0xc0>)
 8007e0e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007e12:	601a      	str	r2, [r3, #0]
}
 8007e14:	bf00      	nop
 8007e16:	3714      	adds	r7, #20
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bc80      	pop	{r7}
 8007e1c:	4770      	bx	lr
 8007e1e:	bf00      	nop
 8007e20:	20001114 	.word	0x20001114
 8007e24:	20002d14 	.word	0x20002d14
 8007e28:	20002d1c 	.word	0x20002d1c
 8007e2c:	20002d24 	.word	0x20002d24
 8007e30:	20002d20 	.word	0x20002d20
 8007e34:	20002d30 	.word	0x20002d30

08007e38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007e38:	b480      	push	{r7}
 8007e3a:	b085      	sub	sp, #20
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007e40:	4b27      	ldr	r3, [pc, #156]	@ (8007ee0 <prvInsertBlockIntoFreeList+0xa8>)
 8007e42:	60fb      	str	r3, [r7, #12]
 8007e44:	e002      	b.n	8007e4c <prvInsertBlockIntoFreeList+0x14>
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	60fb      	str	r3, [r7, #12]
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	429a      	cmp	r2, r3
 8007e54:	d8f7      	bhi.n	8007e46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	68ba      	ldr	r2, [r7, #8]
 8007e60:	4413      	add	r3, r2
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	429a      	cmp	r2, r3
 8007e66:	d108      	bne.n	8007e7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	685a      	ldr	r2, [r3, #4]
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	685b      	ldr	r3, [r3, #4]
 8007e70:	441a      	add	r2, r3
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	68ba      	ldr	r2, [r7, #8]
 8007e84:	441a      	add	r2, r3
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	d118      	bne.n	8007ec0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681a      	ldr	r2, [r3, #0]
 8007e92:	4b14      	ldr	r3, [pc, #80]	@ (8007ee4 <prvInsertBlockIntoFreeList+0xac>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	429a      	cmp	r2, r3
 8007e98:	d00d      	beq.n	8007eb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	685a      	ldr	r2, [r3, #4]
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	441a      	add	r2, r3
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	681a      	ldr	r2, [r3, #0]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	601a      	str	r2, [r3, #0]
 8007eb4:	e008      	b.n	8007ec8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8007ee4 <prvInsertBlockIntoFreeList+0xac>)
 8007eb8:	681a      	ldr	r2, [r3, #0]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	601a      	str	r2, [r3, #0]
 8007ebe:	e003      	b.n	8007ec8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007ec8:	68fa      	ldr	r2, [r7, #12]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	429a      	cmp	r2, r3
 8007ece:	d002      	beq.n	8007ed6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	687a      	ldr	r2, [r7, #4]
 8007ed4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ed6:	bf00      	nop
 8007ed8:	3714      	adds	r7, #20
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bc80      	pop	{r7}
 8007ede:	4770      	bx	lr
 8007ee0:	20002d14 	.word	0x20002d14
 8007ee4:	20002d1c 	.word	0x20002d1c

08007ee8 <__cvt>:
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007eee:	461d      	mov	r5, r3
 8007ef0:	bfbb      	ittet	lt
 8007ef2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8007ef6:	461d      	movlt	r5, r3
 8007ef8:	2300      	movge	r3, #0
 8007efa:	232d      	movlt	r3, #45	@ 0x2d
 8007efc:	b088      	sub	sp, #32
 8007efe:	4614      	mov	r4, r2
 8007f00:	bfb8      	it	lt
 8007f02:	4614      	movlt	r4, r2
 8007f04:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007f06:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8007f08:	7013      	strb	r3, [r2, #0]
 8007f0a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f0c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8007f10:	f023 0820 	bic.w	r8, r3, #32
 8007f14:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007f18:	d005      	beq.n	8007f26 <__cvt+0x3e>
 8007f1a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007f1e:	d100      	bne.n	8007f22 <__cvt+0x3a>
 8007f20:	3601      	adds	r6, #1
 8007f22:	2302      	movs	r3, #2
 8007f24:	e000      	b.n	8007f28 <__cvt+0x40>
 8007f26:	2303      	movs	r3, #3
 8007f28:	aa07      	add	r2, sp, #28
 8007f2a:	9204      	str	r2, [sp, #16]
 8007f2c:	aa06      	add	r2, sp, #24
 8007f2e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007f32:	e9cd 3600 	strd	r3, r6, [sp]
 8007f36:	4622      	mov	r2, r4
 8007f38:	462b      	mov	r3, r5
 8007f3a:	f000 fe6d 	bl	8008c18 <_dtoa_r>
 8007f3e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007f42:	4607      	mov	r7, r0
 8007f44:	d119      	bne.n	8007f7a <__cvt+0x92>
 8007f46:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007f48:	07db      	lsls	r3, r3, #31
 8007f4a:	d50e      	bpl.n	8007f6a <__cvt+0x82>
 8007f4c:	eb00 0906 	add.w	r9, r0, r6
 8007f50:	2200      	movs	r2, #0
 8007f52:	2300      	movs	r3, #0
 8007f54:	4620      	mov	r0, r4
 8007f56:	4629      	mov	r1, r5
 8007f58:	f7f8 fd26 	bl	80009a8 <__aeabi_dcmpeq>
 8007f5c:	b108      	cbz	r0, 8007f62 <__cvt+0x7a>
 8007f5e:	f8cd 901c 	str.w	r9, [sp, #28]
 8007f62:	2230      	movs	r2, #48	@ 0x30
 8007f64:	9b07      	ldr	r3, [sp, #28]
 8007f66:	454b      	cmp	r3, r9
 8007f68:	d31e      	bcc.n	8007fa8 <__cvt+0xc0>
 8007f6a:	4638      	mov	r0, r7
 8007f6c:	9b07      	ldr	r3, [sp, #28]
 8007f6e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007f70:	1bdb      	subs	r3, r3, r7
 8007f72:	6013      	str	r3, [r2, #0]
 8007f74:	b008      	add	sp, #32
 8007f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f7a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007f7e:	eb00 0906 	add.w	r9, r0, r6
 8007f82:	d1e5      	bne.n	8007f50 <__cvt+0x68>
 8007f84:	7803      	ldrb	r3, [r0, #0]
 8007f86:	2b30      	cmp	r3, #48	@ 0x30
 8007f88:	d10a      	bne.n	8007fa0 <__cvt+0xb8>
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	4620      	mov	r0, r4
 8007f90:	4629      	mov	r1, r5
 8007f92:	f7f8 fd09 	bl	80009a8 <__aeabi_dcmpeq>
 8007f96:	b918      	cbnz	r0, 8007fa0 <__cvt+0xb8>
 8007f98:	f1c6 0601 	rsb	r6, r6, #1
 8007f9c:	f8ca 6000 	str.w	r6, [sl]
 8007fa0:	f8da 3000 	ldr.w	r3, [sl]
 8007fa4:	4499      	add	r9, r3
 8007fa6:	e7d3      	b.n	8007f50 <__cvt+0x68>
 8007fa8:	1c59      	adds	r1, r3, #1
 8007faa:	9107      	str	r1, [sp, #28]
 8007fac:	701a      	strb	r2, [r3, #0]
 8007fae:	e7d9      	b.n	8007f64 <__cvt+0x7c>

08007fb0 <__exponent>:
 8007fb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007fb2:	2900      	cmp	r1, #0
 8007fb4:	bfb6      	itet	lt
 8007fb6:	232d      	movlt	r3, #45	@ 0x2d
 8007fb8:	232b      	movge	r3, #43	@ 0x2b
 8007fba:	4249      	neglt	r1, r1
 8007fbc:	2909      	cmp	r1, #9
 8007fbe:	7002      	strb	r2, [r0, #0]
 8007fc0:	7043      	strb	r3, [r0, #1]
 8007fc2:	dd29      	ble.n	8008018 <__exponent+0x68>
 8007fc4:	f10d 0307 	add.w	r3, sp, #7
 8007fc8:	461d      	mov	r5, r3
 8007fca:	270a      	movs	r7, #10
 8007fcc:	fbb1 f6f7 	udiv	r6, r1, r7
 8007fd0:	461a      	mov	r2, r3
 8007fd2:	fb07 1416 	mls	r4, r7, r6, r1
 8007fd6:	3430      	adds	r4, #48	@ 0x30
 8007fd8:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007fdc:	460c      	mov	r4, r1
 8007fde:	2c63      	cmp	r4, #99	@ 0x63
 8007fe0:	4631      	mov	r1, r6
 8007fe2:	f103 33ff 	add.w	r3, r3, #4294967295
 8007fe6:	dcf1      	bgt.n	8007fcc <__exponent+0x1c>
 8007fe8:	3130      	adds	r1, #48	@ 0x30
 8007fea:	1e94      	subs	r4, r2, #2
 8007fec:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007ff0:	4623      	mov	r3, r4
 8007ff2:	1c41      	adds	r1, r0, #1
 8007ff4:	42ab      	cmp	r3, r5
 8007ff6:	d30a      	bcc.n	800800e <__exponent+0x5e>
 8007ff8:	f10d 0309 	add.w	r3, sp, #9
 8007ffc:	1a9b      	subs	r3, r3, r2
 8007ffe:	42ac      	cmp	r4, r5
 8008000:	bf88      	it	hi
 8008002:	2300      	movhi	r3, #0
 8008004:	3302      	adds	r3, #2
 8008006:	4403      	add	r3, r0
 8008008:	1a18      	subs	r0, r3, r0
 800800a:	b003      	add	sp, #12
 800800c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800800e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008012:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008016:	e7ed      	b.n	8007ff4 <__exponent+0x44>
 8008018:	2330      	movs	r3, #48	@ 0x30
 800801a:	3130      	adds	r1, #48	@ 0x30
 800801c:	7083      	strb	r3, [r0, #2]
 800801e:	70c1      	strb	r1, [r0, #3]
 8008020:	1d03      	adds	r3, r0, #4
 8008022:	e7f1      	b.n	8008008 <__exponent+0x58>

08008024 <_printf_float>:
 8008024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008028:	b091      	sub	sp, #68	@ 0x44
 800802a:	460c      	mov	r4, r1
 800802c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8008030:	4616      	mov	r6, r2
 8008032:	461f      	mov	r7, r3
 8008034:	4605      	mov	r5, r0
 8008036:	f000 fcd1 	bl	80089dc <_localeconv_r>
 800803a:	6803      	ldr	r3, [r0, #0]
 800803c:	4618      	mov	r0, r3
 800803e:	9308      	str	r3, [sp, #32]
 8008040:	f7f8 f886 	bl	8000150 <strlen>
 8008044:	2300      	movs	r3, #0
 8008046:	930e      	str	r3, [sp, #56]	@ 0x38
 8008048:	f8d8 3000 	ldr.w	r3, [r8]
 800804c:	9009      	str	r0, [sp, #36]	@ 0x24
 800804e:	3307      	adds	r3, #7
 8008050:	f023 0307 	bic.w	r3, r3, #7
 8008054:	f103 0208 	add.w	r2, r3, #8
 8008058:	f894 a018 	ldrb.w	sl, [r4, #24]
 800805c:	f8d4 b000 	ldr.w	fp, [r4]
 8008060:	f8c8 2000 	str.w	r2, [r8]
 8008064:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008068:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800806c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800806e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8008072:	f04f 32ff 	mov.w	r2, #4294967295
 8008076:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800807a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800807e:	4b9c      	ldr	r3, [pc, #624]	@ (80082f0 <_printf_float+0x2cc>)
 8008080:	f7f8 fcc4 	bl	8000a0c <__aeabi_dcmpun>
 8008084:	bb70      	cbnz	r0, 80080e4 <_printf_float+0xc0>
 8008086:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800808a:	f04f 32ff 	mov.w	r2, #4294967295
 800808e:	4b98      	ldr	r3, [pc, #608]	@ (80082f0 <_printf_float+0x2cc>)
 8008090:	f7f8 fc9e 	bl	80009d0 <__aeabi_dcmple>
 8008094:	bb30      	cbnz	r0, 80080e4 <_printf_float+0xc0>
 8008096:	2200      	movs	r2, #0
 8008098:	2300      	movs	r3, #0
 800809a:	4640      	mov	r0, r8
 800809c:	4649      	mov	r1, r9
 800809e:	f7f8 fc8d 	bl	80009bc <__aeabi_dcmplt>
 80080a2:	b110      	cbz	r0, 80080aa <_printf_float+0x86>
 80080a4:	232d      	movs	r3, #45	@ 0x2d
 80080a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080aa:	4a92      	ldr	r2, [pc, #584]	@ (80082f4 <_printf_float+0x2d0>)
 80080ac:	4b92      	ldr	r3, [pc, #584]	@ (80082f8 <_printf_float+0x2d4>)
 80080ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80080b2:	bf8c      	ite	hi
 80080b4:	4690      	movhi	r8, r2
 80080b6:	4698      	movls	r8, r3
 80080b8:	2303      	movs	r3, #3
 80080ba:	f04f 0900 	mov.w	r9, #0
 80080be:	6123      	str	r3, [r4, #16]
 80080c0:	f02b 0304 	bic.w	r3, fp, #4
 80080c4:	6023      	str	r3, [r4, #0]
 80080c6:	4633      	mov	r3, r6
 80080c8:	4621      	mov	r1, r4
 80080ca:	4628      	mov	r0, r5
 80080cc:	9700      	str	r7, [sp, #0]
 80080ce:	aa0f      	add	r2, sp, #60	@ 0x3c
 80080d0:	f000 f9d4 	bl	800847c <_printf_common>
 80080d4:	3001      	adds	r0, #1
 80080d6:	f040 8090 	bne.w	80081fa <_printf_float+0x1d6>
 80080da:	f04f 30ff 	mov.w	r0, #4294967295
 80080de:	b011      	add	sp, #68	@ 0x44
 80080e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080e4:	4642      	mov	r2, r8
 80080e6:	464b      	mov	r3, r9
 80080e8:	4640      	mov	r0, r8
 80080ea:	4649      	mov	r1, r9
 80080ec:	f7f8 fc8e 	bl	8000a0c <__aeabi_dcmpun>
 80080f0:	b148      	cbz	r0, 8008106 <_printf_float+0xe2>
 80080f2:	464b      	mov	r3, r9
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	bfb8      	it	lt
 80080f8:	232d      	movlt	r3, #45	@ 0x2d
 80080fa:	4a80      	ldr	r2, [pc, #512]	@ (80082fc <_printf_float+0x2d8>)
 80080fc:	bfb8      	it	lt
 80080fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008102:	4b7f      	ldr	r3, [pc, #508]	@ (8008300 <_printf_float+0x2dc>)
 8008104:	e7d3      	b.n	80080ae <_printf_float+0x8a>
 8008106:	6863      	ldr	r3, [r4, #4]
 8008108:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800810c:	1c5a      	adds	r2, r3, #1
 800810e:	d13f      	bne.n	8008190 <_printf_float+0x16c>
 8008110:	2306      	movs	r3, #6
 8008112:	6063      	str	r3, [r4, #4]
 8008114:	2200      	movs	r2, #0
 8008116:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800811a:	6023      	str	r3, [r4, #0]
 800811c:	9206      	str	r2, [sp, #24]
 800811e:	aa0e      	add	r2, sp, #56	@ 0x38
 8008120:	e9cd a204 	strd	sl, r2, [sp, #16]
 8008124:	aa0d      	add	r2, sp, #52	@ 0x34
 8008126:	9203      	str	r2, [sp, #12]
 8008128:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800812c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008130:	6863      	ldr	r3, [r4, #4]
 8008132:	4642      	mov	r2, r8
 8008134:	9300      	str	r3, [sp, #0]
 8008136:	4628      	mov	r0, r5
 8008138:	464b      	mov	r3, r9
 800813a:	910a      	str	r1, [sp, #40]	@ 0x28
 800813c:	f7ff fed4 	bl	8007ee8 <__cvt>
 8008140:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008142:	4680      	mov	r8, r0
 8008144:	2947      	cmp	r1, #71	@ 0x47
 8008146:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8008148:	d128      	bne.n	800819c <_printf_float+0x178>
 800814a:	1cc8      	adds	r0, r1, #3
 800814c:	db02      	blt.n	8008154 <_printf_float+0x130>
 800814e:	6863      	ldr	r3, [r4, #4]
 8008150:	4299      	cmp	r1, r3
 8008152:	dd40      	ble.n	80081d6 <_printf_float+0x1b2>
 8008154:	f1aa 0a02 	sub.w	sl, sl, #2
 8008158:	fa5f fa8a 	uxtb.w	sl, sl
 800815c:	4652      	mov	r2, sl
 800815e:	3901      	subs	r1, #1
 8008160:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008164:	910d      	str	r1, [sp, #52]	@ 0x34
 8008166:	f7ff ff23 	bl	8007fb0 <__exponent>
 800816a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800816c:	4681      	mov	r9, r0
 800816e:	1813      	adds	r3, r2, r0
 8008170:	2a01      	cmp	r2, #1
 8008172:	6123      	str	r3, [r4, #16]
 8008174:	dc02      	bgt.n	800817c <_printf_float+0x158>
 8008176:	6822      	ldr	r2, [r4, #0]
 8008178:	07d2      	lsls	r2, r2, #31
 800817a:	d501      	bpl.n	8008180 <_printf_float+0x15c>
 800817c:	3301      	adds	r3, #1
 800817e:	6123      	str	r3, [r4, #16]
 8008180:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8008184:	2b00      	cmp	r3, #0
 8008186:	d09e      	beq.n	80080c6 <_printf_float+0xa2>
 8008188:	232d      	movs	r3, #45	@ 0x2d
 800818a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800818e:	e79a      	b.n	80080c6 <_printf_float+0xa2>
 8008190:	2947      	cmp	r1, #71	@ 0x47
 8008192:	d1bf      	bne.n	8008114 <_printf_float+0xf0>
 8008194:	2b00      	cmp	r3, #0
 8008196:	d1bd      	bne.n	8008114 <_printf_float+0xf0>
 8008198:	2301      	movs	r3, #1
 800819a:	e7ba      	b.n	8008112 <_printf_float+0xee>
 800819c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80081a0:	d9dc      	bls.n	800815c <_printf_float+0x138>
 80081a2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80081a6:	d118      	bne.n	80081da <_printf_float+0x1b6>
 80081a8:	2900      	cmp	r1, #0
 80081aa:	6863      	ldr	r3, [r4, #4]
 80081ac:	dd0b      	ble.n	80081c6 <_printf_float+0x1a2>
 80081ae:	6121      	str	r1, [r4, #16]
 80081b0:	b913      	cbnz	r3, 80081b8 <_printf_float+0x194>
 80081b2:	6822      	ldr	r2, [r4, #0]
 80081b4:	07d0      	lsls	r0, r2, #31
 80081b6:	d502      	bpl.n	80081be <_printf_float+0x19a>
 80081b8:	3301      	adds	r3, #1
 80081ba:	440b      	add	r3, r1
 80081bc:	6123      	str	r3, [r4, #16]
 80081be:	f04f 0900 	mov.w	r9, #0
 80081c2:	65a1      	str	r1, [r4, #88]	@ 0x58
 80081c4:	e7dc      	b.n	8008180 <_printf_float+0x15c>
 80081c6:	b913      	cbnz	r3, 80081ce <_printf_float+0x1aa>
 80081c8:	6822      	ldr	r2, [r4, #0]
 80081ca:	07d2      	lsls	r2, r2, #31
 80081cc:	d501      	bpl.n	80081d2 <_printf_float+0x1ae>
 80081ce:	3302      	adds	r3, #2
 80081d0:	e7f4      	b.n	80081bc <_printf_float+0x198>
 80081d2:	2301      	movs	r3, #1
 80081d4:	e7f2      	b.n	80081bc <_printf_float+0x198>
 80081d6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80081da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081dc:	4299      	cmp	r1, r3
 80081de:	db05      	blt.n	80081ec <_printf_float+0x1c8>
 80081e0:	6823      	ldr	r3, [r4, #0]
 80081e2:	6121      	str	r1, [r4, #16]
 80081e4:	07d8      	lsls	r0, r3, #31
 80081e6:	d5ea      	bpl.n	80081be <_printf_float+0x19a>
 80081e8:	1c4b      	adds	r3, r1, #1
 80081ea:	e7e7      	b.n	80081bc <_printf_float+0x198>
 80081ec:	2900      	cmp	r1, #0
 80081ee:	bfcc      	ite	gt
 80081f0:	2201      	movgt	r2, #1
 80081f2:	f1c1 0202 	rsble	r2, r1, #2
 80081f6:	4413      	add	r3, r2
 80081f8:	e7e0      	b.n	80081bc <_printf_float+0x198>
 80081fa:	6823      	ldr	r3, [r4, #0]
 80081fc:	055a      	lsls	r2, r3, #21
 80081fe:	d407      	bmi.n	8008210 <_printf_float+0x1ec>
 8008200:	6923      	ldr	r3, [r4, #16]
 8008202:	4642      	mov	r2, r8
 8008204:	4631      	mov	r1, r6
 8008206:	4628      	mov	r0, r5
 8008208:	47b8      	blx	r7
 800820a:	3001      	adds	r0, #1
 800820c:	d12b      	bne.n	8008266 <_printf_float+0x242>
 800820e:	e764      	b.n	80080da <_printf_float+0xb6>
 8008210:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008214:	f240 80dc 	bls.w	80083d0 <_printf_float+0x3ac>
 8008218:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800821c:	2200      	movs	r2, #0
 800821e:	2300      	movs	r3, #0
 8008220:	f7f8 fbc2 	bl	80009a8 <__aeabi_dcmpeq>
 8008224:	2800      	cmp	r0, #0
 8008226:	d033      	beq.n	8008290 <_printf_float+0x26c>
 8008228:	2301      	movs	r3, #1
 800822a:	4631      	mov	r1, r6
 800822c:	4628      	mov	r0, r5
 800822e:	4a35      	ldr	r2, [pc, #212]	@ (8008304 <_printf_float+0x2e0>)
 8008230:	47b8      	blx	r7
 8008232:	3001      	adds	r0, #1
 8008234:	f43f af51 	beq.w	80080da <_printf_float+0xb6>
 8008238:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800823c:	4543      	cmp	r3, r8
 800823e:	db02      	blt.n	8008246 <_printf_float+0x222>
 8008240:	6823      	ldr	r3, [r4, #0]
 8008242:	07d8      	lsls	r0, r3, #31
 8008244:	d50f      	bpl.n	8008266 <_printf_float+0x242>
 8008246:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800824a:	4631      	mov	r1, r6
 800824c:	4628      	mov	r0, r5
 800824e:	47b8      	blx	r7
 8008250:	3001      	adds	r0, #1
 8008252:	f43f af42 	beq.w	80080da <_printf_float+0xb6>
 8008256:	f04f 0900 	mov.w	r9, #0
 800825a:	f108 38ff 	add.w	r8, r8, #4294967295
 800825e:	f104 0a1a 	add.w	sl, r4, #26
 8008262:	45c8      	cmp	r8, r9
 8008264:	dc09      	bgt.n	800827a <_printf_float+0x256>
 8008266:	6823      	ldr	r3, [r4, #0]
 8008268:	079b      	lsls	r3, r3, #30
 800826a:	f100 8102 	bmi.w	8008472 <_printf_float+0x44e>
 800826e:	68e0      	ldr	r0, [r4, #12]
 8008270:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008272:	4298      	cmp	r0, r3
 8008274:	bfb8      	it	lt
 8008276:	4618      	movlt	r0, r3
 8008278:	e731      	b.n	80080de <_printf_float+0xba>
 800827a:	2301      	movs	r3, #1
 800827c:	4652      	mov	r2, sl
 800827e:	4631      	mov	r1, r6
 8008280:	4628      	mov	r0, r5
 8008282:	47b8      	blx	r7
 8008284:	3001      	adds	r0, #1
 8008286:	f43f af28 	beq.w	80080da <_printf_float+0xb6>
 800828a:	f109 0901 	add.w	r9, r9, #1
 800828e:	e7e8      	b.n	8008262 <_printf_float+0x23e>
 8008290:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008292:	2b00      	cmp	r3, #0
 8008294:	dc38      	bgt.n	8008308 <_printf_float+0x2e4>
 8008296:	2301      	movs	r3, #1
 8008298:	4631      	mov	r1, r6
 800829a:	4628      	mov	r0, r5
 800829c:	4a19      	ldr	r2, [pc, #100]	@ (8008304 <_printf_float+0x2e0>)
 800829e:	47b8      	blx	r7
 80082a0:	3001      	adds	r0, #1
 80082a2:	f43f af1a 	beq.w	80080da <_printf_float+0xb6>
 80082a6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80082aa:	ea59 0303 	orrs.w	r3, r9, r3
 80082ae:	d102      	bne.n	80082b6 <_printf_float+0x292>
 80082b0:	6823      	ldr	r3, [r4, #0]
 80082b2:	07d9      	lsls	r1, r3, #31
 80082b4:	d5d7      	bpl.n	8008266 <_printf_float+0x242>
 80082b6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80082ba:	4631      	mov	r1, r6
 80082bc:	4628      	mov	r0, r5
 80082be:	47b8      	blx	r7
 80082c0:	3001      	adds	r0, #1
 80082c2:	f43f af0a 	beq.w	80080da <_printf_float+0xb6>
 80082c6:	f04f 0a00 	mov.w	sl, #0
 80082ca:	f104 0b1a 	add.w	fp, r4, #26
 80082ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082d0:	425b      	negs	r3, r3
 80082d2:	4553      	cmp	r3, sl
 80082d4:	dc01      	bgt.n	80082da <_printf_float+0x2b6>
 80082d6:	464b      	mov	r3, r9
 80082d8:	e793      	b.n	8008202 <_printf_float+0x1de>
 80082da:	2301      	movs	r3, #1
 80082dc:	465a      	mov	r2, fp
 80082de:	4631      	mov	r1, r6
 80082e0:	4628      	mov	r0, r5
 80082e2:	47b8      	blx	r7
 80082e4:	3001      	adds	r0, #1
 80082e6:	f43f aef8 	beq.w	80080da <_printf_float+0xb6>
 80082ea:	f10a 0a01 	add.w	sl, sl, #1
 80082ee:	e7ee      	b.n	80082ce <_printf_float+0x2aa>
 80082f0:	7fefffff 	.word	0x7fefffff
 80082f4:	0800a9d6 	.word	0x0800a9d6
 80082f8:	0800a9d2 	.word	0x0800a9d2
 80082fc:	0800a9de 	.word	0x0800a9de
 8008300:	0800a9da 	.word	0x0800a9da
 8008304:	0800a9e2 	.word	0x0800a9e2
 8008308:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800830a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800830e:	4553      	cmp	r3, sl
 8008310:	bfa8      	it	ge
 8008312:	4653      	movge	r3, sl
 8008314:	2b00      	cmp	r3, #0
 8008316:	4699      	mov	r9, r3
 8008318:	dc36      	bgt.n	8008388 <_printf_float+0x364>
 800831a:	f04f 0b00 	mov.w	fp, #0
 800831e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008322:	f104 021a 	add.w	r2, r4, #26
 8008326:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008328:	930a      	str	r3, [sp, #40]	@ 0x28
 800832a:	eba3 0309 	sub.w	r3, r3, r9
 800832e:	455b      	cmp	r3, fp
 8008330:	dc31      	bgt.n	8008396 <_printf_float+0x372>
 8008332:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008334:	459a      	cmp	sl, r3
 8008336:	dc3a      	bgt.n	80083ae <_printf_float+0x38a>
 8008338:	6823      	ldr	r3, [r4, #0]
 800833a:	07da      	lsls	r2, r3, #31
 800833c:	d437      	bmi.n	80083ae <_printf_float+0x38a>
 800833e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008340:	ebaa 0903 	sub.w	r9, sl, r3
 8008344:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008346:	ebaa 0303 	sub.w	r3, sl, r3
 800834a:	4599      	cmp	r9, r3
 800834c:	bfa8      	it	ge
 800834e:	4699      	movge	r9, r3
 8008350:	f1b9 0f00 	cmp.w	r9, #0
 8008354:	dc33      	bgt.n	80083be <_printf_float+0x39a>
 8008356:	f04f 0800 	mov.w	r8, #0
 800835a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800835e:	f104 0b1a 	add.w	fp, r4, #26
 8008362:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008364:	ebaa 0303 	sub.w	r3, sl, r3
 8008368:	eba3 0309 	sub.w	r3, r3, r9
 800836c:	4543      	cmp	r3, r8
 800836e:	f77f af7a 	ble.w	8008266 <_printf_float+0x242>
 8008372:	2301      	movs	r3, #1
 8008374:	465a      	mov	r2, fp
 8008376:	4631      	mov	r1, r6
 8008378:	4628      	mov	r0, r5
 800837a:	47b8      	blx	r7
 800837c:	3001      	adds	r0, #1
 800837e:	f43f aeac 	beq.w	80080da <_printf_float+0xb6>
 8008382:	f108 0801 	add.w	r8, r8, #1
 8008386:	e7ec      	b.n	8008362 <_printf_float+0x33e>
 8008388:	4642      	mov	r2, r8
 800838a:	4631      	mov	r1, r6
 800838c:	4628      	mov	r0, r5
 800838e:	47b8      	blx	r7
 8008390:	3001      	adds	r0, #1
 8008392:	d1c2      	bne.n	800831a <_printf_float+0x2f6>
 8008394:	e6a1      	b.n	80080da <_printf_float+0xb6>
 8008396:	2301      	movs	r3, #1
 8008398:	4631      	mov	r1, r6
 800839a:	4628      	mov	r0, r5
 800839c:	920a      	str	r2, [sp, #40]	@ 0x28
 800839e:	47b8      	blx	r7
 80083a0:	3001      	adds	r0, #1
 80083a2:	f43f ae9a 	beq.w	80080da <_printf_float+0xb6>
 80083a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80083a8:	f10b 0b01 	add.w	fp, fp, #1
 80083ac:	e7bb      	b.n	8008326 <_printf_float+0x302>
 80083ae:	4631      	mov	r1, r6
 80083b0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80083b4:	4628      	mov	r0, r5
 80083b6:	47b8      	blx	r7
 80083b8:	3001      	adds	r0, #1
 80083ba:	d1c0      	bne.n	800833e <_printf_float+0x31a>
 80083bc:	e68d      	b.n	80080da <_printf_float+0xb6>
 80083be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80083c0:	464b      	mov	r3, r9
 80083c2:	4631      	mov	r1, r6
 80083c4:	4628      	mov	r0, r5
 80083c6:	4442      	add	r2, r8
 80083c8:	47b8      	blx	r7
 80083ca:	3001      	adds	r0, #1
 80083cc:	d1c3      	bne.n	8008356 <_printf_float+0x332>
 80083ce:	e684      	b.n	80080da <_printf_float+0xb6>
 80083d0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80083d4:	f1ba 0f01 	cmp.w	sl, #1
 80083d8:	dc01      	bgt.n	80083de <_printf_float+0x3ba>
 80083da:	07db      	lsls	r3, r3, #31
 80083dc:	d536      	bpl.n	800844c <_printf_float+0x428>
 80083de:	2301      	movs	r3, #1
 80083e0:	4642      	mov	r2, r8
 80083e2:	4631      	mov	r1, r6
 80083e4:	4628      	mov	r0, r5
 80083e6:	47b8      	blx	r7
 80083e8:	3001      	adds	r0, #1
 80083ea:	f43f ae76 	beq.w	80080da <_printf_float+0xb6>
 80083ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80083f2:	4631      	mov	r1, r6
 80083f4:	4628      	mov	r0, r5
 80083f6:	47b8      	blx	r7
 80083f8:	3001      	adds	r0, #1
 80083fa:	f43f ae6e 	beq.w	80080da <_printf_float+0xb6>
 80083fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008402:	2200      	movs	r2, #0
 8008404:	2300      	movs	r3, #0
 8008406:	f10a 3aff 	add.w	sl, sl, #4294967295
 800840a:	f7f8 facd 	bl	80009a8 <__aeabi_dcmpeq>
 800840e:	b9c0      	cbnz	r0, 8008442 <_printf_float+0x41e>
 8008410:	4653      	mov	r3, sl
 8008412:	f108 0201 	add.w	r2, r8, #1
 8008416:	4631      	mov	r1, r6
 8008418:	4628      	mov	r0, r5
 800841a:	47b8      	blx	r7
 800841c:	3001      	adds	r0, #1
 800841e:	d10c      	bne.n	800843a <_printf_float+0x416>
 8008420:	e65b      	b.n	80080da <_printf_float+0xb6>
 8008422:	2301      	movs	r3, #1
 8008424:	465a      	mov	r2, fp
 8008426:	4631      	mov	r1, r6
 8008428:	4628      	mov	r0, r5
 800842a:	47b8      	blx	r7
 800842c:	3001      	adds	r0, #1
 800842e:	f43f ae54 	beq.w	80080da <_printf_float+0xb6>
 8008432:	f108 0801 	add.w	r8, r8, #1
 8008436:	45d0      	cmp	r8, sl
 8008438:	dbf3      	blt.n	8008422 <_printf_float+0x3fe>
 800843a:	464b      	mov	r3, r9
 800843c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008440:	e6e0      	b.n	8008204 <_printf_float+0x1e0>
 8008442:	f04f 0800 	mov.w	r8, #0
 8008446:	f104 0b1a 	add.w	fp, r4, #26
 800844a:	e7f4      	b.n	8008436 <_printf_float+0x412>
 800844c:	2301      	movs	r3, #1
 800844e:	4642      	mov	r2, r8
 8008450:	e7e1      	b.n	8008416 <_printf_float+0x3f2>
 8008452:	2301      	movs	r3, #1
 8008454:	464a      	mov	r2, r9
 8008456:	4631      	mov	r1, r6
 8008458:	4628      	mov	r0, r5
 800845a:	47b8      	blx	r7
 800845c:	3001      	adds	r0, #1
 800845e:	f43f ae3c 	beq.w	80080da <_printf_float+0xb6>
 8008462:	f108 0801 	add.w	r8, r8, #1
 8008466:	68e3      	ldr	r3, [r4, #12]
 8008468:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800846a:	1a5b      	subs	r3, r3, r1
 800846c:	4543      	cmp	r3, r8
 800846e:	dcf0      	bgt.n	8008452 <_printf_float+0x42e>
 8008470:	e6fd      	b.n	800826e <_printf_float+0x24a>
 8008472:	f04f 0800 	mov.w	r8, #0
 8008476:	f104 0919 	add.w	r9, r4, #25
 800847a:	e7f4      	b.n	8008466 <_printf_float+0x442>

0800847c <_printf_common>:
 800847c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008480:	4616      	mov	r6, r2
 8008482:	4698      	mov	r8, r3
 8008484:	688a      	ldr	r2, [r1, #8]
 8008486:	690b      	ldr	r3, [r1, #16]
 8008488:	4607      	mov	r7, r0
 800848a:	4293      	cmp	r3, r2
 800848c:	bfb8      	it	lt
 800848e:	4613      	movlt	r3, r2
 8008490:	6033      	str	r3, [r6, #0]
 8008492:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008496:	460c      	mov	r4, r1
 8008498:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800849c:	b10a      	cbz	r2, 80084a2 <_printf_common+0x26>
 800849e:	3301      	adds	r3, #1
 80084a0:	6033      	str	r3, [r6, #0]
 80084a2:	6823      	ldr	r3, [r4, #0]
 80084a4:	0699      	lsls	r1, r3, #26
 80084a6:	bf42      	ittt	mi
 80084a8:	6833      	ldrmi	r3, [r6, #0]
 80084aa:	3302      	addmi	r3, #2
 80084ac:	6033      	strmi	r3, [r6, #0]
 80084ae:	6825      	ldr	r5, [r4, #0]
 80084b0:	f015 0506 	ands.w	r5, r5, #6
 80084b4:	d106      	bne.n	80084c4 <_printf_common+0x48>
 80084b6:	f104 0a19 	add.w	sl, r4, #25
 80084ba:	68e3      	ldr	r3, [r4, #12]
 80084bc:	6832      	ldr	r2, [r6, #0]
 80084be:	1a9b      	subs	r3, r3, r2
 80084c0:	42ab      	cmp	r3, r5
 80084c2:	dc2b      	bgt.n	800851c <_printf_common+0xa0>
 80084c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80084c8:	6822      	ldr	r2, [r4, #0]
 80084ca:	3b00      	subs	r3, #0
 80084cc:	bf18      	it	ne
 80084ce:	2301      	movne	r3, #1
 80084d0:	0692      	lsls	r2, r2, #26
 80084d2:	d430      	bmi.n	8008536 <_printf_common+0xba>
 80084d4:	4641      	mov	r1, r8
 80084d6:	4638      	mov	r0, r7
 80084d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80084dc:	47c8      	blx	r9
 80084de:	3001      	adds	r0, #1
 80084e0:	d023      	beq.n	800852a <_printf_common+0xae>
 80084e2:	6823      	ldr	r3, [r4, #0]
 80084e4:	6922      	ldr	r2, [r4, #16]
 80084e6:	f003 0306 	and.w	r3, r3, #6
 80084ea:	2b04      	cmp	r3, #4
 80084ec:	bf14      	ite	ne
 80084ee:	2500      	movne	r5, #0
 80084f0:	6833      	ldreq	r3, [r6, #0]
 80084f2:	f04f 0600 	mov.w	r6, #0
 80084f6:	bf08      	it	eq
 80084f8:	68e5      	ldreq	r5, [r4, #12]
 80084fa:	f104 041a 	add.w	r4, r4, #26
 80084fe:	bf08      	it	eq
 8008500:	1aed      	subeq	r5, r5, r3
 8008502:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008506:	bf08      	it	eq
 8008508:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800850c:	4293      	cmp	r3, r2
 800850e:	bfc4      	itt	gt
 8008510:	1a9b      	subgt	r3, r3, r2
 8008512:	18ed      	addgt	r5, r5, r3
 8008514:	42b5      	cmp	r5, r6
 8008516:	d11a      	bne.n	800854e <_printf_common+0xd2>
 8008518:	2000      	movs	r0, #0
 800851a:	e008      	b.n	800852e <_printf_common+0xb2>
 800851c:	2301      	movs	r3, #1
 800851e:	4652      	mov	r2, sl
 8008520:	4641      	mov	r1, r8
 8008522:	4638      	mov	r0, r7
 8008524:	47c8      	blx	r9
 8008526:	3001      	adds	r0, #1
 8008528:	d103      	bne.n	8008532 <_printf_common+0xb6>
 800852a:	f04f 30ff 	mov.w	r0, #4294967295
 800852e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008532:	3501      	adds	r5, #1
 8008534:	e7c1      	b.n	80084ba <_printf_common+0x3e>
 8008536:	2030      	movs	r0, #48	@ 0x30
 8008538:	18e1      	adds	r1, r4, r3
 800853a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800853e:	1c5a      	adds	r2, r3, #1
 8008540:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008544:	4422      	add	r2, r4
 8008546:	3302      	adds	r3, #2
 8008548:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800854c:	e7c2      	b.n	80084d4 <_printf_common+0x58>
 800854e:	2301      	movs	r3, #1
 8008550:	4622      	mov	r2, r4
 8008552:	4641      	mov	r1, r8
 8008554:	4638      	mov	r0, r7
 8008556:	47c8      	blx	r9
 8008558:	3001      	adds	r0, #1
 800855a:	d0e6      	beq.n	800852a <_printf_common+0xae>
 800855c:	3601      	adds	r6, #1
 800855e:	e7d9      	b.n	8008514 <_printf_common+0x98>

08008560 <_printf_i>:
 8008560:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008564:	7e0f      	ldrb	r7, [r1, #24]
 8008566:	4691      	mov	r9, r2
 8008568:	2f78      	cmp	r7, #120	@ 0x78
 800856a:	4680      	mov	r8, r0
 800856c:	460c      	mov	r4, r1
 800856e:	469a      	mov	sl, r3
 8008570:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008572:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008576:	d807      	bhi.n	8008588 <_printf_i+0x28>
 8008578:	2f62      	cmp	r7, #98	@ 0x62
 800857a:	d80a      	bhi.n	8008592 <_printf_i+0x32>
 800857c:	2f00      	cmp	r7, #0
 800857e:	f000 80d1 	beq.w	8008724 <_printf_i+0x1c4>
 8008582:	2f58      	cmp	r7, #88	@ 0x58
 8008584:	f000 80b8 	beq.w	80086f8 <_printf_i+0x198>
 8008588:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800858c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008590:	e03a      	b.n	8008608 <_printf_i+0xa8>
 8008592:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008596:	2b15      	cmp	r3, #21
 8008598:	d8f6      	bhi.n	8008588 <_printf_i+0x28>
 800859a:	a101      	add	r1, pc, #4	@ (adr r1, 80085a0 <_printf_i+0x40>)
 800859c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80085a0:	080085f9 	.word	0x080085f9
 80085a4:	0800860d 	.word	0x0800860d
 80085a8:	08008589 	.word	0x08008589
 80085ac:	08008589 	.word	0x08008589
 80085b0:	08008589 	.word	0x08008589
 80085b4:	08008589 	.word	0x08008589
 80085b8:	0800860d 	.word	0x0800860d
 80085bc:	08008589 	.word	0x08008589
 80085c0:	08008589 	.word	0x08008589
 80085c4:	08008589 	.word	0x08008589
 80085c8:	08008589 	.word	0x08008589
 80085cc:	0800870b 	.word	0x0800870b
 80085d0:	08008637 	.word	0x08008637
 80085d4:	080086c5 	.word	0x080086c5
 80085d8:	08008589 	.word	0x08008589
 80085dc:	08008589 	.word	0x08008589
 80085e0:	0800872d 	.word	0x0800872d
 80085e4:	08008589 	.word	0x08008589
 80085e8:	08008637 	.word	0x08008637
 80085ec:	08008589 	.word	0x08008589
 80085f0:	08008589 	.word	0x08008589
 80085f4:	080086cd 	.word	0x080086cd
 80085f8:	6833      	ldr	r3, [r6, #0]
 80085fa:	1d1a      	adds	r2, r3, #4
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	6032      	str	r2, [r6, #0]
 8008600:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008604:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008608:	2301      	movs	r3, #1
 800860a:	e09c      	b.n	8008746 <_printf_i+0x1e6>
 800860c:	6833      	ldr	r3, [r6, #0]
 800860e:	6820      	ldr	r0, [r4, #0]
 8008610:	1d19      	adds	r1, r3, #4
 8008612:	6031      	str	r1, [r6, #0]
 8008614:	0606      	lsls	r6, r0, #24
 8008616:	d501      	bpl.n	800861c <_printf_i+0xbc>
 8008618:	681d      	ldr	r5, [r3, #0]
 800861a:	e003      	b.n	8008624 <_printf_i+0xc4>
 800861c:	0645      	lsls	r5, r0, #25
 800861e:	d5fb      	bpl.n	8008618 <_printf_i+0xb8>
 8008620:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008624:	2d00      	cmp	r5, #0
 8008626:	da03      	bge.n	8008630 <_printf_i+0xd0>
 8008628:	232d      	movs	r3, #45	@ 0x2d
 800862a:	426d      	negs	r5, r5
 800862c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008630:	230a      	movs	r3, #10
 8008632:	4858      	ldr	r0, [pc, #352]	@ (8008794 <_printf_i+0x234>)
 8008634:	e011      	b.n	800865a <_printf_i+0xfa>
 8008636:	6821      	ldr	r1, [r4, #0]
 8008638:	6833      	ldr	r3, [r6, #0]
 800863a:	0608      	lsls	r0, r1, #24
 800863c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008640:	d402      	bmi.n	8008648 <_printf_i+0xe8>
 8008642:	0649      	lsls	r1, r1, #25
 8008644:	bf48      	it	mi
 8008646:	b2ad      	uxthmi	r5, r5
 8008648:	2f6f      	cmp	r7, #111	@ 0x6f
 800864a:	6033      	str	r3, [r6, #0]
 800864c:	bf14      	ite	ne
 800864e:	230a      	movne	r3, #10
 8008650:	2308      	moveq	r3, #8
 8008652:	4850      	ldr	r0, [pc, #320]	@ (8008794 <_printf_i+0x234>)
 8008654:	2100      	movs	r1, #0
 8008656:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800865a:	6866      	ldr	r6, [r4, #4]
 800865c:	2e00      	cmp	r6, #0
 800865e:	60a6      	str	r6, [r4, #8]
 8008660:	db05      	blt.n	800866e <_printf_i+0x10e>
 8008662:	6821      	ldr	r1, [r4, #0]
 8008664:	432e      	orrs	r6, r5
 8008666:	f021 0104 	bic.w	r1, r1, #4
 800866a:	6021      	str	r1, [r4, #0]
 800866c:	d04b      	beq.n	8008706 <_printf_i+0x1a6>
 800866e:	4616      	mov	r6, r2
 8008670:	fbb5 f1f3 	udiv	r1, r5, r3
 8008674:	fb03 5711 	mls	r7, r3, r1, r5
 8008678:	5dc7      	ldrb	r7, [r0, r7]
 800867a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800867e:	462f      	mov	r7, r5
 8008680:	42bb      	cmp	r3, r7
 8008682:	460d      	mov	r5, r1
 8008684:	d9f4      	bls.n	8008670 <_printf_i+0x110>
 8008686:	2b08      	cmp	r3, #8
 8008688:	d10b      	bne.n	80086a2 <_printf_i+0x142>
 800868a:	6823      	ldr	r3, [r4, #0]
 800868c:	07df      	lsls	r7, r3, #31
 800868e:	d508      	bpl.n	80086a2 <_printf_i+0x142>
 8008690:	6923      	ldr	r3, [r4, #16]
 8008692:	6861      	ldr	r1, [r4, #4]
 8008694:	4299      	cmp	r1, r3
 8008696:	bfde      	ittt	le
 8008698:	2330      	movle	r3, #48	@ 0x30
 800869a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800869e:	f106 36ff 	addle.w	r6, r6, #4294967295
 80086a2:	1b92      	subs	r2, r2, r6
 80086a4:	6122      	str	r2, [r4, #16]
 80086a6:	464b      	mov	r3, r9
 80086a8:	4621      	mov	r1, r4
 80086aa:	4640      	mov	r0, r8
 80086ac:	f8cd a000 	str.w	sl, [sp]
 80086b0:	aa03      	add	r2, sp, #12
 80086b2:	f7ff fee3 	bl	800847c <_printf_common>
 80086b6:	3001      	adds	r0, #1
 80086b8:	d14a      	bne.n	8008750 <_printf_i+0x1f0>
 80086ba:	f04f 30ff 	mov.w	r0, #4294967295
 80086be:	b004      	add	sp, #16
 80086c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086c4:	6823      	ldr	r3, [r4, #0]
 80086c6:	f043 0320 	orr.w	r3, r3, #32
 80086ca:	6023      	str	r3, [r4, #0]
 80086cc:	2778      	movs	r7, #120	@ 0x78
 80086ce:	4832      	ldr	r0, [pc, #200]	@ (8008798 <_printf_i+0x238>)
 80086d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80086d4:	6823      	ldr	r3, [r4, #0]
 80086d6:	6831      	ldr	r1, [r6, #0]
 80086d8:	061f      	lsls	r7, r3, #24
 80086da:	f851 5b04 	ldr.w	r5, [r1], #4
 80086de:	d402      	bmi.n	80086e6 <_printf_i+0x186>
 80086e0:	065f      	lsls	r7, r3, #25
 80086e2:	bf48      	it	mi
 80086e4:	b2ad      	uxthmi	r5, r5
 80086e6:	6031      	str	r1, [r6, #0]
 80086e8:	07d9      	lsls	r1, r3, #31
 80086ea:	bf44      	itt	mi
 80086ec:	f043 0320 	orrmi.w	r3, r3, #32
 80086f0:	6023      	strmi	r3, [r4, #0]
 80086f2:	b11d      	cbz	r5, 80086fc <_printf_i+0x19c>
 80086f4:	2310      	movs	r3, #16
 80086f6:	e7ad      	b.n	8008654 <_printf_i+0xf4>
 80086f8:	4826      	ldr	r0, [pc, #152]	@ (8008794 <_printf_i+0x234>)
 80086fa:	e7e9      	b.n	80086d0 <_printf_i+0x170>
 80086fc:	6823      	ldr	r3, [r4, #0]
 80086fe:	f023 0320 	bic.w	r3, r3, #32
 8008702:	6023      	str	r3, [r4, #0]
 8008704:	e7f6      	b.n	80086f4 <_printf_i+0x194>
 8008706:	4616      	mov	r6, r2
 8008708:	e7bd      	b.n	8008686 <_printf_i+0x126>
 800870a:	6833      	ldr	r3, [r6, #0]
 800870c:	6825      	ldr	r5, [r4, #0]
 800870e:	1d18      	adds	r0, r3, #4
 8008710:	6961      	ldr	r1, [r4, #20]
 8008712:	6030      	str	r0, [r6, #0]
 8008714:	062e      	lsls	r6, r5, #24
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	d501      	bpl.n	800871e <_printf_i+0x1be>
 800871a:	6019      	str	r1, [r3, #0]
 800871c:	e002      	b.n	8008724 <_printf_i+0x1c4>
 800871e:	0668      	lsls	r0, r5, #25
 8008720:	d5fb      	bpl.n	800871a <_printf_i+0x1ba>
 8008722:	8019      	strh	r1, [r3, #0]
 8008724:	2300      	movs	r3, #0
 8008726:	4616      	mov	r6, r2
 8008728:	6123      	str	r3, [r4, #16]
 800872a:	e7bc      	b.n	80086a6 <_printf_i+0x146>
 800872c:	6833      	ldr	r3, [r6, #0]
 800872e:	2100      	movs	r1, #0
 8008730:	1d1a      	adds	r2, r3, #4
 8008732:	6032      	str	r2, [r6, #0]
 8008734:	681e      	ldr	r6, [r3, #0]
 8008736:	6862      	ldr	r2, [r4, #4]
 8008738:	4630      	mov	r0, r6
 800873a:	f000 f9c6 	bl	8008aca <memchr>
 800873e:	b108      	cbz	r0, 8008744 <_printf_i+0x1e4>
 8008740:	1b80      	subs	r0, r0, r6
 8008742:	6060      	str	r0, [r4, #4]
 8008744:	6863      	ldr	r3, [r4, #4]
 8008746:	6123      	str	r3, [r4, #16]
 8008748:	2300      	movs	r3, #0
 800874a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800874e:	e7aa      	b.n	80086a6 <_printf_i+0x146>
 8008750:	4632      	mov	r2, r6
 8008752:	4649      	mov	r1, r9
 8008754:	4640      	mov	r0, r8
 8008756:	6923      	ldr	r3, [r4, #16]
 8008758:	47d0      	blx	sl
 800875a:	3001      	adds	r0, #1
 800875c:	d0ad      	beq.n	80086ba <_printf_i+0x15a>
 800875e:	6823      	ldr	r3, [r4, #0]
 8008760:	079b      	lsls	r3, r3, #30
 8008762:	d413      	bmi.n	800878c <_printf_i+0x22c>
 8008764:	68e0      	ldr	r0, [r4, #12]
 8008766:	9b03      	ldr	r3, [sp, #12]
 8008768:	4298      	cmp	r0, r3
 800876a:	bfb8      	it	lt
 800876c:	4618      	movlt	r0, r3
 800876e:	e7a6      	b.n	80086be <_printf_i+0x15e>
 8008770:	2301      	movs	r3, #1
 8008772:	4632      	mov	r2, r6
 8008774:	4649      	mov	r1, r9
 8008776:	4640      	mov	r0, r8
 8008778:	47d0      	blx	sl
 800877a:	3001      	adds	r0, #1
 800877c:	d09d      	beq.n	80086ba <_printf_i+0x15a>
 800877e:	3501      	adds	r5, #1
 8008780:	68e3      	ldr	r3, [r4, #12]
 8008782:	9903      	ldr	r1, [sp, #12]
 8008784:	1a5b      	subs	r3, r3, r1
 8008786:	42ab      	cmp	r3, r5
 8008788:	dcf2      	bgt.n	8008770 <_printf_i+0x210>
 800878a:	e7eb      	b.n	8008764 <_printf_i+0x204>
 800878c:	2500      	movs	r5, #0
 800878e:	f104 0619 	add.w	r6, r4, #25
 8008792:	e7f5      	b.n	8008780 <_printf_i+0x220>
 8008794:	0800a9e4 	.word	0x0800a9e4
 8008798:	0800a9f5 	.word	0x0800a9f5

0800879c <std>:
 800879c:	2300      	movs	r3, #0
 800879e:	b510      	push	{r4, lr}
 80087a0:	4604      	mov	r4, r0
 80087a2:	e9c0 3300 	strd	r3, r3, [r0]
 80087a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087aa:	6083      	str	r3, [r0, #8]
 80087ac:	8181      	strh	r1, [r0, #12]
 80087ae:	6643      	str	r3, [r0, #100]	@ 0x64
 80087b0:	81c2      	strh	r2, [r0, #14]
 80087b2:	6183      	str	r3, [r0, #24]
 80087b4:	4619      	mov	r1, r3
 80087b6:	2208      	movs	r2, #8
 80087b8:	305c      	adds	r0, #92	@ 0x5c
 80087ba:	f000 f906 	bl	80089ca <memset>
 80087be:	4b0d      	ldr	r3, [pc, #52]	@ (80087f4 <std+0x58>)
 80087c0:	6224      	str	r4, [r4, #32]
 80087c2:	6263      	str	r3, [r4, #36]	@ 0x24
 80087c4:	4b0c      	ldr	r3, [pc, #48]	@ (80087f8 <std+0x5c>)
 80087c6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80087c8:	4b0c      	ldr	r3, [pc, #48]	@ (80087fc <std+0x60>)
 80087ca:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80087cc:	4b0c      	ldr	r3, [pc, #48]	@ (8008800 <std+0x64>)
 80087ce:	6323      	str	r3, [r4, #48]	@ 0x30
 80087d0:	4b0c      	ldr	r3, [pc, #48]	@ (8008804 <std+0x68>)
 80087d2:	429c      	cmp	r4, r3
 80087d4:	d006      	beq.n	80087e4 <std+0x48>
 80087d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80087da:	4294      	cmp	r4, r2
 80087dc:	d002      	beq.n	80087e4 <std+0x48>
 80087de:	33d0      	adds	r3, #208	@ 0xd0
 80087e0:	429c      	cmp	r4, r3
 80087e2:	d105      	bne.n	80087f0 <std+0x54>
 80087e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80087e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087ec:	f000 b96a 	b.w	8008ac4 <__retarget_lock_init_recursive>
 80087f0:	bd10      	pop	{r4, pc}
 80087f2:	bf00      	nop
 80087f4:	08008945 	.word	0x08008945
 80087f8:	08008967 	.word	0x08008967
 80087fc:	0800899f 	.word	0x0800899f
 8008800:	080089c3 	.word	0x080089c3
 8008804:	20002d34 	.word	0x20002d34

08008808 <stdio_exit_handler>:
 8008808:	4a02      	ldr	r2, [pc, #8]	@ (8008814 <stdio_exit_handler+0xc>)
 800880a:	4903      	ldr	r1, [pc, #12]	@ (8008818 <stdio_exit_handler+0x10>)
 800880c:	4803      	ldr	r0, [pc, #12]	@ (800881c <stdio_exit_handler+0x14>)
 800880e:	f000 b869 	b.w	80088e4 <_fwalk_sglue>
 8008812:	bf00      	nop
 8008814:	20000010 	.word	0x20000010
 8008818:	0800a431 	.word	0x0800a431
 800881c:	20000020 	.word	0x20000020

08008820 <cleanup_stdio>:
 8008820:	6841      	ldr	r1, [r0, #4]
 8008822:	4b0c      	ldr	r3, [pc, #48]	@ (8008854 <cleanup_stdio+0x34>)
 8008824:	b510      	push	{r4, lr}
 8008826:	4299      	cmp	r1, r3
 8008828:	4604      	mov	r4, r0
 800882a:	d001      	beq.n	8008830 <cleanup_stdio+0x10>
 800882c:	f001 fe00 	bl	800a430 <_fflush_r>
 8008830:	68a1      	ldr	r1, [r4, #8]
 8008832:	4b09      	ldr	r3, [pc, #36]	@ (8008858 <cleanup_stdio+0x38>)
 8008834:	4299      	cmp	r1, r3
 8008836:	d002      	beq.n	800883e <cleanup_stdio+0x1e>
 8008838:	4620      	mov	r0, r4
 800883a:	f001 fdf9 	bl	800a430 <_fflush_r>
 800883e:	68e1      	ldr	r1, [r4, #12]
 8008840:	4b06      	ldr	r3, [pc, #24]	@ (800885c <cleanup_stdio+0x3c>)
 8008842:	4299      	cmp	r1, r3
 8008844:	d004      	beq.n	8008850 <cleanup_stdio+0x30>
 8008846:	4620      	mov	r0, r4
 8008848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800884c:	f001 bdf0 	b.w	800a430 <_fflush_r>
 8008850:	bd10      	pop	{r4, pc}
 8008852:	bf00      	nop
 8008854:	20002d34 	.word	0x20002d34
 8008858:	20002d9c 	.word	0x20002d9c
 800885c:	20002e04 	.word	0x20002e04

08008860 <global_stdio_init.part.0>:
 8008860:	b510      	push	{r4, lr}
 8008862:	4b0b      	ldr	r3, [pc, #44]	@ (8008890 <global_stdio_init.part.0+0x30>)
 8008864:	4c0b      	ldr	r4, [pc, #44]	@ (8008894 <global_stdio_init.part.0+0x34>)
 8008866:	4a0c      	ldr	r2, [pc, #48]	@ (8008898 <global_stdio_init.part.0+0x38>)
 8008868:	4620      	mov	r0, r4
 800886a:	601a      	str	r2, [r3, #0]
 800886c:	2104      	movs	r1, #4
 800886e:	2200      	movs	r2, #0
 8008870:	f7ff ff94 	bl	800879c <std>
 8008874:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008878:	2201      	movs	r2, #1
 800887a:	2109      	movs	r1, #9
 800887c:	f7ff ff8e 	bl	800879c <std>
 8008880:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008884:	2202      	movs	r2, #2
 8008886:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800888a:	2112      	movs	r1, #18
 800888c:	f7ff bf86 	b.w	800879c <std>
 8008890:	20002e6c 	.word	0x20002e6c
 8008894:	20002d34 	.word	0x20002d34
 8008898:	08008809 	.word	0x08008809

0800889c <__sfp_lock_acquire>:
 800889c:	4801      	ldr	r0, [pc, #4]	@ (80088a4 <__sfp_lock_acquire+0x8>)
 800889e:	f000 b912 	b.w	8008ac6 <__retarget_lock_acquire_recursive>
 80088a2:	bf00      	nop
 80088a4:	20002e75 	.word	0x20002e75

080088a8 <__sfp_lock_release>:
 80088a8:	4801      	ldr	r0, [pc, #4]	@ (80088b0 <__sfp_lock_release+0x8>)
 80088aa:	f000 b90d 	b.w	8008ac8 <__retarget_lock_release_recursive>
 80088ae:	bf00      	nop
 80088b0:	20002e75 	.word	0x20002e75

080088b4 <__sinit>:
 80088b4:	b510      	push	{r4, lr}
 80088b6:	4604      	mov	r4, r0
 80088b8:	f7ff fff0 	bl	800889c <__sfp_lock_acquire>
 80088bc:	6a23      	ldr	r3, [r4, #32]
 80088be:	b11b      	cbz	r3, 80088c8 <__sinit+0x14>
 80088c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088c4:	f7ff bff0 	b.w	80088a8 <__sfp_lock_release>
 80088c8:	4b04      	ldr	r3, [pc, #16]	@ (80088dc <__sinit+0x28>)
 80088ca:	6223      	str	r3, [r4, #32]
 80088cc:	4b04      	ldr	r3, [pc, #16]	@ (80088e0 <__sinit+0x2c>)
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d1f5      	bne.n	80088c0 <__sinit+0xc>
 80088d4:	f7ff ffc4 	bl	8008860 <global_stdio_init.part.0>
 80088d8:	e7f2      	b.n	80088c0 <__sinit+0xc>
 80088da:	bf00      	nop
 80088dc:	08008821 	.word	0x08008821
 80088e0:	20002e6c 	.word	0x20002e6c

080088e4 <_fwalk_sglue>:
 80088e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088e8:	4607      	mov	r7, r0
 80088ea:	4688      	mov	r8, r1
 80088ec:	4614      	mov	r4, r2
 80088ee:	2600      	movs	r6, #0
 80088f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80088f4:	f1b9 0901 	subs.w	r9, r9, #1
 80088f8:	d505      	bpl.n	8008906 <_fwalk_sglue+0x22>
 80088fa:	6824      	ldr	r4, [r4, #0]
 80088fc:	2c00      	cmp	r4, #0
 80088fe:	d1f7      	bne.n	80088f0 <_fwalk_sglue+0xc>
 8008900:	4630      	mov	r0, r6
 8008902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008906:	89ab      	ldrh	r3, [r5, #12]
 8008908:	2b01      	cmp	r3, #1
 800890a:	d907      	bls.n	800891c <_fwalk_sglue+0x38>
 800890c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008910:	3301      	adds	r3, #1
 8008912:	d003      	beq.n	800891c <_fwalk_sglue+0x38>
 8008914:	4629      	mov	r1, r5
 8008916:	4638      	mov	r0, r7
 8008918:	47c0      	blx	r8
 800891a:	4306      	orrs	r6, r0
 800891c:	3568      	adds	r5, #104	@ 0x68
 800891e:	e7e9      	b.n	80088f4 <_fwalk_sglue+0x10>

08008920 <iprintf>:
 8008920:	b40f      	push	{r0, r1, r2, r3}
 8008922:	b507      	push	{r0, r1, r2, lr}
 8008924:	4906      	ldr	r1, [pc, #24]	@ (8008940 <iprintf+0x20>)
 8008926:	ab04      	add	r3, sp, #16
 8008928:	6808      	ldr	r0, [r1, #0]
 800892a:	f853 2b04 	ldr.w	r2, [r3], #4
 800892e:	6881      	ldr	r1, [r0, #8]
 8008930:	9301      	str	r3, [sp, #4]
 8008932:	f001 fbe5 	bl	800a100 <_vfiprintf_r>
 8008936:	b003      	add	sp, #12
 8008938:	f85d eb04 	ldr.w	lr, [sp], #4
 800893c:	b004      	add	sp, #16
 800893e:	4770      	bx	lr
 8008940:	2000001c 	.word	0x2000001c

08008944 <__sread>:
 8008944:	b510      	push	{r4, lr}
 8008946:	460c      	mov	r4, r1
 8008948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800894c:	f000 f86c 	bl	8008a28 <_read_r>
 8008950:	2800      	cmp	r0, #0
 8008952:	bfab      	itete	ge
 8008954:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008956:	89a3      	ldrhlt	r3, [r4, #12]
 8008958:	181b      	addge	r3, r3, r0
 800895a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800895e:	bfac      	ite	ge
 8008960:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008962:	81a3      	strhlt	r3, [r4, #12]
 8008964:	bd10      	pop	{r4, pc}

08008966 <__swrite>:
 8008966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800896a:	461f      	mov	r7, r3
 800896c:	898b      	ldrh	r3, [r1, #12]
 800896e:	4605      	mov	r5, r0
 8008970:	05db      	lsls	r3, r3, #23
 8008972:	460c      	mov	r4, r1
 8008974:	4616      	mov	r6, r2
 8008976:	d505      	bpl.n	8008984 <__swrite+0x1e>
 8008978:	2302      	movs	r3, #2
 800897a:	2200      	movs	r2, #0
 800897c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008980:	f000 f840 	bl	8008a04 <_lseek_r>
 8008984:	89a3      	ldrh	r3, [r4, #12]
 8008986:	4632      	mov	r2, r6
 8008988:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800898c:	81a3      	strh	r3, [r4, #12]
 800898e:	4628      	mov	r0, r5
 8008990:	463b      	mov	r3, r7
 8008992:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008996:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800899a:	f000 b857 	b.w	8008a4c <_write_r>

0800899e <__sseek>:
 800899e:	b510      	push	{r4, lr}
 80089a0:	460c      	mov	r4, r1
 80089a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089a6:	f000 f82d 	bl	8008a04 <_lseek_r>
 80089aa:	1c43      	adds	r3, r0, #1
 80089ac:	89a3      	ldrh	r3, [r4, #12]
 80089ae:	bf15      	itete	ne
 80089b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80089b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80089b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80089ba:	81a3      	strheq	r3, [r4, #12]
 80089bc:	bf18      	it	ne
 80089be:	81a3      	strhne	r3, [r4, #12]
 80089c0:	bd10      	pop	{r4, pc}

080089c2 <__sclose>:
 80089c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089c6:	f000 b80d 	b.w	80089e4 <_close_r>

080089ca <memset>:
 80089ca:	4603      	mov	r3, r0
 80089cc:	4402      	add	r2, r0
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d100      	bne.n	80089d4 <memset+0xa>
 80089d2:	4770      	bx	lr
 80089d4:	f803 1b01 	strb.w	r1, [r3], #1
 80089d8:	e7f9      	b.n	80089ce <memset+0x4>
	...

080089dc <_localeconv_r>:
 80089dc:	4800      	ldr	r0, [pc, #0]	@ (80089e0 <_localeconv_r+0x4>)
 80089de:	4770      	bx	lr
 80089e0:	2000015c 	.word	0x2000015c

080089e4 <_close_r>:
 80089e4:	b538      	push	{r3, r4, r5, lr}
 80089e6:	2300      	movs	r3, #0
 80089e8:	4d05      	ldr	r5, [pc, #20]	@ (8008a00 <_close_r+0x1c>)
 80089ea:	4604      	mov	r4, r0
 80089ec:	4608      	mov	r0, r1
 80089ee:	602b      	str	r3, [r5, #0]
 80089f0:	f7f9 fbd9 	bl	80021a6 <_close>
 80089f4:	1c43      	adds	r3, r0, #1
 80089f6:	d102      	bne.n	80089fe <_close_r+0x1a>
 80089f8:	682b      	ldr	r3, [r5, #0]
 80089fa:	b103      	cbz	r3, 80089fe <_close_r+0x1a>
 80089fc:	6023      	str	r3, [r4, #0]
 80089fe:	bd38      	pop	{r3, r4, r5, pc}
 8008a00:	20002e70 	.word	0x20002e70

08008a04 <_lseek_r>:
 8008a04:	b538      	push	{r3, r4, r5, lr}
 8008a06:	4604      	mov	r4, r0
 8008a08:	4608      	mov	r0, r1
 8008a0a:	4611      	mov	r1, r2
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	4d05      	ldr	r5, [pc, #20]	@ (8008a24 <_lseek_r+0x20>)
 8008a10:	602a      	str	r2, [r5, #0]
 8008a12:	461a      	mov	r2, r3
 8008a14:	f7f9 fbeb 	bl	80021ee <_lseek>
 8008a18:	1c43      	adds	r3, r0, #1
 8008a1a:	d102      	bne.n	8008a22 <_lseek_r+0x1e>
 8008a1c:	682b      	ldr	r3, [r5, #0]
 8008a1e:	b103      	cbz	r3, 8008a22 <_lseek_r+0x1e>
 8008a20:	6023      	str	r3, [r4, #0]
 8008a22:	bd38      	pop	{r3, r4, r5, pc}
 8008a24:	20002e70 	.word	0x20002e70

08008a28 <_read_r>:
 8008a28:	b538      	push	{r3, r4, r5, lr}
 8008a2a:	4604      	mov	r4, r0
 8008a2c:	4608      	mov	r0, r1
 8008a2e:	4611      	mov	r1, r2
 8008a30:	2200      	movs	r2, #0
 8008a32:	4d05      	ldr	r5, [pc, #20]	@ (8008a48 <_read_r+0x20>)
 8008a34:	602a      	str	r2, [r5, #0]
 8008a36:	461a      	mov	r2, r3
 8008a38:	f7f9 fb7c 	bl	8002134 <_read>
 8008a3c:	1c43      	adds	r3, r0, #1
 8008a3e:	d102      	bne.n	8008a46 <_read_r+0x1e>
 8008a40:	682b      	ldr	r3, [r5, #0]
 8008a42:	b103      	cbz	r3, 8008a46 <_read_r+0x1e>
 8008a44:	6023      	str	r3, [r4, #0]
 8008a46:	bd38      	pop	{r3, r4, r5, pc}
 8008a48:	20002e70 	.word	0x20002e70

08008a4c <_write_r>:
 8008a4c:	b538      	push	{r3, r4, r5, lr}
 8008a4e:	4604      	mov	r4, r0
 8008a50:	4608      	mov	r0, r1
 8008a52:	4611      	mov	r1, r2
 8008a54:	2200      	movs	r2, #0
 8008a56:	4d05      	ldr	r5, [pc, #20]	@ (8008a6c <_write_r+0x20>)
 8008a58:	602a      	str	r2, [r5, #0]
 8008a5a:	461a      	mov	r2, r3
 8008a5c:	f7f9 fb87 	bl	800216e <_write>
 8008a60:	1c43      	adds	r3, r0, #1
 8008a62:	d102      	bne.n	8008a6a <_write_r+0x1e>
 8008a64:	682b      	ldr	r3, [r5, #0]
 8008a66:	b103      	cbz	r3, 8008a6a <_write_r+0x1e>
 8008a68:	6023      	str	r3, [r4, #0]
 8008a6a:	bd38      	pop	{r3, r4, r5, pc}
 8008a6c:	20002e70 	.word	0x20002e70

08008a70 <__errno>:
 8008a70:	4b01      	ldr	r3, [pc, #4]	@ (8008a78 <__errno+0x8>)
 8008a72:	6818      	ldr	r0, [r3, #0]
 8008a74:	4770      	bx	lr
 8008a76:	bf00      	nop
 8008a78:	2000001c 	.word	0x2000001c

08008a7c <__libc_init_array>:
 8008a7c:	b570      	push	{r4, r5, r6, lr}
 8008a7e:	2600      	movs	r6, #0
 8008a80:	4d0c      	ldr	r5, [pc, #48]	@ (8008ab4 <__libc_init_array+0x38>)
 8008a82:	4c0d      	ldr	r4, [pc, #52]	@ (8008ab8 <__libc_init_array+0x3c>)
 8008a84:	1b64      	subs	r4, r4, r5
 8008a86:	10a4      	asrs	r4, r4, #2
 8008a88:	42a6      	cmp	r6, r4
 8008a8a:	d109      	bne.n	8008aa0 <__libc_init_array+0x24>
 8008a8c:	f001 fed0 	bl	800a830 <_init>
 8008a90:	2600      	movs	r6, #0
 8008a92:	4d0a      	ldr	r5, [pc, #40]	@ (8008abc <__libc_init_array+0x40>)
 8008a94:	4c0a      	ldr	r4, [pc, #40]	@ (8008ac0 <__libc_init_array+0x44>)
 8008a96:	1b64      	subs	r4, r4, r5
 8008a98:	10a4      	asrs	r4, r4, #2
 8008a9a:	42a6      	cmp	r6, r4
 8008a9c:	d105      	bne.n	8008aaa <__libc_init_array+0x2e>
 8008a9e:	bd70      	pop	{r4, r5, r6, pc}
 8008aa0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008aa4:	4798      	blx	r3
 8008aa6:	3601      	adds	r6, #1
 8008aa8:	e7ee      	b.n	8008a88 <__libc_init_array+0xc>
 8008aaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8008aae:	4798      	blx	r3
 8008ab0:	3601      	adds	r6, #1
 8008ab2:	e7f2      	b.n	8008a9a <__libc_init_array+0x1e>
 8008ab4:	0800ad4c 	.word	0x0800ad4c
 8008ab8:	0800ad4c 	.word	0x0800ad4c
 8008abc:	0800ad4c 	.word	0x0800ad4c
 8008ac0:	0800ad50 	.word	0x0800ad50

08008ac4 <__retarget_lock_init_recursive>:
 8008ac4:	4770      	bx	lr

08008ac6 <__retarget_lock_acquire_recursive>:
 8008ac6:	4770      	bx	lr

08008ac8 <__retarget_lock_release_recursive>:
 8008ac8:	4770      	bx	lr

08008aca <memchr>:
 8008aca:	4603      	mov	r3, r0
 8008acc:	b510      	push	{r4, lr}
 8008ace:	b2c9      	uxtb	r1, r1
 8008ad0:	4402      	add	r2, r0
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	d101      	bne.n	8008adc <memchr+0x12>
 8008ad8:	2000      	movs	r0, #0
 8008ada:	e003      	b.n	8008ae4 <memchr+0x1a>
 8008adc:	7804      	ldrb	r4, [r0, #0]
 8008ade:	3301      	adds	r3, #1
 8008ae0:	428c      	cmp	r4, r1
 8008ae2:	d1f6      	bne.n	8008ad2 <memchr+0x8>
 8008ae4:	bd10      	pop	{r4, pc}

08008ae6 <memcpy>:
 8008ae6:	440a      	add	r2, r1
 8008ae8:	4291      	cmp	r1, r2
 8008aea:	f100 33ff 	add.w	r3, r0, #4294967295
 8008aee:	d100      	bne.n	8008af2 <memcpy+0xc>
 8008af0:	4770      	bx	lr
 8008af2:	b510      	push	{r4, lr}
 8008af4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008af8:	4291      	cmp	r1, r2
 8008afa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008afe:	d1f9      	bne.n	8008af4 <memcpy+0xe>
 8008b00:	bd10      	pop	{r4, pc}

08008b02 <quorem>:
 8008b02:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b06:	6903      	ldr	r3, [r0, #16]
 8008b08:	690c      	ldr	r4, [r1, #16]
 8008b0a:	4607      	mov	r7, r0
 8008b0c:	42a3      	cmp	r3, r4
 8008b0e:	db7e      	blt.n	8008c0e <quorem+0x10c>
 8008b10:	3c01      	subs	r4, #1
 8008b12:	00a3      	lsls	r3, r4, #2
 8008b14:	f100 0514 	add.w	r5, r0, #20
 8008b18:	f101 0814 	add.w	r8, r1, #20
 8008b1c:	9300      	str	r3, [sp, #0]
 8008b1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b22:	9301      	str	r3, [sp, #4]
 8008b24:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008b28:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b2c:	3301      	adds	r3, #1
 8008b2e:	429a      	cmp	r2, r3
 8008b30:	fbb2 f6f3 	udiv	r6, r2, r3
 8008b34:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008b38:	d32e      	bcc.n	8008b98 <quorem+0x96>
 8008b3a:	f04f 0a00 	mov.w	sl, #0
 8008b3e:	46c4      	mov	ip, r8
 8008b40:	46ae      	mov	lr, r5
 8008b42:	46d3      	mov	fp, sl
 8008b44:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008b48:	b298      	uxth	r0, r3
 8008b4a:	fb06 a000 	mla	r0, r6, r0, sl
 8008b4e:	0c1b      	lsrs	r3, r3, #16
 8008b50:	0c02      	lsrs	r2, r0, #16
 8008b52:	fb06 2303 	mla	r3, r6, r3, r2
 8008b56:	f8de 2000 	ldr.w	r2, [lr]
 8008b5a:	b280      	uxth	r0, r0
 8008b5c:	b292      	uxth	r2, r2
 8008b5e:	1a12      	subs	r2, r2, r0
 8008b60:	445a      	add	r2, fp
 8008b62:	f8de 0000 	ldr.w	r0, [lr]
 8008b66:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b6a:	b29b      	uxth	r3, r3
 8008b6c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008b70:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008b74:	b292      	uxth	r2, r2
 8008b76:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008b7a:	45e1      	cmp	r9, ip
 8008b7c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008b80:	f84e 2b04 	str.w	r2, [lr], #4
 8008b84:	d2de      	bcs.n	8008b44 <quorem+0x42>
 8008b86:	9b00      	ldr	r3, [sp, #0]
 8008b88:	58eb      	ldr	r3, [r5, r3]
 8008b8a:	b92b      	cbnz	r3, 8008b98 <quorem+0x96>
 8008b8c:	9b01      	ldr	r3, [sp, #4]
 8008b8e:	3b04      	subs	r3, #4
 8008b90:	429d      	cmp	r5, r3
 8008b92:	461a      	mov	r2, r3
 8008b94:	d32f      	bcc.n	8008bf6 <quorem+0xf4>
 8008b96:	613c      	str	r4, [r7, #16]
 8008b98:	4638      	mov	r0, r7
 8008b9a:	f001 f981 	bl	8009ea0 <__mcmp>
 8008b9e:	2800      	cmp	r0, #0
 8008ba0:	db25      	blt.n	8008bee <quorem+0xec>
 8008ba2:	4629      	mov	r1, r5
 8008ba4:	2000      	movs	r0, #0
 8008ba6:	f858 2b04 	ldr.w	r2, [r8], #4
 8008baa:	f8d1 c000 	ldr.w	ip, [r1]
 8008bae:	fa1f fe82 	uxth.w	lr, r2
 8008bb2:	fa1f f38c 	uxth.w	r3, ip
 8008bb6:	eba3 030e 	sub.w	r3, r3, lr
 8008bba:	4403      	add	r3, r0
 8008bbc:	0c12      	lsrs	r2, r2, #16
 8008bbe:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008bc2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bcc:	45c1      	cmp	r9, r8
 8008bce:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008bd2:	f841 3b04 	str.w	r3, [r1], #4
 8008bd6:	d2e6      	bcs.n	8008ba6 <quorem+0xa4>
 8008bd8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008bdc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008be0:	b922      	cbnz	r2, 8008bec <quorem+0xea>
 8008be2:	3b04      	subs	r3, #4
 8008be4:	429d      	cmp	r5, r3
 8008be6:	461a      	mov	r2, r3
 8008be8:	d30b      	bcc.n	8008c02 <quorem+0x100>
 8008bea:	613c      	str	r4, [r7, #16]
 8008bec:	3601      	adds	r6, #1
 8008bee:	4630      	mov	r0, r6
 8008bf0:	b003      	add	sp, #12
 8008bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bf6:	6812      	ldr	r2, [r2, #0]
 8008bf8:	3b04      	subs	r3, #4
 8008bfa:	2a00      	cmp	r2, #0
 8008bfc:	d1cb      	bne.n	8008b96 <quorem+0x94>
 8008bfe:	3c01      	subs	r4, #1
 8008c00:	e7c6      	b.n	8008b90 <quorem+0x8e>
 8008c02:	6812      	ldr	r2, [r2, #0]
 8008c04:	3b04      	subs	r3, #4
 8008c06:	2a00      	cmp	r2, #0
 8008c08:	d1ef      	bne.n	8008bea <quorem+0xe8>
 8008c0a:	3c01      	subs	r4, #1
 8008c0c:	e7ea      	b.n	8008be4 <quorem+0xe2>
 8008c0e:	2000      	movs	r0, #0
 8008c10:	e7ee      	b.n	8008bf0 <quorem+0xee>
 8008c12:	0000      	movs	r0, r0
 8008c14:	0000      	movs	r0, r0
	...

08008c18 <_dtoa_r>:
 8008c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c1c:	4614      	mov	r4, r2
 8008c1e:	461d      	mov	r5, r3
 8008c20:	69c7      	ldr	r7, [r0, #28]
 8008c22:	b097      	sub	sp, #92	@ 0x5c
 8008c24:	4681      	mov	r9, r0
 8008c26:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008c2a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8008c2c:	b97f      	cbnz	r7, 8008c4e <_dtoa_r+0x36>
 8008c2e:	2010      	movs	r0, #16
 8008c30:	f000 fe0e 	bl	8009850 <malloc>
 8008c34:	4602      	mov	r2, r0
 8008c36:	f8c9 001c 	str.w	r0, [r9, #28]
 8008c3a:	b920      	cbnz	r0, 8008c46 <_dtoa_r+0x2e>
 8008c3c:	21ef      	movs	r1, #239	@ 0xef
 8008c3e:	4bac      	ldr	r3, [pc, #688]	@ (8008ef0 <_dtoa_r+0x2d8>)
 8008c40:	48ac      	ldr	r0, [pc, #688]	@ (8008ef4 <_dtoa_r+0x2dc>)
 8008c42:	f001 fcc1 	bl	800a5c8 <__assert_func>
 8008c46:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008c4a:	6007      	str	r7, [r0, #0]
 8008c4c:	60c7      	str	r7, [r0, #12]
 8008c4e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008c52:	6819      	ldr	r1, [r3, #0]
 8008c54:	b159      	cbz	r1, 8008c6e <_dtoa_r+0x56>
 8008c56:	685a      	ldr	r2, [r3, #4]
 8008c58:	2301      	movs	r3, #1
 8008c5a:	4093      	lsls	r3, r2
 8008c5c:	604a      	str	r2, [r1, #4]
 8008c5e:	608b      	str	r3, [r1, #8]
 8008c60:	4648      	mov	r0, r9
 8008c62:	f000 feeb 	bl	8009a3c <_Bfree>
 8008c66:	2200      	movs	r2, #0
 8008c68:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008c6c:	601a      	str	r2, [r3, #0]
 8008c6e:	1e2b      	subs	r3, r5, #0
 8008c70:	bfaf      	iteee	ge
 8008c72:	2300      	movge	r3, #0
 8008c74:	2201      	movlt	r2, #1
 8008c76:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008c7a:	9307      	strlt	r3, [sp, #28]
 8008c7c:	bfa8      	it	ge
 8008c7e:	6033      	strge	r3, [r6, #0]
 8008c80:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8008c84:	4b9c      	ldr	r3, [pc, #624]	@ (8008ef8 <_dtoa_r+0x2e0>)
 8008c86:	bfb8      	it	lt
 8008c88:	6032      	strlt	r2, [r6, #0]
 8008c8a:	ea33 0308 	bics.w	r3, r3, r8
 8008c8e:	d112      	bne.n	8008cb6 <_dtoa_r+0x9e>
 8008c90:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008c94:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008c96:	6013      	str	r3, [r2, #0]
 8008c98:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008c9c:	4323      	orrs	r3, r4
 8008c9e:	f000 855e 	beq.w	800975e <_dtoa_r+0xb46>
 8008ca2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008ca4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008efc <_dtoa_r+0x2e4>
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	f000 8560 	beq.w	800976e <_dtoa_r+0xb56>
 8008cae:	f10a 0303 	add.w	r3, sl, #3
 8008cb2:	f000 bd5a 	b.w	800976a <_dtoa_r+0xb52>
 8008cb6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008cba:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008cbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	f7f7 fe6f 	bl	80009a8 <__aeabi_dcmpeq>
 8008cca:	4607      	mov	r7, r0
 8008ccc:	b158      	cbz	r0, 8008ce6 <_dtoa_r+0xce>
 8008cce:	2301      	movs	r3, #1
 8008cd0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008cd2:	6013      	str	r3, [r2, #0]
 8008cd4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008cd6:	b113      	cbz	r3, 8008cde <_dtoa_r+0xc6>
 8008cd8:	4b89      	ldr	r3, [pc, #548]	@ (8008f00 <_dtoa_r+0x2e8>)
 8008cda:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008cdc:	6013      	str	r3, [r2, #0]
 8008cde:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8008f04 <_dtoa_r+0x2ec>
 8008ce2:	f000 bd44 	b.w	800976e <_dtoa_r+0xb56>
 8008ce6:	ab14      	add	r3, sp, #80	@ 0x50
 8008ce8:	9301      	str	r3, [sp, #4]
 8008cea:	ab15      	add	r3, sp, #84	@ 0x54
 8008cec:	9300      	str	r3, [sp, #0]
 8008cee:	4648      	mov	r0, r9
 8008cf0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008cf4:	f001 f984 	bl	800a000 <__d2b>
 8008cf8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8008cfc:	9003      	str	r0, [sp, #12]
 8008cfe:	2e00      	cmp	r6, #0
 8008d00:	d078      	beq.n	8008df4 <_dtoa_r+0x1dc>
 8008d02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d08:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008d0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d10:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008d14:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008d18:	9712      	str	r7, [sp, #72]	@ 0x48
 8008d1a:	4619      	mov	r1, r3
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	4b7a      	ldr	r3, [pc, #488]	@ (8008f08 <_dtoa_r+0x2f0>)
 8008d20:	f7f7 fa22 	bl	8000168 <__aeabi_dsub>
 8008d24:	a36c      	add	r3, pc, #432	@ (adr r3, 8008ed8 <_dtoa_r+0x2c0>)
 8008d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d2a:	f7f7 fbd5 	bl	80004d8 <__aeabi_dmul>
 8008d2e:	a36c      	add	r3, pc, #432	@ (adr r3, 8008ee0 <_dtoa_r+0x2c8>)
 8008d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d34:	f7f7 fa1a 	bl	800016c <__adddf3>
 8008d38:	4604      	mov	r4, r0
 8008d3a:	4630      	mov	r0, r6
 8008d3c:	460d      	mov	r5, r1
 8008d3e:	f7f7 fb61 	bl	8000404 <__aeabi_i2d>
 8008d42:	a369      	add	r3, pc, #420	@ (adr r3, 8008ee8 <_dtoa_r+0x2d0>)
 8008d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d48:	f7f7 fbc6 	bl	80004d8 <__aeabi_dmul>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	460b      	mov	r3, r1
 8008d50:	4620      	mov	r0, r4
 8008d52:	4629      	mov	r1, r5
 8008d54:	f7f7 fa0a 	bl	800016c <__adddf3>
 8008d58:	4604      	mov	r4, r0
 8008d5a:	460d      	mov	r5, r1
 8008d5c:	f7f7 fe6c 	bl	8000a38 <__aeabi_d2iz>
 8008d60:	2200      	movs	r2, #0
 8008d62:	4607      	mov	r7, r0
 8008d64:	2300      	movs	r3, #0
 8008d66:	4620      	mov	r0, r4
 8008d68:	4629      	mov	r1, r5
 8008d6a:	f7f7 fe27 	bl	80009bc <__aeabi_dcmplt>
 8008d6e:	b140      	cbz	r0, 8008d82 <_dtoa_r+0x16a>
 8008d70:	4638      	mov	r0, r7
 8008d72:	f7f7 fb47 	bl	8000404 <__aeabi_i2d>
 8008d76:	4622      	mov	r2, r4
 8008d78:	462b      	mov	r3, r5
 8008d7a:	f7f7 fe15 	bl	80009a8 <__aeabi_dcmpeq>
 8008d7e:	b900      	cbnz	r0, 8008d82 <_dtoa_r+0x16a>
 8008d80:	3f01      	subs	r7, #1
 8008d82:	2f16      	cmp	r7, #22
 8008d84:	d854      	bhi.n	8008e30 <_dtoa_r+0x218>
 8008d86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d8a:	4b60      	ldr	r3, [pc, #384]	@ (8008f0c <_dtoa_r+0x2f4>)
 8008d8c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d94:	f7f7 fe12 	bl	80009bc <__aeabi_dcmplt>
 8008d98:	2800      	cmp	r0, #0
 8008d9a:	d04b      	beq.n	8008e34 <_dtoa_r+0x21c>
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	3f01      	subs	r7, #1
 8008da0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008da2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008da4:	1b9b      	subs	r3, r3, r6
 8008da6:	1e5a      	subs	r2, r3, #1
 8008da8:	bf49      	itett	mi
 8008daa:	f1c3 0301 	rsbmi	r3, r3, #1
 8008dae:	2300      	movpl	r3, #0
 8008db0:	9304      	strmi	r3, [sp, #16]
 8008db2:	2300      	movmi	r3, #0
 8008db4:	9209      	str	r2, [sp, #36]	@ 0x24
 8008db6:	bf54      	ite	pl
 8008db8:	9304      	strpl	r3, [sp, #16]
 8008dba:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8008dbc:	2f00      	cmp	r7, #0
 8008dbe:	db3b      	blt.n	8008e38 <_dtoa_r+0x220>
 8008dc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dc2:	970e      	str	r7, [sp, #56]	@ 0x38
 8008dc4:	443b      	add	r3, r7
 8008dc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dc8:	2300      	movs	r3, #0
 8008dca:	930a      	str	r3, [sp, #40]	@ 0x28
 8008dcc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008dce:	2b09      	cmp	r3, #9
 8008dd0:	d865      	bhi.n	8008e9e <_dtoa_r+0x286>
 8008dd2:	2b05      	cmp	r3, #5
 8008dd4:	bfc4      	itt	gt
 8008dd6:	3b04      	subgt	r3, #4
 8008dd8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8008dda:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008ddc:	bfc8      	it	gt
 8008dde:	2400      	movgt	r4, #0
 8008de0:	f1a3 0302 	sub.w	r3, r3, #2
 8008de4:	bfd8      	it	le
 8008de6:	2401      	movle	r4, #1
 8008de8:	2b03      	cmp	r3, #3
 8008dea:	d864      	bhi.n	8008eb6 <_dtoa_r+0x29e>
 8008dec:	e8df f003 	tbb	[pc, r3]
 8008df0:	2c385553 	.word	0x2c385553
 8008df4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008df8:	441e      	add	r6, r3
 8008dfa:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008dfe:	2b20      	cmp	r3, #32
 8008e00:	bfc1      	itttt	gt
 8008e02:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008e06:	fa08 f803 	lslgt.w	r8, r8, r3
 8008e0a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008e0e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008e12:	bfd6      	itet	le
 8008e14:	f1c3 0320 	rsble	r3, r3, #32
 8008e18:	ea48 0003 	orrgt.w	r0, r8, r3
 8008e1c:	fa04 f003 	lslle.w	r0, r4, r3
 8008e20:	f7f7 fae0 	bl	80003e4 <__aeabi_ui2d>
 8008e24:	2201      	movs	r2, #1
 8008e26:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008e2a:	3e01      	subs	r6, #1
 8008e2c:	9212      	str	r2, [sp, #72]	@ 0x48
 8008e2e:	e774      	b.n	8008d1a <_dtoa_r+0x102>
 8008e30:	2301      	movs	r3, #1
 8008e32:	e7b5      	b.n	8008da0 <_dtoa_r+0x188>
 8008e34:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008e36:	e7b4      	b.n	8008da2 <_dtoa_r+0x18a>
 8008e38:	9b04      	ldr	r3, [sp, #16]
 8008e3a:	1bdb      	subs	r3, r3, r7
 8008e3c:	9304      	str	r3, [sp, #16]
 8008e3e:	427b      	negs	r3, r7
 8008e40:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e42:	2300      	movs	r3, #0
 8008e44:	930e      	str	r3, [sp, #56]	@ 0x38
 8008e46:	e7c1      	b.n	8008dcc <_dtoa_r+0x1b4>
 8008e48:	2301      	movs	r3, #1
 8008e4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008e4e:	eb07 0b03 	add.w	fp, r7, r3
 8008e52:	f10b 0301 	add.w	r3, fp, #1
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	9308      	str	r3, [sp, #32]
 8008e5a:	bfb8      	it	lt
 8008e5c:	2301      	movlt	r3, #1
 8008e5e:	e006      	b.n	8008e6e <_dtoa_r+0x256>
 8008e60:	2301      	movs	r3, #1
 8008e62:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e64:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	dd28      	ble.n	8008ebc <_dtoa_r+0x2a4>
 8008e6a:	469b      	mov	fp, r3
 8008e6c:	9308      	str	r3, [sp, #32]
 8008e6e:	2100      	movs	r1, #0
 8008e70:	2204      	movs	r2, #4
 8008e72:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008e76:	f102 0514 	add.w	r5, r2, #20
 8008e7a:	429d      	cmp	r5, r3
 8008e7c:	d926      	bls.n	8008ecc <_dtoa_r+0x2b4>
 8008e7e:	6041      	str	r1, [r0, #4]
 8008e80:	4648      	mov	r0, r9
 8008e82:	f000 fd9b 	bl	80099bc <_Balloc>
 8008e86:	4682      	mov	sl, r0
 8008e88:	2800      	cmp	r0, #0
 8008e8a:	d143      	bne.n	8008f14 <_dtoa_r+0x2fc>
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008e92:	4b1f      	ldr	r3, [pc, #124]	@ (8008f10 <_dtoa_r+0x2f8>)
 8008e94:	e6d4      	b.n	8008c40 <_dtoa_r+0x28>
 8008e96:	2300      	movs	r3, #0
 8008e98:	e7e3      	b.n	8008e62 <_dtoa_r+0x24a>
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	e7d5      	b.n	8008e4a <_dtoa_r+0x232>
 8008e9e:	2401      	movs	r4, #1
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008ea4:	9320      	str	r3, [sp, #128]	@ 0x80
 8008ea6:	f04f 3bff 	mov.w	fp, #4294967295
 8008eaa:	2200      	movs	r2, #0
 8008eac:	2312      	movs	r3, #18
 8008eae:	f8cd b020 	str.w	fp, [sp, #32]
 8008eb2:	9221      	str	r2, [sp, #132]	@ 0x84
 8008eb4:	e7db      	b.n	8008e6e <_dtoa_r+0x256>
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008eba:	e7f4      	b.n	8008ea6 <_dtoa_r+0x28e>
 8008ebc:	f04f 0b01 	mov.w	fp, #1
 8008ec0:	465b      	mov	r3, fp
 8008ec2:	f8cd b020 	str.w	fp, [sp, #32]
 8008ec6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8008eca:	e7d0      	b.n	8008e6e <_dtoa_r+0x256>
 8008ecc:	3101      	adds	r1, #1
 8008ece:	0052      	lsls	r2, r2, #1
 8008ed0:	e7d1      	b.n	8008e76 <_dtoa_r+0x25e>
 8008ed2:	bf00      	nop
 8008ed4:	f3af 8000 	nop.w
 8008ed8:	636f4361 	.word	0x636f4361
 8008edc:	3fd287a7 	.word	0x3fd287a7
 8008ee0:	8b60c8b3 	.word	0x8b60c8b3
 8008ee4:	3fc68a28 	.word	0x3fc68a28
 8008ee8:	509f79fb 	.word	0x509f79fb
 8008eec:	3fd34413 	.word	0x3fd34413
 8008ef0:	0800aa13 	.word	0x0800aa13
 8008ef4:	0800aa2a 	.word	0x0800aa2a
 8008ef8:	7ff00000 	.word	0x7ff00000
 8008efc:	0800aa0f 	.word	0x0800aa0f
 8008f00:	0800a9e3 	.word	0x0800a9e3
 8008f04:	0800a9e2 	.word	0x0800a9e2
 8008f08:	3ff80000 	.word	0x3ff80000
 8008f0c:	0800ab78 	.word	0x0800ab78
 8008f10:	0800aa82 	.word	0x0800aa82
 8008f14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008f18:	6018      	str	r0, [r3, #0]
 8008f1a:	9b08      	ldr	r3, [sp, #32]
 8008f1c:	2b0e      	cmp	r3, #14
 8008f1e:	f200 80a1 	bhi.w	8009064 <_dtoa_r+0x44c>
 8008f22:	2c00      	cmp	r4, #0
 8008f24:	f000 809e 	beq.w	8009064 <_dtoa_r+0x44c>
 8008f28:	2f00      	cmp	r7, #0
 8008f2a:	dd33      	ble.n	8008f94 <_dtoa_r+0x37c>
 8008f2c:	4b9c      	ldr	r3, [pc, #624]	@ (80091a0 <_dtoa_r+0x588>)
 8008f2e:	f007 020f 	and.w	r2, r7, #15
 8008f32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f36:	05f8      	lsls	r0, r7, #23
 8008f38:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008f3c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8008f40:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008f44:	d516      	bpl.n	8008f74 <_dtoa_r+0x35c>
 8008f46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f4a:	4b96      	ldr	r3, [pc, #600]	@ (80091a4 <_dtoa_r+0x58c>)
 8008f4c:	2603      	movs	r6, #3
 8008f4e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008f52:	f7f7 fbeb 	bl	800072c <__aeabi_ddiv>
 8008f56:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008f5a:	f004 040f 	and.w	r4, r4, #15
 8008f5e:	4d91      	ldr	r5, [pc, #580]	@ (80091a4 <_dtoa_r+0x58c>)
 8008f60:	b954      	cbnz	r4, 8008f78 <_dtoa_r+0x360>
 8008f62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008f66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f6a:	f7f7 fbdf 	bl	800072c <__aeabi_ddiv>
 8008f6e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008f72:	e028      	b.n	8008fc6 <_dtoa_r+0x3ae>
 8008f74:	2602      	movs	r6, #2
 8008f76:	e7f2      	b.n	8008f5e <_dtoa_r+0x346>
 8008f78:	07e1      	lsls	r1, r4, #31
 8008f7a:	d508      	bpl.n	8008f8e <_dtoa_r+0x376>
 8008f7c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008f80:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008f84:	f7f7 faa8 	bl	80004d8 <__aeabi_dmul>
 8008f88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008f8c:	3601      	adds	r6, #1
 8008f8e:	1064      	asrs	r4, r4, #1
 8008f90:	3508      	adds	r5, #8
 8008f92:	e7e5      	b.n	8008f60 <_dtoa_r+0x348>
 8008f94:	f000 80af 	beq.w	80090f6 <_dtoa_r+0x4de>
 8008f98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f9c:	427c      	negs	r4, r7
 8008f9e:	4b80      	ldr	r3, [pc, #512]	@ (80091a0 <_dtoa_r+0x588>)
 8008fa0:	f004 020f 	and.w	r2, r4, #15
 8008fa4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fac:	f7f7 fa94 	bl	80004d8 <__aeabi_dmul>
 8008fb0:	2602      	movs	r6, #2
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008fb8:	4d7a      	ldr	r5, [pc, #488]	@ (80091a4 <_dtoa_r+0x58c>)
 8008fba:	1124      	asrs	r4, r4, #4
 8008fbc:	2c00      	cmp	r4, #0
 8008fbe:	f040 808f 	bne.w	80090e0 <_dtoa_r+0x4c8>
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d1d3      	bne.n	8008f6e <_dtoa_r+0x356>
 8008fc6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8008fca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	f000 8094 	beq.w	80090fa <_dtoa_r+0x4e2>
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	4629      	mov	r1, r5
 8008fd8:	4b73      	ldr	r3, [pc, #460]	@ (80091a8 <_dtoa_r+0x590>)
 8008fda:	f7f7 fcef 	bl	80009bc <__aeabi_dcmplt>
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	f000 808b 	beq.w	80090fa <_dtoa_r+0x4e2>
 8008fe4:	9b08      	ldr	r3, [sp, #32]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	f000 8087 	beq.w	80090fa <_dtoa_r+0x4e2>
 8008fec:	f1bb 0f00 	cmp.w	fp, #0
 8008ff0:	dd34      	ble.n	800905c <_dtoa_r+0x444>
 8008ff2:	4620      	mov	r0, r4
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	4629      	mov	r1, r5
 8008ff8:	4b6c      	ldr	r3, [pc, #432]	@ (80091ac <_dtoa_r+0x594>)
 8008ffa:	f7f7 fa6d 	bl	80004d8 <__aeabi_dmul>
 8008ffe:	465c      	mov	r4, fp
 8009000:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009004:	f107 38ff 	add.w	r8, r7, #4294967295
 8009008:	3601      	adds	r6, #1
 800900a:	4630      	mov	r0, r6
 800900c:	f7f7 f9fa 	bl	8000404 <__aeabi_i2d>
 8009010:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009014:	f7f7 fa60 	bl	80004d8 <__aeabi_dmul>
 8009018:	2200      	movs	r2, #0
 800901a:	4b65      	ldr	r3, [pc, #404]	@ (80091b0 <_dtoa_r+0x598>)
 800901c:	f7f7 f8a6 	bl	800016c <__adddf3>
 8009020:	4605      	mov	r5, r0
 8009022:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009026:	2c00      	cmp	r4, #0
 8009028:	d16a      	bne.n	8009100 <_dtoa_r+0x4e8>
 800902a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800902e:	2200      	movs	r2, #0
 8009030:	4b60      	ldr	r3, [pc, #384]	@ (80091b4 <_dtoa_r+0x59c>)
 8009032:	f7f7 f899 	bl	8000168 <__aeabi_dsub>
 8009036:	4602      	mov	r2, r0
 8009038:	460b      	mov	r3, r1
 800903a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800903e:	462a      	mov	r2, r5
 8009040:	4633      	mov	r3, r6
 8009042:	f7f7 fcd9 	bl	80009f8 <__aeabi_dcmpgt>
 8009046:	2800      	cmp	r0, #0
 8009048:	f040 8298 	bne.w	800957c <_dtoa_r+0x964>
 800904c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009050:	462a      	mov	r2, r5
 8009052:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009056:	f7f7 fcb1 	bl	80009bc <__aeabi_dcmplt>
 800905a:	bb38      	cbnz	r0, 80090ac <_dtoa_r+0x494>
 800905c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009060:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8009064:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009066:	2b00      	cmp	r3, #0
 8009068:	f2c0 8157 	blt.w	800931a <_dtoa_r+0x702>
 800906c:	2f0e      	cmp	r7, #14
 800906e:	f300 8154 	bgt.w	800931a <_dtoa_r+0x702>
 8009072:	4b4b      	ldr	r3, [pc, #300]	@ (80091a0 <_dtoa_r+0x588>)
 8009074:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009078:	e9d3 3400 	ldrd	r3, r4, [r3]
 800907c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009080:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009082:	2b00      	cmp	r3, #0
 8009084:	f280 80e5 	bge.w	8009252 <_dtoa_r+0x63a>
 8009088:	9b08      	ldr	r3, [sp, #32]
 800908a:	2b00      	cmp	r3, #0
 800908c:	f300 80e1 	bgt.w	8009252 <_dtoa_r+0x63a>
 8009090:	d10c      	bne.n	80090ac <_dtoa_r+0x494>
 8009092:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009096:	2200      	movs	r2, #0
 8009098:	4b46      	ldr	r3, [pc, #280]	@ (80091b4 <_dtoa_r+0x59c>)
 800909a:	f7f7 fa1d 	bl	80004d8 <__aeabi_dmul>
 800909e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80090a2:	f7f7 fc9f 	bl	80009e4 <__aeabi_dcmpge>
 80090a6:	2800      	cmp	r0, #0
 80090a8:	f000 8266 	beq.w	8009578 <_dtoa_r+0x960>
 80090ac:	2400      	movs	r4, #0
 80090ae:	4625      	mov	r5, r4
 80090b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80090b2:	4656      	mov	r6, sl
 80090b4:	ea6f 0803 	mvn.w	r8, r3
 80090b8:	2700      	movs	r7, #0
 80090ba:	4621      	mov	r1, r4
 80090bc:	4648      	mov	r0, r9
 80090be:	f000 fcbd 	bl	8009a3c <_Bfree>
 80090c2:	2d00      	cmp	r5, #0
 80090c4:	f000 80bd 	beq.w	8009242 <_dtoa_r+0x62a>
 80090c8:	b12f      	cbz	r7, 80090d6 <_dtoa_r+0x4be>
 80090ca:	42af      	cmp	r7, r5
 80090cc:	d003      	beq.n	80090d6 <_dtoa_r+0x4be>
 80090ce:	4639      	mov	r1, r7
 80090d0:	4648      	mov	r0, r9
 80090d2:	f000 fcb3 	bl	8009a3c <_Bfree>
 80090d6:	4629      	mov	r1, r5
 80090d8:	4648      	mov	r0, r9
 80090da:	f000 fcaf 	bl	8009a3c <_Bfree>
 80090de:	e0b0      	b.n	8009242 <_dtoa_r+0x62a>
 80090e0:	07e2      	lsls	r2, r4, #31
 80090e2:	d505      	bpl.n	80090f0 <_dtoa_r+0x4d8>
 80090e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80090e8:	f7f7 f9f6 	bl	80004d8 <__aeabi_dmul>
 80090ec:	2301      	movs	r3, #1
 80090ee:	3601      	adds	r6, #1
 80090f0:	1064      	asrs	r4, r4, #1
 80090f2:	3508      	adds	r5, #8
 80090f4:	e762      	b.n	8008fbc <_dtoa_r+0x3a4>
 80090f6:	2602      	movs	r6, #2
 80090f8:	e765      	b.n	8008fc6 <_dtoa_r+0x3ae>
 80090fa:	46b8      	mov	r8, r7
 80090fc:	9c08      	ldr	r4, [sp, #32]
 80090fe:	e784      	b.n	800900a <_dtoa_r+0x3f2>
 8009100:	4b27      	ldr	r3, [pc, #156]	@ (80091a0 <_dtoa_r+0x588>)
 8009102:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009104:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009108:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800910c:	4454      	add	r4, sl
 800910e:	2900      	cmp	r1, #0
 8009110:	d054      	beq.n	80091bc <_dtoa_r+0x5a4>
 8009112:	2000      	movs	r0, #0
 8009114:	4928      	ldr	r1, [pc, #160]	@ (80091b8 <_dtoa_r+0x5a0>)
 8009116:	f7f7 fb09 	bl	800072c <__aeabi_ddiv>
 800911a:	4633      	mov	r3, r6
 800911c:	462a      	mov	r2, r5
 800911e:	f7f7 f823 	bl	8000168 <__aeabi_dsub>
 8009122:	4656      	mov	r6, sl
 8009124:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009128:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800912c:	f7f7 fc84 	bl	8000a38 <__aeabi_d2iz>
 8009130:	4605      	mov	r5, r0
 8009132:	f7f7 f967 	bl	8000404 <__aeabi_i2d>
 8009136:	4602      	mov	r2, r0
 8009138:	460b      	mov	r3, r1
 800913a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800913e:	f7f7 f813 	bl	8000168 <__aeabi_dsub>
 8009142:	4602      	mov	r2, r0
 8009144:	460b      	mov	r3, r1
 8009146:	3530      	adds	r5, #48	@ 0x30
 8009148:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800914c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009150:	f806 5b01 	strb.w	r5, [r6], #1
 8009154:	f7f7 fc32 	bl	80009bc <__aeabi_dcmplt>
 8009158:	2800      	cmp	r0, #0
 800915a:	d172      	bne.n	8009242 <_dtoa_r+0x62a>
 800915c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009160:	2000      	movs	r0, #0
 8009162:	4911      	ldr	r1, [pc, #68]	@ (80091a8 <_dtoa_r+0x590>)
 8009164:	f7f7 f800 	bl	8000168 <__aeabi_dsub>
 8009168:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800916c:	f7f7 fc26 	bl	80009bc <__aeabi_dcmplt>
 8009170:	2800      	cmp	r0, #0
 8009172:	f040 80b4 	bne.w	80092de <_dtoa_r+0x6c6>
 8009176:	42a6      	cmp	r6, r4
 8009178:	f43f af70 	beq.w	800905c <_dtoa_r+0x444>
 800917c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009180:	2200      	movs	r2, #0
 8009182:	4b0a      	ldr	r3, [pc, #40]	@ (80091ac <_dtoa_r+0x594>)
 8009184:	f7f7 f9a8 	bl	80004d8 <__aeabi_dmul>
 8009188:	2200      	movs	r2, #0
 800918a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800918e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009192:	4b06      	ldr	r3, [pc, #24]	@ (80091ac <_dtoa_r+0x594>)
 8009194:	f7f7 f9a0 	bl	80004d8 <__aeabi_dmul>
 8009198:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800919c:	e7c4      	b.n	8009128 <_dtoa_r+0x510>
 800919e:	bf00      	nop
 80091a0:	0800ab78 	.word	0x0800ab78
 80091a4:	0800ab50 	.word	0x0800ab50
 80091a8:	3ff00000 	.word	0x3ff00000
 80091ac:	40240000 	.word	0x40240000
 80091b0:	401c0000 	.word	0x401c0000
 80091b4:	40140000 	.word	0x40140000
 80091b8:	3fe00000 	.word	0x3fe00000
 80091bc:	4631      	mov	r1, r6
 80091be:	4628      	mov	r0, r5
 80091c0:	f7f7 f98a 	bl	80004d8 <__aeabi_dmul>
 80091c4:	4656      	mov	r6, sl
 80091c6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80091ca:	9413      	str	r4, [sp, #76]	@ 0x4c
 80091cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80091d0:	f7f7 fc32 	bl	8000a38 <__aeabi_d2iz>
 80091d4:	4605      	mov	r5, r0
 80091d6:	f7f7 f915 	bl	8000404 <__aeabi_i2d>
 80091da:	4602      	mov	r2, r0
 80091dc:	460b      	mov	r3, r1
 80091de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80091e2:	f7f6 ffc1 	bl	8000168 <__aeabi_dsub>
 80091e6:	4602      	mov	r2, r0
 80091e8:	460b      	mov	r3, r1
 80091ea:	3530      	adds	r5, #48	@ 0x30
 80091ec:	f806 5b01 	strb.w	r5, [r6], #1
 80091f0:	42a6      	cmp	r6, r4
 80091f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80091f6:	f04f 0200 	mov.w	r2, #0
 80091fa:	d124      	bne.n	8009246 <_dtoa_r+0x62e>
 80091fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009200:	4bae      	ldr	r3, [pc, #696]	@ (80094bc <_dtoa_r+0x8a4>)
 8009202:	f7f6 ffb3 	bl	800016c <__adddf3>
 8009206:	4602      	mov	r2, r0
 8009208:	460b      	mov	r3, r1
 800920a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800920e:	f7f7 fbf3 	bl	80009f8 <__aeabi_dcmpgt>
 8009212:	2800      	cmp	r0, #0
 8009214:	d163      	bne.n	80092de <_dtoa_r+0x6c6>
 8009216:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800921a:	2000      	movs	r0, #0
 800921c:	49a7      	ldr	r1, [pc, #668]	@ (80094bc <_dtoa_r+0x8a4>)
 800921e:	f7f6 ffa3 	bl	8000168 <__aeabi_dsub>
 8009222:	4602      	mov	r2, r0
 8009224:	460b      	mov	r3, r1
 8009226:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800922a:	f7f7 fbc7 	bl	80009bc <__aeabi_dcmplt>
 800922e:	2800      	cmp	r0, #0
 8009230:	f43f af14 	beq.w	800905c <_dtoa_r+0x444>
 8009234:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009236:	1e73      	subs	r3, r6, #1
 8009238:	9313      	str	r3, [sp, #76]	@ 0x4c
 800923a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800923e:	2b30      	cmp	r3, #48	@ 0x30
 8009240:	d0f8      	beq.n	8009234 <_dtoa_r+0x61c>
 8009242:	4647      	mov	r7, r8
 8009244:	e03b      	b.n	80092be <_dtoa_r+0x6a6>
 8009246:	4b9e      	ldr	r3, [pc, #632]	@ (80094c0 <_dtoa_r+0x8a8>)
 8009248:	f7f7 f946 	bl	80004d8 <__aeabi_dmul>
 800924c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009250:	e7bc      	b.n	80091cc <_dtoa_r+0x5b4>
 8009252:	4656      	mov	r6, sl
 8009254:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8009258:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800925c:	4620      	mov	r0, r4
 800925e:	4629      	mov	r1, r5
 8009260:	f7f7 fa64 	bl	800072c <__aeabi_ddiv>
 8009264:	f7f7 fbe8 	bl	8000a38 <__aeabi_d2iz>
 8009268:	4680      	mov	r8, r0
 800926a:	f7f7 f8cb 	bl	8000404 <__aeabi_i2d>
 800926e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009272:	f7f7 f931 	bl	80004d8 <__aeabi_dmul>
 8009276:	4602      	mov	r2, r0
 8009278:	460b      	mov	r3, r1
 800927a:	4620      	mov	r0, r4
 800927c:	4629      	mov	r1, r5
 800927e:	f7f6 ff73 	bl	8000168 <__aeabi_dsub>
 8009282:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009286:	9d08      	ldr	r5, [sp, #32]
 8009288:	f806 4b01 	strb.w	r4, [r6], #1
 800928c:	eba6 040a 	sub.w	r4, r6, sl
 8009290:	42a5      	cmp	r5, r4
 8009292:	4602      	mov	r2, r0
 8009294:	460b      	mov	r3, r1
 8009296:	d133      	bne.n	8009300 <_dtoa_r+0x6e8>
 8009298:	f7f6 ff68 	bl	800016c <__adddf3>
 800929c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092a0:	4604      	mov	r4, r0
 80092a2:	460d      	mov	r5, r1
 80092a4:	f7f7 fba8 	bl	80009f8 <__aeabi_dcmpgt>
 80092a8:	b9c0      	cbnz	r0, 80092dc <_dtoa_r+0x6c4>
 80092aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092ae:	4620      	mov	r0, r4
 80092b0:	4629      	mov	r1, r5
 80092b2:	f7f7 fb79 	bl	80009a8 <__aeabi_dcmpeq>
 80092b6:	b110      	cbz	r0, 80092be <_dtoa_r+0x6a6>
 80092b8:	f018 0f01 	tst.w	r8, #1
 80092bc:	d10e      	bne.n	80092dc <_dtoa_r+0x6c4>
 80092be:	4648      	mov	r0, r9
 80092c0:	9903      	ldr	r1, [sp, #12]
 80092c2:	f000 fbbb 	bl	8009a3c <_Bfree>
 80092c6:	2300      	movs	r3, #0
 80092c8:	7033      	strb	r3, [r6, #0]
 80092ca:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80092cc:	3701      	adds	r7, #1
 80092ce:	601f      	str	r7, [r3, #0]
 80092d0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	f000 824b 	beq.w	800976e <_dtoa_r+0xb56>
 80092d8:	601e      	str	r6, [r3, #0]
 80092da:	e248      	b.n	800976e <_dtoa_r+0xb56>
 80092dc:	46b8      	mov	r8, r7
 80092de:	4633      	mov	r3, r6
 80092e0:	461e      	mov	r6, r3
 80092e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80092e6:	2a39      	cmp	r2, #57	@ 0x39
 80092e8:	d106      	bne.n	80092f8 <_dtoa_r+0x6e0>
 80092ea:	459a      	cmp	sl, r3
 80092ec:	d1f8      	bne.n	80092e0 <_dtoa_r+0x6c8>
 80092ee:	2230      	movs	r2, #48	@ 0x30
 80092f0:	f108 0801 	add.w	r8, r8, #1
 80092f4:	f88a 2000 	strb.w	r2, [sl]
 80092f8:	781a      	ldrb	r2, [r3, #0]
 80092fa:	3201      	adds	r2, #1
 80092fc:	701a      	strb	r2, [r3, #0]
 80092fe:	e7a0      	b.n	8009242 <_dtoa_r+0x62a>
 8009300:	2200      	movs	r2, #0
 8009302:	4b6f      	ldr	r3, [pc, #444]	@ (80094c0 <_dtoa_r+0x8a8>)
 8009304:	f7f7 f8e8 	bl	80004d8 <__aeabi_dmul>
 8009308:	2200      	movs	r2, #0
 800930a:	2300      	movs	r3, #0
 800930c:	4604      	mov	r4, r0
 800930e:	460d      	mov	r5, r1
 8009310:	f7f7 fb4a 	bl	80009a8 <__aeabi_dcmpeq>
 8009314:	2800      	cmp	r0, #0
 8009316:	d09f      	beq.n	8009258 <_dtoa_r+0x640>
 8009318:	e7d1      	b.n	80092be <_dtoa_r+0x6a6>
 800931a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800931c:	2a00      	cmp	r2, #0
 800931e:	f000 80ea 	beq.w	80094f6 <_dtoa_r+0x8de>
 8009322:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009324:	2a01      	cmp	r2, #1
 8009326:	f300 80cd 	bgt.w	80094c4 <_dtoa_r+0x8ac>
 800932a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800932c:	2a00      	cmp	r2, #0
 800932e:	f000 80c1 	beq.w	80094b4 <_dtoa_r+0x89c>
 8009332:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009336:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009338:	9e04      	ldr	r6, [sp, #16]
 800933a:	9a04      	ldr	r2, [sp, #16]
 800933c:	2101      	movs	r1, #1
 800933e:	441a      	add	r2, r3
 8009340:	9204      	str	r2, [sp, #16]
 8009342:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009344:	4648      	mov	r0, r9
 8009346:	441a      	add	r2, r3
 8009348:	9209      	str	r2, [sp, #36]	@ 0x24
 800934a:	f000 fc2b 	bl	8009ba4 <__i2b>
 800934e:	4605      	mov	r5, r0
 8009350:	b166      	cbz	r6, 800936c <_dtoa_r+0x754>
 8009352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009354:	2b00      	cmp	r3, #0
 8009356:	dd09      	ble.n	800936c <_dtoa_r+0x754>
 8009358:	42b3      	cmp	r3, r6
 800935a:	bfa8      	it	ge
 800935c:	4633      	movge	r3, r6
 800935e:	9a04      	ldr	r2, [sp, #16]
 8009360:	1af6      	subs	r6, r6, r3
 8009362:	1ad2      	subs	r2, r2, r3
 8009364:	9204      	str	r2, [sp, #16]
 8009366:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009368:	1ad3      	subs	r3, r2, r3
 800936a:	9309      	str	r3, [sp, #36]	@ 0x24
 800936c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800936e:	b30b      	cbz	r3, 80093b4 <_dtoa_r+0x79c>
 8009370:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009372:	2b00      	cmp	r3, #0
 8009374:	f000 80c6 	beq.w	8009504 <_dtoa_r+0x8ec>
 8009378:	2c00      	cmp	r4, #0
 800937a:	f000 80c0 	beq.w	80094fe <_dtoa_r+0x8e6>
 800937e:	4629      	mov	r1, r5
 8009380:	4622      	mov	r2, r4
 8009382:	4648      	mov	r0, r9
 8009384:	f000 fcc6 	bl	8009d14 <__pow5mult>
 8009388:	9a03      	ldr	r2, [sp, #12]
 800938a:	4601      	mov	r1, r0
 800938c:	4605      	mov	r5, r0
 800938e:	4648      	mov	r0, r9
 8009390:	f000 fc1e 	bl	8009bd0 <__multiply>
 8009394:	9903      	ldr	r1, [sp, #12]
 8009396:	4680      	mov	r8, r0
 8009398:	4648      	mov	r0, r9
 800939a:	f000 fb4f 	bl	8009a3c <_Bfree>
 800939e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093a0:	1b1b      	subs	r3, r3, r4
 80093a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80093a4:	f000 80b1 	beq.w	800950a <_dtoa_r+0x8f2>
 80093a8:	4641      	mov	r1, r8
 80093aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80093ac:	4648      	mov	r0, r9
 80093ae:	f000 fcb1 	bl	8009d14 <__pow5mult>
 80093b2:	9003      	str	r0, [sp, #12]
 80093b4:	2101      	movs	r1, #1
 80093b6:	4648      	mov	r0, r9
 80093b8:	f000 fbf4 	bl	8009ba4 <__i2b>
 80093bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093be:	4604      	mov	r4, r0
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	f000 81d8 	beq.w	8009776 <_dtoa_r+0xb5e>
 80093c6:	461a      	mov	r2, r3
 80093c8:	4601      	mov	r1, r0
 80093ca:	4648      	mov	r0, r9
 80093cc:	f000 fca2 	bl	8009d14 <__pow5mult>
 80093d0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80093d2:	4604      	mov	r4, r0
 80093d4:	2b01      	cmp	r3, #1
 80093d6:	f300 809f 	bgt.w	8009518 <_dtoa_r+0x900>
 80093da:	9b06      	ldr	r3, [sp, #24]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	f040 8097 	bne.w	8009510 <_dtoa_r+0x8f8>
 80093e2:	9b07      	ldr	r3, [sp, #28]
 80093e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	f040 8093 	bne.w	8009514 <_dtoa_r+0x8fc>
 80093ee:	9b07      	ldr	r3, [sp, #28]
 80093f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80093f4:	0d1b      	lsrs	r3, r3, #20
 80093f6:	051b      	lsls	r3, r3, #20
 80093f8:	b133      	cbz	r3, 8009408 <_dtoa_r+0x7f0>
 80093fa:	9b04      	ldr	r3, [sp, #16]
 80093fc:	3301      	adds	r3, #1
 80093fe:	9304      	str	r3, [sp, #16]
 8009400:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009402:	3301      	adds	r3, #1
 8009404:	9309      	str	r3, [sp, #36]	@ 0x24
 8009406:	2301      	movs	r3, #1
 8009408:	930a      	str	r3, [sp, #40]	@ 0x28
 800940a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800940c:	2b00      	cmp	r3, #0
 800940e:	f000 81b8 	beq.w	8009782 <_dtoa_r+0xb6a>
 8009412:	6923      	ldr	r3, [r4, #16]
 8009414:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009418:	6918      	ldr	r0, [r3, #16]
 800941a:	f000 fb77 	bl	8009b0c <__hi0bits>
 800941e:	f1c0 0020 	rsb	r0, r0, #32
 8009422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009424:	4418      	add	r0, r3
 8009426:	f010 001f 	ands.w	r0, r0, #31
 800942a:	f000 8082 	beq.w	8009532 <_dtoa_r+0x91a>
 800942e:	f1c0 0320 	rsb	r3, r0, #32
 8009432:	2b04      	cmp	r3, #4
 8009434:	dd73      	ble.n	800951e <_dtoa_r+0x906>
 8009436:	9b04      	ldr	r3, [sp, #16]
 8009438:	f1c0 001c 	rsb	r0, r0, #28
 800943c:	4403      	add	r3, r0
 800943e:	9304      	str	r3, [sp, #16]
 8009440:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009442:	4406      	add	r6, r0
 8009444:	4403      	add	r3, r0
 8009446:	9309      	str	r3, [sp, #36]	@ 0x24
 8009448:	9b04      	ldr	r3, [sp, #16]
 800944a:	2b00      	cmp	r3, #0
 800944c:	dd05      	ble.n	800945a <_dtoa_r+0x842>
 800944e:	461a      	mov	r2, r3
 8009450:	4648      	mov	r0, r9
 8009452:	9903      	ldr	r1, [sp, #12]
 8009454:	f000 fcb8 	bl	8009dc8 <__lshift>
 8009458:	9003      	str	r0, [sp, #12]
 800945a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800945c:	2b00      	cmp	r3, #0
 800945e:	dd05      	ble.n	800946c <_dtoa_r+0x854>
 8009460:	4621      	mov	r1, r4
 8009462:	461a      	mov	r2, r3
 8009464:	4648      	mov	r0, r9
 8009466:	f000 fcaf 	bl	8009dc8 <__lshift>
 800946a:	4604      	mov	r4, r0
 800946c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800946e:	2b00      	cmp	r3, #0
 8009470:	d061      	beq.n	8009536 <_dtoa_r+0x91e>
 8009472:	4621      	mov	r1, r4
 8009474:	9803      	ldr	r0, [sp, #12]
 8009476:	f000 fd13 	bl	8009ea0 <__mcmp>
 800947a:	2800      	cmp	r0, #0
 800947c:	da5b      	bge.n	8009536 <_dtoa_r+0x91e>
 800947e:	2300      	movs	r3, #0
 8009480:	220a      	movs	r2, #10
 8009482:	4648      	mov	r0, r9
 8009484:	9903      	ldr	r1, [sp, #12]
 8009486:	f000 fafb 	bl	8009a80 <__multadd>
 800948a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800948c:	f107 38ff 	add.w	r8, r7, #4294967295
 8009490:	9003      	str	r0, [sp, #12]
 8009492:	2b00      	cmp	r3, #0
 8009494:	f000 8177 	beq.w	8009786 <_dtoa_r+0xb6e>
 8009498:	4629      	mov	r1, r5
 800949a:	2300      	movs	r3, #0
 800949c:	220a      	movs	r2, #10
 800949e:	4648      	mov	r0, r9
 80094a0:	f000 faee 	bl	8009a80 <__multadd>
 80094a4:	f1bb 0f00 	cmp.w	fp, #0
 80094a8:	4605      	mov	r5, r0
 80094aa:	dc6f      	bgt.n	800958c <_dtoa_r+0x974>
 80094ac:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80094ae:	2b02      	cmp	r3, #2
 80094b0:	dc49      	bgt.n	8009546 <_dtoa_r+0x92e>
 80094b2:	e06b      	b.n	800958c <_dtoa_r+0x974>
 80094b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80094b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80094ba:	e73c      	b.n	8009336 <_dtoa_r+0x71e>
 80094bc:	3fe00000 	.word	0x3fe00000
 80094c0:	40240000 	.word	0x40240000
 80094c4:	9b08      	ldr	r3, [sp, #32]
 80094c6:	1e5c      	subs	r4, r3, #1
 80094c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094ca:	42a3      	cmp	r3, r4
 80094cc:	db09      	blt.n	80094e2 <_dtoa_r+0x8ca>
 80094ce:	1b1c      	subs	r4, r3, r4
 80094d0:	9b08      	ldr	r3, [sp, #32]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	f6bf af30 	bge.w	8009338 <_dtoa_r+0x720>
 80094d8:	9b04      	ldr	r3, [sp, #16]
 80094da:	9a08      	ldr	r2, [sp, #32]
 80094dc:	1a9e      	subs	r6, r3, r2
 80094de:	2300      	movs	r3, #0
 80094e0:	e72b      	b.n	800933a <_dtoa_r+0x722>
 80094e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80094e6:	1ae3      	subs	r3, r4, r3
 80094e8:	441a      	add	r2, r3
 80094ea:	940a      	str	r4, [sp, #40]	@ 0x28
 80094ec:	9e04      	ldr	r6, [sp, #16]
 80094ee:	2400      	movs	r4, #0
 80094f0:	9b08      	ldr	r3, [sp, #32]
 80094f2:	920e      	str	r2, [sp, #56]	@ 0x38
 80094f4:	e721      	b.n	800933a <_dtoa_r+0x722>
 80094f6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80094f8:	9e04      	ldr	r6, [sp, #16]
 80094fa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80094fc:	e728      	b.n	8009350 <_dtoa_r+0x738>
 80094fe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009502:	e751      	b.n	80093a8 <_dtoa_r+0x790>
 8009504:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009506:	9903      	ldr	r1, [sp, #12]
 8009508:	e750      	b.n	80093ac <_dtoa_r+0x794>
 800950a:	f8cd 800c 	str.w	r8, [sp, #12]
 800950e:	e751      	b.n	80093b4 <_dtoa_r+0x79c>
 8009510:	2300      	movs	r3, #0
 8009512:	e779      	b.n	8009408 <_dtoa_r+0x7f0>
 8009514:	9b06      	ldr	r3, [sp, #24]
 8009516:	e777      	b.n	8009408 <_dtoa_r+0x7f0>
 8009518:	2300      	movs	r3, #0
 800951a:	930a      	str	r3, [sp, #40]	@ 0x28
 800951c:	e779      	b.n	8009412 <_dtoa_r+0x7fa>
 800951e:	d093      	beq.n	8009448 <_dtoa_r+0x830>
 8009520:	9a04      	ldr	r2, [sp, #16]
 8009522:	331c      	adds	r3, #28
 8009524:	441a      	add	r2, r3
 8009526:	9204      	str	r2, [sp, #16]
 8009528:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800952a:	441e      	add	r6, r3
 800952c:	441a      	add	r2, r3
 800952e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009530:	e78a      	b.n	8009448 <_dtoa_r+0x830>
 8009532:	4603      	mov	r3, r0
 8009534:	e7f4      	b.n	8009520 <_dtoa_r+0x908>
 8009536:	9b08      	ldr	r3, [sp, #32]
 8009538:	46b8      	mov	r8, r7
 800953a:	2b00      	cmp	r3, #0
 800953c:	dc20      	bgt.n	8009580 <_dtoa_r+0x968>
 800953e:	469b      	mov	fp, r3
 8009540:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009542:	2b02      	cmp	r3, #2
 8009544:	dd1e      	ble.n	8009584 <_dtoa_r+0x96c>
 8009546:	f1bb 0f00 	cmp.w	fp, #0
 800954a:	f47f adb1 	bne.w	80090b0 <_dtoa_r+0x498>
 800954e:	4621      	mov	r1, r4
 8009550:	465b      	mov	r3, fp
 8009552:	2205      	movs	r2, #5
 8009554:	4648      	mov	r0, r9
 8009556:	f000 fa93 	bl	8009a80 <__multadd>
 800955a:	4601      	mov	r1, r0
 800955c:	4604      	mov	r4, r0
 800955e:	9803      	ldr	r0, [sp, #12]
 8009560:	f000 fc9e 	bl	8009ea0 <__mcmp>
 8009564:	2800      	cmp	r0, #0
 8009566:	f77f ada3 	ble.w	80090b0 <_dtoa_r+0x498>
 800956a:	4656      	mov	r6, sl
 800956c:	2331      	movs	r3, #49	@ 0x31
 800956e:	f108 0801 	add.w	r8, r8, #1
 8009572:	f806 3b01 	strb.w	r3, [r6], #1
 8009576:	e59f      	b.n	80090b8 <_dtoa_r+0x4a0>
 8009578:	46b8      	mov	r8, r7
 800957a:	9c08      	ldr	r4, [sp, #32]
 800957c:	4625      	mov	r5, r4
 800957e:	e7f4      	b.n	800956a <_dtoa_r+0x952>
 8009580:	f8dd b020 	ldr.w	fp, [sp, #32]
 8009584:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009586:	2b00      	cmp	r3, #0
 8009588:	f000 8101 	beq.w	800978e <_dtoa_r+0xb76>
 800958c:	2e00      	cmp	r6, #0
 800958e:	dd05      	ble.n	800959c <_dtoa_r+0x984>
 8009590:	4629      	mov	r1, r5
 8009592:	4632      	mov	r2, r6
 8009594:	4648      	mov	r0, r9
 8009596:	f000 fc17 	bl	8009dc8 <__lshift>
 800959a:	4605      	mov	r5, r0
 800959c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d05c      	beq.n	800965c <_dtoa_r+0xa44>
 80095a2:	4648      	mov	r0, r9
 80095a4:	6869      	ldr	r1, [r5, #4]
 80095a6:	f000 fa09 	bl	80099bc <_Balloc>
 80095aa:	4606      	mov	r6, r0
 80095ac:	b928      	cbnz	r0, 80095ba <_dtoa_r+0x9a2>
 80095ae:	4602      	mov	r2, r0
 80095b0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80095b4:	4b80      	ldr	r3, [pc, #512]	@ (80097b8 <_dtoa_r+0xba0>)
 80095b6:	f7ff bb43 	b.w	8008c40 <_dtoa_r+0x28>
 80095ba:	692a      	ldr	r2, [r5, #16]
 80095bc:	f105 010c 	add.w	r1, r5, #12
 80095c0:	3202      	adds	r2, #2
 80095c2:	0092      	lsls	r2, r2, #2
 80095c4:	300c      	adds	r0, #12
 80095c6:	f7ff fa8e 	bl	8008ae6 <memcpy>
 80095ca:	2201      	movs	r2, #1
 80095cc:	4631      	mov	r1, r6
 80095ce:	4648      	mov	r0, r9
 80095d0:	f000 fbfa 	bl	8009dc8 <__lshift>
 80095d4:	462f      	mov	r7, r5
 80095d6:	4605      	mov	r5, r0
 80095d8:	f10a 0301 	add.w	r3, sl, #1
 80095dc:	9304      	str	r3, [sp, #16]
 80095de:	eb0a 030b 	add.w	r3, sl, fp
 80095e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80095e4:	9b06      	ldr	r3, [sp, #24]
 80095e6:	f003 0301 	and.w	r3, r3, #1
 80095ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80095ec:	9b04      	ldr	r3, [sp, #16]
 80095ee:	4621      	mov	r1, r4
 80095f0:	9803      	ldr	r0, [sp, #12]
 80095f2:	f103 3bff 	add.w	fp, r3, #4294967295
 80095f6:	f7ff fa84 	bl	8008b02 <quorem>
 80095fa:	4603      	mov	r3, r0
 80095fc:	4639      	mov	r1, r7
 80095fe:	3330      	adds	r3, #48	@ 0x30
 8009600:	9006      	str	r0, [sp, #24]
 8009602:	9803      	ldr	r0, [sp, #12]
 8009604:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009606:	f000 fc4b 	bl	8009ea0 <__mcmp>
 800960a:	462a      	mov	r2, r5
 800960c:	9008      	str	r0, [sp, #32]
 800960e:	4621      	mov	r1, r4
 8009610:	4648      	mov	r0, r9
 8009612:	f000 fc61 	bl	8009ed8 <__mdiff>
 8009616:	68c2      	ldr	r2, [r0, #12]
 8009618:	4606      	mov	r6, r0
 800961a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800961c:	bb02      	cbnz	r2, 8009660 <_dtoa_r+0xa48>
 800961e:	4601      	mov	r1, r0
 8009620:	9803      	ldr	r0, [sp, #12]
 8009622:	f000 fc3d 	bl	8009ea0 <__mcmp>
 8009626:	4602      	mov	r2, r0
 8009628:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800962a:	4631      	mov	r1, r6
 800962c:	4648      	mov	r0, r9
 800962e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8009632:	f000 fa03 	bl	8009a3c <_Bfree>
 8009636:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009638:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800963a:	9e04      	ldr	r6, [sp, #16]
 800963c:	ea42 0103 	orr.w	r1, r2, r3
 8009640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009642:	4319      	orrs	r1, r3
 8009644:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009646:	d10d      	bne.n	8009664 <_dtoa_r+0xa4c>
 8009648:	2b39      	cmp	r3, #57	@ 0x39
 800964a:	d027      	beq.n	800969c <_dtoa_r+0xa84>
 800964c:	9a08      	ldr	r2, [sp, #32]
 800964e:	2a00      	cmp	r2, #0
 8009650:	dd01      	ble.n	8009656 <_dtoa_r+0xa3e>
 8009652:	9b06      	ldr	r3, [sp, #24]
 8009654:	3331      	adds	r3, #49	@ 0x31
 8009656:	f88b 3000 	strb.w	r3, [fp]
 800965a:	e52e      	b.n	80090ba <_dtoa_r+0x4a2>
 800965c:	4628      	mov	r0, r5
 800965e:	e7b9      	b.n	80095d4 <_dtoa_r+0x9bc>
 8009660:	2201      	movs	r2, #1
 8009662:	e7e2      	b.n	800962a <_dtoa_r+0xa12>
 8009664:	9908      	ldr	r1, [sp, #32]
 8009666:	2900      	cmp	r1, #0
 8009668:	db04      	blt.n	8009674 <_dtoa_r+0xa5c>
 800966a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800966c:	4301      	orrs	r1, r0
 800966e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009670:	4301      	orrs	r1, r0
 8009672:	d120      	bne.n	80096b6 <_dtoa_r+0xa9e>
 8009674:	2a00      	cmp	r2, #0
 8009676:	ddee      	ble.n	8009656 <_dtoa_r+0xa3e>
 8009678:	2201      	movs	r2, #1
 800967a:	9903      	ldr	r1, [sp, #12]
 800967c:	4648      	mov	r0, r9
 800967e:	9304      	str	r3, [sp, #16]
 8009680:	f000 fba2 	bl	8009dc8 <__lshift>
 8009684:	4621      	mov	r1, r4
 8009686:	9003      	str	r0, [sp, #12]
 8009688:	f000 fc0a 	bl	8009ea0 <__mcmp>
 800968c:	2800      	cmp	r0, #0
 800968e:	9b04      	ldr	r3, [sp, #16]
 8009690:	dc02      	bgt.n	8009698 <_dtoa_r+0xa80>
 8009692:	d1e0      	bne.n	8009656 <_dtoa_r+0xa3e>
 8009694:	07da      	lsls	r2, r3, #31
 8009696:	d5de      	bpl.n	8009656 <_dtoa_r+0xa3e>
 8009698:	2b39      	cmp	r3, #57	@ 0x39
 800969a:	d1da      	bne.n	8009652 <_dtoa_r+0xa3a>
 800969c:	2339      	movs	r3, #57	@ 0x39
 800969e:	f88b 3000 	strb.w	r3, [fp]
 80096a2:	4633      	mov	r3, r6
 80096a4:	461e      	mov	r6, r3
 80096a6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80096aa:	3b01      	subs	r3, #1
 80096ac:	2a39      	cmp	r2, #57	@ 0x39
 80096ae:	d04e      	beq.n	800974e <_dtoa_r+0xb36>
 80096b0:	3201      	adds	r2, #1
 80096b2:	701a      	strb	r2, [r3, #0]
 80096b4:	e501      	b.n	80090ba <_dtoa_r+0x4a2>
 80096b6:	2a00      	cmp	r2, #0
 80096b8:	dd03      	ble.n	80096c2 <_dtoa_r+0xaaa>
 80096ba:	2b39      	cmp	r3, #57	@ 0x39
 80096bc:	d0ee      	beq.n	800969c <_dtoa_r+0xa84>
 80096be:	3301      	adds	r3, #1
 80096c0:	e7c9      	b.n	8009656 <_dtoa_r+0xa3e>
 80096c2:	9a04      	ldr	r2, [sp, #16]
 80096c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80096c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80096ca:	428a      	cmp	r2, r1
 80096cc:	d028      	beq.n	8009720 <_dtoa_r+0xb08>
 80096ce:	2300      	movs	r3, #0
 80096d0:	220a      	movs	r2, #10
 80096d2:	9903      	ldr	r1, [sp, #12]
 80096d4:	4648      	mov	r0, r9
 80096d6:	f000 f9d3 	bl	8009a80 <__multadd>
 80096da:	42af      	cmp	r7, r5
 80096dc:	9003      	str	r0, [sp, #12]
 80096de:	f04f 0300 	mov.w	r3, #0
 80096e2:	f04f 020a 	mov.w	r2, #10
 80096e6:	4639      	mov	r1, r7
 80096e8:	4648      	mov	r0, r9
 80096ea:	d107      	bne.n	80096fc <_dtoa_r+0xae4>
 80096ec:	f000 f9c8 	bl	8009a80 <__multadd>
 80096f0:	4607      	mov	r7, r0
 80096f2:	4605      	mov	r5, r0
 80096f4:	9b04      	ldr	r3, [sp, #16]
 80096f6:	3301      	adds	r3, #1
 80096f8:	9304      	str	r3, [sp, #16]
 80096fa:	e777      	b.n	80095ec <_dtoa_r+0x9d4>
 80096fc:	f000 f9c0 	bl	8009a80 <__multadd>
 8009700:	4629      	mov	r1, r5
 8009702:	4607      	mov	r7, r0
 8009704:	2300      	movs	r3, #0
 8009706:	220a      	movs	r2, #10
 8009708:	4648      	mov	r0, r9
 800970a:	f000 f9b9 	bl	8009a80 <__multadd>
 800970e:	4605      	mov	r5, r0
 8009710:	e7f0      	b.n	80096f4 <_dtoa_r+0xadc>
 8009712:	f1bb 0f00 	cmp.w	fp, #0
 8009716:	bfcc      	ite	gt
 8009718:	465e      	movgt	r6, fp
 800971a:	2601      	movle	r6, #1
 800971c:	2700      	movs	r7, #0
 800971e:	4456      	add	r6, sl
 8009720:	2201      	movs	r2, #1
 8009722:	9903      	ldr	r1, [sp, #12]
 8009724:	4648      	mov	r0, r9
 8009726:	9304      	str	r3, [sp, #16]
 8009728:	f000 fb4e 	bl	8009dc8 <__lshift>
 800972c:	4621      	mov	r1, r4
 800972e:	9003      	str	r0, [sp, #12]
 8009730:	f000 fbb6 	bl	8009ea0 <__mcmp>
 8009734:	2800      	cmp	r0, #0
 8009736:	dcb4      	bgt.n	80096a2 <_dtoa_r+0xa8a>
 8009738:	d102      	bne.n	8009740 <_dtoa_r+0xb28>
 800973a:	9b04      	ldr	r3, [sp, #16]
 800973c:	07db      	lsls	r3, r3, #31
 800973e:	d4b0      	bmi.n	80096a2 <_dtoa_r+0xa8a>
 8009740:	4633      	mov	r3, r6
 8009742:	461e      	mov	r6, r3
 8009744:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009748:	2a30      	cmp	r2, #48	@ 0x30
 800974a:	d0fa      	beq.n	8009742 <_dtoa_r+0xb2a>
 800974c:	e4b5      	b.n	80090ba <_dtoa_r+0x4a2>
 800974e:	459a      	cmp	sl, r3
 8009750:	d1a8      	bne.n	80096a4 <_dtoa_r+0xa8c>
 8009752:	2331      	movs	r3, #49	@ 0x31
 8009754:	f108 0801 	add.w	r8, r8, #1
 8009758:	f88a 3000 	strb.w	r3, [sl]
 800975c:	e4ad      	b.n	80090ba <_dtoa_r+0x4a2>
 800975e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009760:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80097bc <_dtoa_r+0xba4>
 8009764:	b11b      	cbz	r3, 800976e <_dtoa_r+0xb56>
 8009766:	f10a 0308 	add.w	r3, sl, #8
 800976a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800976c:	6013      	str	r3, [r2, #0]
 800976e:	4650      	mov	r0, sl
 8009770:	b017      	add	sp, #92	@ 0x5c
 8009772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009776:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009778:	2b01      	cmp	r3, #1
 800977a:	f77f ae2e 	ble.w	80093da <_dtoa_r+0x7c2>
 800977e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009780:	930a      	str	r3, [sp, #40]	@ 0x28
 8009782:	2001      	movs	r0, #1
 8009784:	e64d      	b.n	8009422 <_dtoa_r+0x80a>
 8009786:	f1bb 0f00 	cmp.w	fp, #0
 800978a:	f77f aed9 	ble.w	8009540 <_dtoa_r+0x928>
 800978e:	4656      	mov	r6, sl
 8009790:	4621      	mov	r1, r4
 8009792:	9803      	ldr	r0, [sp, #12]
 8009794:	f7ff f9b5 	bl	8008b02 <quorem>
 8009798:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800979c:	f806 3b01 	strb.w	r3, [r6], #1
 80097a0:	eba6 020a 	sub.w	r2, r6, sl
 80097a4:	4593      	cmp	fp, r2
 80097a6:	ddb4      	ble.n	8009712 <_dtoa_r+0xafa>
 80097a8:	2300      	movs	r3, #0
 80097aa:	220a      	movs	r2, #10
 80097ac:	4648      	mov	r0, r9
 80097ae:	9903      	ldr	r1, [sp, #12]
 80097b0:	f000 f966 	bl	8009a80 <__multadd>
 80097b4:	9003      	str	r0, [sp, #12]
 80097b6:	e7eb      	b.n	8009790 <_dtoa_r+0xb78>
 80097b8:	0800aa82 	.word	0x0800aa82
 80097bc:	0800aa06 	.word	0x0800aa06

080097c0 <_free_r>:
 80097c0:	b538      	push	{r3, r4, r5, lr}
 80097c2:	4605      	mov	r5, r0
 80097c4:	2900      	cmp	r1, #0
 80097c6:	d040      	beq.n	800984a <_free_r+0x8a>
 80097c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097cc:	1f0c      	subs	r4, r1, #4
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	bfb8      	it	lt
 80097d2:	18e4      	addlt	r4, r4, r3
 80097d4:	f000 f8e6 	bl	80099a4 <__malloc_lock>
 80097d8:	4a1c      	ldr	r2, [pc, #112]	@ (800984c <_free_r+0x8c>)
 80097da:	6813      	ldr	r3, [r2, #0]
 80097dc:	b933      	cbnz	r3, 80097ec <_free_r+0x2c>
 80097de:	6063      	str	r3, [r4, #4]
 80097e0:	6014      	str	r4, [r2, #0]
 80097e2:	4628      	mov	r0, r5
 80097e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097e8:	f000 b8e2 	b.w	80099b0 <__malloc_unlock>
 80097ec:	42a3      	cmp	r3, r4
 80097ee:	d908      	bls.n	8009802 <_free_r+0x42>
 80097f0:	6820      	ldr	r0, [r4, #0]
 80097f2:	1821      	adds	r1, r4, r0
 80097f4:	428b      	cmp	r3, r1
 80097f6:	bf01      	itttt	eq
 80097f8:	6819      	ldreq	r1, [r3, #0]
 80097fa:	685b      	ldreq	r3, [r3, #4]
 80097fc:	1809      	addeq	r1, r1, r0
 80097fe:	6021      	streq	r1, [r4, #0]
 8009800:	e7ed      	b.n	80097de <_free_r+0x1e>
 8009802:	461a      	mov	r2, r3
 8009804:	685b      	ldr	r3, [r3, #4]
 8009806:	b10b      	cbz	r3, 800980c <_free_r+0x4c>
 8009808:	42a3      	cmp	r3, r4
 800980a:	d9fa      	bls.n	8009802 <_free_r+0x42>
 800980c:	6811      	ldr	r1, [r2, #0]
 800980e:	1850      	adds	r0, r2, r1
 8009810:	42a0      	cmp	r0, r4
 8009812:	d10b      	bne.n	800982c <_free_r+0x6c>
 8009814:	6820      	ldr	r0, [r4, #0]
 8009816:	4401      	add	r1, r0
 8009818:	1850      	adds	r0, r2, r1
 800981a:	4283      	cmp	r3, r0
 800981c:	6011      	str	r1, [r2, #0]
 800981e:	d1e0      	bne.n	80097e2 <_free_r+0x22>
 8009820:	6818      	ldr	r0, [r3, #0]
 8009822:	685b      	ldr	r3, [r3, #4]
 8009824:	4408      	add	r0, r1
 8009826:	6010      	str	r0, [r2, #0]
 8009828:	6053      	str	r3, [r2, #4]
 800982a:	e7da      	b.n	80097e2 <_free_r+0x22>
 800982c:	d902      	bls.n	8009834 <_free_r+0x74>
 800982e:	230c      	movs	r3, #12
 8009830:	602b      	str	r3, [r5, #0]
 8009832:	e7d6      	b.n	80097e2 <_free_r+0x22>
 8009834:	6820      	ldr	r0, [r4, #0]
 8009836:	1821      	adds	r1, r4, r0
 8009838:	428b      	cmp	r3, r1
 800983a:	bf01      	itttt	eq
 800983c:	6819      	ldreq	r1, [r3, #0]
 800983e:	685b      	ldreq	r3, [r3, #4]
 8009840:	1809      	addeq	r1, r1, r0
 8009842:	6021      	streq	r1, [r4, #0]
 8009844:	6063      	str	r3, [r4, #4]
 8009846:	6054      	str	r4, [r2, #4]
 8009848:	e7cb      	b.n	80097e2 <_free_r+0x22>
 800984a:	bd38      	pop	{r3, r4, r5, pc}
 800984c:	20002e7c 	.word	0x20002e7c

08009850 <malloc>:
 8009850:	4b02      	ldr	r3, [pc, #8]	@ (800985c <malloc+0xc>)
 8009852:	4601      	mov	r1, r0
 8009854:	6818      	ldr	r0, [r3, #0]
 8009856:	f000 b825 	b.w	80098a4 <_malloc_r>
 800985a:	bf00      	nop
 800985c:	2000001c 	.word	0x2000001c

08009860 <sbrk_aligned>:
 8009860:	b570      	push	{r4, r5, r6, lr}
 8009862:	4e0f      	ldr	r6, [pc, #60]	@ (80098a0 <sbrk_aligned+0x40>)
 8009864:	460c      	mov	r4, r1
 8009866:	6831      	ldr	r1, [r6, #0]
 8009868:	4605      	mov	r5, r0
 800986a:	b911      	cbnz	r1, 8009872 <sbrk_aligned+0x12>
 800986c:	f000 fe9c 	bl	800a5a8 <_sbrk_r>
 8009870:	6030      	str	r0, [r6, #0]
 8009872:	4621      	mov	r1, r4
 8009874:	4628      	mov	r0, r5
 8009876:	f000 fe97 	bl	800a5a8 <_sbrk_r>
 800987a:	1c43      	adds	r3, r0, #1
 800987c:	d103      	bne.n	8009886 <sbrk_aligned+0x26>
 800987e:	f04f 34ff 	mov.w	r4, #4294967295
 8009882:	4620      	mov	r0, r4
 8009884:	bd70      	pop	{r4, r5, r6, pc}
 8009886:	1cc4      	adds	r4, r0, #3
 8009888:	f024 0403 	bic.w	r4, r4, #3
 800988c:	42a0      	cmp	r0, r4
 800988e:	d0f8      	beq.n	8009882 <sbrk_aligned+0x22>
 8009890:	1a21      	subs	r1, r4, r0
 8009892:	4628      	mov	r0, r5
 8009894:	f000 fe88 	bl	800a5a8 <_sbrk_r>
 8009898:	3001      	adds	r0, #1
 800989a:	d1f2      	bne.n	8009882 <sbrk_aligned+0x22>
 800989c:	e7ef      	b.n	800987e <sbrk_aligned+0x1e>
 800989e:	bf00      	nop
 80098a0:	20002e78 	.word	0x20002e78

080098a4 <_malloc_r>:
 80098a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098a8:	1ccd      	adds	r5, r1, #3
 80098aa:	f025 0503 	bic.w	r5, r5, #3
 80098ae:	3508      	adds	r5, #8
 80098b0:	2d0c      	cmp	r5, #12
 80098b2:	bf38      	it	cc
 80098b4:	250c      	movcc	r5, #12
 80098b6:	2d00      	cmp	r5, #0
 80098b8:	4606      	mov	r6, r0
 80098ba:	db01      	blt.n	80098c0 <_malloc_r+0x1c>
 80098bc:	42a9      	cmp	r1, r5
 80098be:	d904      	bls.n	80098ca <_malloc_r+0x26>
 80098c0:	230c      	movs	r3, #12
 80098c2:	6033      	str	r3, [r6, #0]
 80098c4:	2000      	movs	r0, #0
 80098c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80099a0 <_malloc_r+0xfc>
 80098ce:	f000 f869 	bl	80099a4 <__malloc_lock>
 80098d2:	f8d8 3000 	ldr.w	r3, [r8]
 80098d6:	461c      	mov	r4, r3
 80098d8:	bb44      	cbnz	r4, 800992c <_malloc_r+0x88>
 80098da:	4629      	mov	r1, r5
 80098dc:	4630      	mov	r0, r6
 80098de:	f7ff ffbf 	bl	8009860 <sbrk_aligned>
 80098e2:	1c43      	adds	r3, r0, #1
 80098e4:	4604      	mov	r4, r0
 80098e6:	d158      	bne.n	800999a <_malloc_r+0xf6>
 80098e8:	f8d8 4000 	ldr.w	r4, [r8]
 80098ec:	4627      	mov	r7, r4
 80098ee:	2f00      	cmp	r7, #0
 80098f0:	d143      	bne.n	800997a <_malloc_r+0xd6>
 80098f2:	2c00      	cmp	r4, #0
 80098f4:	d04b      	beq.n	800998e <_malloc_r+0xea>
 80098f6:	6823      	ldr	r3, [r4, #0]
 80098f8:	4639      	mov	r1, r7
 80098fa:	4630      	mov	r0, r6
 80098fc:	eb04 0903 	add.w	r9, r4, r3
 8009900:	f000 fe52 	bl	800a5a8 <_sbrk_r>
 8009904:	4581      	cmp	r9, r0
 8009906:	d142      	bne.n	800998e <_malloc_r+0xea>
 8009908:	6821      	ldr	r1, [r4, #0]
 800990a:	4630      	mov	r0, r6
 800990c:	1a6d      	subs	r5, r5, r1
 800990e:	4629      	mov	r1, r5
 8009910:	f7ff ffa6 	bl	8009860 <sbrk_aligned>
 8009914:	3001      	adds	r0, #1
 8009916:	d03a      	beq.n	800998e <_malloc_r+0xea>
 8009918:	6823      	ldr	r3, [r4, #0]
 800991a:	442b      	add	r3, r5
 800991c:	6023      	str	r3, [r4, #0]
 800991e:	f8d8 3000 	ldr.w	r3, [r8]
 8009922:	685a      	ldr	r2, [r3, #4]
 8009924:	bb62      	cbnz	r2, 8009980 <_malloc_r+0xdc>
 8009926:	f8c8 7000 	str.w	r7, [r8]
 800992a:	e00f      	b.n	800994c <_malloc_r+0xa8>
 800992c:	6822      	ldr	r2, [r4, #0]
 800992e:	1b52      	subs	r2, r2, r5
 8009930:	d420      	bmi.n	8009974 <_malloc_r+0xd0>
 8009932:	2a0b      	cmp	r2, #11
 8009934:	d917      	bls.n	8009966 <_malloc_r+0xc2>
 8009936:	1961      	adds	r1, r4, r5
 8009938:	42a3      	cmp	r3, r4
 800993a:	6025      	str	r5, [r4, #0]
 800993c:	bf18      	it	ne
 800993e:	6059      	strne	r1, [r3, #4]
 8009940:	6863      	ldr	r3, [r4, #4]
 8009942:	bf08      	it	eq
 8009944:	f8c8 1000 	streq.w	r1, [r8]
 8009948:	5162      	str	r2, [r4, r5]
 800994a:	604b      	str	r3, [r1, #4]
 800994c:	4630      	mov	r0, r6
 800994e:	f000 f82f 	bl	80099b0 <__malloc_unlock>
 8009952:	f104 000b 	add.w	r0, r4, #11
 8009956:	1d23      	adds	r3, r4, #4
 8009958:	f020 0007 	bic.w	r0, r0, #7
 800995c:	1ac2      	subs	r2, r0, r3
 800995e:	bf1c      	itt	ne
 8009960:	1a1b      	subne	r3, r3, r0
 8009962:	50a3      	strne	r3, [r4, r2]
 8009964:	e7af      	b.n	80098c6 <_malloc_r+0x22>
 8009966:	6862      	ldr	r2, [r4, #4]
 8009968:	42a3      	cmp	r3, r4
 800996a:	bf0c      	ite	eq
 800996c:	f8c8 2000 	streq.w	r2, [r8]
 8009970:	605a      	strne	r2, [r3, #4]
 8009972:	e7eb      	b.n	800994c <_malloc_r+0xa8>
 8009974:	4623      	mov	r3, r4
 8009976:	6864      	ldr	r4, [r4, #4]
 8009978:	e7ae      	b.n	80098d8 <_malloc_r+0x34>
 800997a:	463c      	mov	r4, r7
 800997c:	687f      	ldr	r7, [r7, #4]
 800997e:	e7b6      	b.n	80098ee <_malloc_r+0x4a>
 8009980:	461a      	mov	r2, r3
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	42a3      	cmp	r3, r4
 8009986:	d1fb      	bne.n	8009980 <_malloc_r+0xdc>
 8009988:	2300      	movs	r3, #0
 800998a:	6053      	str	r3, [r2, #4]
 800998c:	e7de      	b.n	800994c <_malloc_r+0xa8>
 800998e:	230c      	movs	r3, #12
 8009990:	4630      	mov	r0, r6
 8009992:	6033      	str	r3, [r6, #0]
 8009994:	f000 f80c 	bl	80099b0 <__malloc_unlock>
 8009998:	e794      	b.n	80098c4 <_malloc_r+0x20>
 800999a:	6005      	str	r5, [r0, #0]
 800999c:	e7d6      	b.n	800994c <_malloc_r+0xa8>
 800999e:	bf00      	nop
 80099a0:	20002e7c 	.word	0x20002e7c

080099a4 <__malloc_lock>:
 80099a4:	4801      	ldr	r0, [pc, #4]	@ (80099ac <__malloc_lock+0x8>)
 80099a6:	f7ff b88e 	b.w	8008ac6 <__retarget_lock_acquire_recursive>
 80099aa:	bf00      	nop
 80099ac:	20002e74 	.word	0x20002e74

080099b0 <__malloc_unlock>:
 80099b0:	4801      	ldr	r0, [pc, #4]	@ (80099b8 <__malloc_unlock+0x8>)
 80099b2:	f7ff b889 	b.w	8008ac8 <__retarget_lock_release_recursive>
 80099b6:	bf00      	nop
 80099b8:	20002e74 	.word	0x20002e74

080099bc <_Balloc>:
 80099bc:	b570      	push	{r4, r5, r6, lr}
 80099be:	69c6      	ldr	r6, [r0, #28]
 80099c0:	4604      	mov	r4, r0
 80099c2:	460d      	mov	r5, r1
 80099c4:	b976      	cbnz	r6, 80099e4 <_Balloc+0x28>
 80099c6:	2010      	movs	r0, #16
 80099c8:	f7ff ff42 	bl	8009850 <malloc>
 80099cc:	4602      	mov	r2, r0
 80099ce:	61e0      	str	r0, [r4, #28]
 80099d0:	b920      	cbnz	r0, 80099dc <_Balloc+0x20>
 80099d2:	216b      	movs	r1, #107	@ 0x6b
 80099d4:	4b17      	ldr	r3, [pc, #92]	@ (8009a34 <_Balloc+0x78>)
 80099d6:	4818      	ldr	r0, [pc, #96]	@ (8009a38 <_Balloc+0x7c>)
 80099d8:	f000 fdf6 	bl	800a5c8 <__assert_func>
 80099dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80099e0:	6006      	str	r6, [r0, #0]
 80099e2:	60c6      	str	r6, [r0, #12]
 80099e4:	69e6      	ldr	r6, [r4, #28]
 80099e6:	68f3      	ldr	r3, [r6, #12]
 80099e8:	b183      	cbz	r3, 8009a0c <_Balloc+0x50>
 80099ea:	69e3      	ldr	r3, [r4, #28]
 80099ec:	68db      	ldr	r3, [r3, #12]
 80099ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80099f2:	b9b8      	cbnz	r0, 8009a24 <_Balloc+0x68>
 80099f4:	2101      	movs	r1, #1
 80099f6:	fa01 f605 	lsl.w	r6, r1, r5
 80099fa:	1d72      	adds	r2, r6, #5
 80099fc:	4620      	mov	r0, r4
 80099fe:	0092      	lsls	r2, r2, #2
 8009a00:	f000 fe00 	bl	800a604 <_calloc_r>
 8009a04:	b160      	cbz	r0, 8009a20 <_Balloc+0x64>
 8009a06:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009a0a:	e00e      	b.n	8009a2a <_Balloc+0x6e>
 8009a0c:	2221      	movs	r2, #33	@ 0x21
 8009a0e:	2104      	movs	r1, #4
 8009a10:	4620      	mov	r0, r4
 8009a12:	f000 fdf7 	bl	800a604 <_calloc_r>
 8009a16:	69e3      	ldr	r3, [r4, #28]
 8009a18:	60f0      	str	r0, [r6, #12]
 8009a1a:	68db      	ldr	r3, [r3, #12]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d1e4      	bne.n	80099ea <_Balloc+0x2e>
 8009a20:	2000      	movs	r0, #0
 8009a22:	bd70      	pop	{r4, r5, r6, pc}
 8009a24:	6802      	ldr	r2, [r0, #0]
 8009a26:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009a30:	e7f7      	b.n	8009a22 <_Balloc+0x66>
 8009a32:	bf00      	nop
 8009a34:	0800aa13 	.word	0x0800aa13
 8009a38:	0800aa93 	.word	0x0800aa93

08009a3c <_Bfree>:
 8009a3c:	b570      	push	{r4, r5, r6, lr}
 8009a3e:	69c6      	ldr	r6, [r0, #28]
 8009a40:	4605      	mov	r5, r0
 8009a42:	460c      	mov	r4, r1
 8009a44:	b976      	cbnz	r6, 8009a64 <_Bfree+0x28>
 8009a46:	2010      	movs	r0, #16
 8009a48:	f7ff ff02 	bl	8009850 <malloc>
 8009a4c:	4602      	mov	r2, r0
 8009a4e:	61e8      	str	r0, [r5, #28]
 8009a50:	b920      	cbnz	r0, 8009a5c <_Bfree+0x20>
 8009a52:	218f      	movs	r1, #143	@ 0x8f
 8009a54:	4b08      	ldr	r3, [pc, #32]	@ (8009a78 <_Bfree+0x3c>)
 8009a56:	4809      	ldr	r0, [pc, #36]	@ (8009a7c <_Bfree+0x40>)
 8009a58:	f000 fdb6 	bl	800a5c8 <__assert_func>
 8009a5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a60:	6006      	str	r6, [r0, #0]
 8009a62:	60c6      	str	r6, [r0, #12]
 8009a64:	b13c      	cbz	r4, 8009a76 <_Bfree+0x3a>
 8009a66:	69eb      	ldr	r3, [r5, #28]
 8009a68:	6862      	ldr	r2, [r4, #4]
 8009a6a:	68db      	ldr	r3, [r3, #12]
 8009a6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009a70:	6021      	str	r1, [r4, #0]
 8009a72:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009a76:	bd70      	pop	{r4, r5, r6, pc}
 8009a78:	0800aa13 	.word	0x0800aa13
 8009a7c:	0800aa93 	.word	0x0800aa93

08009a80 <__multadd>:
 8009a80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a84:	4607      	mov	r7, r0
 8009a86:	460c      	mov	r4, r1
 8009a88:	461e      	mov	r6, r3
 8009a8a:	2000      	movs	r0, #0
 8009a8c:	690d      	ldr	r5, [r1, #16]
 8009a8e:	f101 0c14 	add.w	ip, r1, #20
 8009a92:	f8dc 3000 	ldr.w	r3, [ip]
 8009a96:	3001      	adds	r0, #1
 8009a98:	b299      	uxth	r1, r3
 8009a9a:	fb02 6101 	mla	r1, r2, r1, r6
 8009a9e:	0c1e      	lsrs	r6, r3, #16
 8009aa0:	0c0b      	lsrs	r3, r1, #16
 8009aa2:	fb02 3306 	mla	r3, r2, r6, r3
 8009aa6:	b289      	uxth	r1, r1
 8009aa8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009aac:	4285      	cmp	r5, r0
 8009aae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009ab2:	f84c 1b04 	str.w	r1, [ip], #4
 8009ab6:	dcec      	bgt.n	8009a92 <__multadd+0x12>
 8009ab8:	b30e      	cbz	r6, 8009afe <__multadd+0x7e>
 8009aba:	68a3      	ldr	r3, [r4, #8]
 8009abc:	42ab      	cmp	r3, r5
 8009abe:	dc19      	bgt.n	8009af4 <__multadd+0x74>
 8009ac0:	6861      	ldr	r1, [r4, #4]
 8009ac2:	4638      	mov	r0, r7
 8009ac4:	3101      	adds	r1, #1
 8009ac6:	f7ff ff79 	bl	80099bc <_Balloc>
 8009aca:	4680      	mov	r8, r0
 8009acc:	b928      	cbnz	r0, 8009ada <__multadd+0x5a>
 8009ace:	4602      	mov	r2, r0
 8009ad0:	21ba      	movs	r1, #186	@ 0xba
 8009ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8009b04 <__multadd+0x84>)
 8009ad4:	480c      	ldr	r0, [pc, #48]	@ (8009b08 <__multadd+0x88>)
 8009ad6:	f000 fd77 	bl	800a5c8 <__assert_func>
 8009ada:	6922      	ldr	r2, [r4, #16]
 8009adc:	f104 010c 	add.w	r1, r4, #12
 8009ae0:	3202      	adds	r2, #2
 8009ae2:	0092      	lsls	r2, r2, #2
 8009ae4:	300c      	adds	r0, #12
 8009ae6:	f7fe fffe 	bl	8008ae6 <memcpy>
 8009aea:	4621      	mov	r1, r4
 8009aec:	4638      	mov	r0, r7
 8009aee:	f7ff ffa5 	bl	8009a3c <_Bfree>
 8009af2:	4644      	mov	r4, r8
 8009af4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009af8:	3501      	adds	r5, #1
 8009afa:	615e      	str	r6, [r3, #20]
 8009afc:	6125      	str	r5, [r4, #16]
 8009afe:	4620      	mov	r0, r4
 8009b00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b04:	0800aa82 	.word	0x0800aa82
 8009b08:	0800aa93 	.word	0x0800aa93

08009b0c <__hi0bits>:
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009b12:	bf3a      	itte	cc
 8009b14:	0403      	lslcc	r3, r0, #16
 8009b16:	2010      	movcc	r0, #16
 8009b18:	2000      	movcs	r0, #0
 8009b1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009b1e:	bf3c      	itt	cc
 8009b20:	021b      	lslcc	r3, r3, #8
 8009b22:	3008      	addcc	r0, #8
 8009b24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b28:	bf3c      	itt	cc
 8009b2a:	011b      	lslcc	r3, r3, #4
 8009b2c:	3004      	addcc	r0, #4
 8009b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b32:	bf3c      	itt	cc
 8009b34:	009b      	lslcc	r3, r3, #2
 8009b36:	3002      	addcc	r0, #2
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	db05      	blt.n	8009b48 <__hi0bits+0x3c>
 8009b3c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009b40:	f100 0001 	add.w	r0, r0, #1
 8009b44:	bf08      	it	eq
 8009b46:	2020      	moveq	r0, #32
 8009b48:	4770      	bx	lr

08009b4a <__lo0bits>:
 8009b4a:	6803      	ldr	r3, [r0, #0]
 8009b4c:	4602      	mov	r2, r0
 8009b4e:	f013 0007 	ands.w	r0, r3, #7
 8009b52:	d00b      	beq.n	8009b6c <__lo0bits+0x22>
 8009b54:	07d9      	lsls	r1, r3, #31
 8009b56:	d421      	bmi.n	8009b9c <__lo0bits+0x52>
 8009b58:	0798      	lsls	r0, r3, #30
 8009b5a:	bf49      	itett	mi
 8009b5c:	085b      	lsrmi	r3, r3, #1
 8009b5e:	089b      	lsrpl	r3, r3, #2
 8009b60:	2001      	movmi	r0, #1
 8009b62:	6013      	strmi	r3, [r2, #0]
 8009b64:	bf5c      	itt	pl
 8009b66:	2002      	movpl	r0, #2
 8009b68:	6013      	strpl	r3, [r2, #0]
 8009b6a:	4770      	bx	lr
 8009b6c:	b299      	uxth	r1, r3
 8009b6e:	b909      	cbnz	r1, 8009b74 <__lo0bits+0x2a>
 8009b70:	2010      	movs	r0, #16
 8009b72:	0c1b      	lsrs	r3, r3, #16
 8009b74:	b2d9      	uxtb	r1, r3
 8009b76:	b909      	cbnz	r1, 8009b7c <__lo0bits+0x32>
 8009b78:	3008      	adds	r0, #8
 8009b7a:	0a1b      	lsrs	r3, r3, #8
 8009b7c:	0719      	lsls	r1, r3, #28
 8009b7e:	bf04      	itt	eq
 8009b80:	091b      	lsreq	r3, r3, #4
 8009b82:	3004      	addeq	r0, #4
 8009b84:	0799      	lsls	r1, r3, #30
 8009b86:	bf04      	itt	eq
 8009b88:	089b      	lsreq	r3, r3, #2
 8009b8a:	3002      	addeq	r0, #2
 8009b8c:	07d9      	lsls	r1, r3, #31
 8009b8e:	d403      	bmi.n	8009b98 <__lo0bits+0x4e>
 8009b90:	085b      	lsrs	r3, r3, #1
 8009b92:	f100 0001 	add.w	r0, r0, #1
 8009b96:	d003      	beq.n	8009ba0 <__lo0bits+0x56>
 8009b98:	6013      	str	r3, [r2, #0]
 8009b9a:	4770      	bx	lr
 8009b9c:	2000      	movs	r0, #0
 8009b9e:	4770      	bx	lr
 8009ba0:	2020      	movs	r0, #32
 8009ba2:	4770      	bx	lr

08009ba4 <__i2b>:
 8009ba4:	b510      	push	{r4, lr}
 8009ba6:	460c      	mov	r4, r1
 8009ba8:	2101      	movs	r1, #1
 8009baa:	f7ff ff07 	bl	80099bc <_Balloc>
 8009bae:	4602      	mov	r2, r0
 8009bb0:	b928      	cbnz	r0, 8009bbe <__i2b+0x1a>
 8009bb2:	f240 1145 	movw	r1, #325	@ 0x145
 8009bb6:	4b04      	ldr	r3, [pc, #16]	@ (8009bc8 <__i2b+0x24>)
 8009bb8:	4804      	ldr	r0, [pc, #16]	@ (8009bcc <__i2b+0x28>)
 8009bba:	f000 fd05 	bl	800a5c8 <__assert_func>
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	6144      	str	r4, [r0, #20]
 8009bc2:	6103      	str	r3, [r0, #16]
 8009bc4:	bd10      	pop	{r4, pc}
 8009bc6:	bf00      	nop
 8009bc8:	0800aa82 	.word	0x0800aa82
 8009bcc:	0800aa93 	.word	0x0800aa93

08009bd0 <__multiply>:
 8009bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd4:	4617      	mov	r7, r2
 8009bd6:	690a      	ldr	r2, [r1, #16]
 8009bd8:	693b      	ldr	r3, [r7, #16]
 8009bda:	4689      	mov	r9, r1
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	bfa2      	ittt	ge
 8009be0:	463b      	movge	r3, r7
 8009be2:	460f      	movge	r7, r1
 8009be4:	4699      	movge	r9, r3
 8009be6:	693d      	ldr	r5, [r7, #16]
 8009be8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	6879      	ldr	r1, [r7, #4]
 8009bf0:	eb05 060a 	add.w	r6, r5, sl
 8009bf4:	42b3      	cmp	r3, r6
 8009bf6:	b085      	sub	sp, #20
 8009bf8:	bfb8      	it	lt
 8009bfa:	3101      	addlt	r1, #1
 8009bfc:	f7ff fede 	bl	80099bc <_Balloc>
 8009c00:	b930      	cbnz	r0, 8009c10 <__multiply+0x40>
 8009c02:	4602      	mov	r2, r0
 8009c04:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009c08:	4b40      	ldr	r3, [pc, #256]	@ (8009d0c <__multiply+0x13c>)
 8009c0a:	4841      	ldr	r0, [pc, #260]	@ (8009d10 <__multiply+0x140>)
 8009c0c:	f000 fcdc 	bl	800a5c8 <__assert_func>
 8009c10:	f100 0414 	add.w	r4, r0, #20
 8009c14:	4623      	mov	r3, r4
 8009c16:	2200      	movs	r2, #0
 8009c18:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009c1c:	4573      	cmp	r3, lr
 8009c1e:	d320      	bcc.n	8009c62 <__multiply+0x92>
 8009c20:	f107 0814 	add.w	r8, r7, #20
 8009c24:	f109 0114 	add.w	r1, r9, #20
 8009c28:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009c2c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009c30:	9302      	str	r3, [sp, #8]
 8009c32:	1beb      	subs	r3, r5, r7
 8009c34:	3b15      	subs	r3, #21
 8009c36:	f023 0303 	bic.w	r3, r3, #3
 8009c3a:	3304      	adds	r3, #4
 8009c3c:	3715      	adds	r7, #21
 8009c3e:	42bd      	cmp	r5, r7
 8009c40:	bf38      	it	cc
 8009c42:	2304      	movcc	r3, #4
 8009c44:	9301      	str	r3, [sp, #4]
 8009c46:	9b02      	ldr	r3, [sp, #8]
 8009c48:	9103      	str	r1, [sp, #12]
 8009c4a:	428b      	cmp	r3, r1
 8009c4c:	d80c      	bhi.n	8009c68 <__multiply+0x98>
 8009c4e:	2e00      	cmp	r6, #0
 8009c50:	dd03      	ble.n	8009c5a <__multiply+0x8a>
 8009c52:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d055      	beq.n	8009d06 <__multiply+0x136>
 8009c5a:	6106      	str	r6, [r0, #16]
 8009c5c:	b005      	add	sp, #20
 8009c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c62:	f843 2b04 	str.w	r2, [r3], #4
 8009c66:	e7d9      	b.n	8009c1c <__multiply+0x4c>
 8009c68:	f8b1 a000 	ldrh.w	sl, [r1]
 8009c6c:	f1ba 0f00 	cmp.w	sl, #0
 8009c70:	d01f      	beq.n	8009cb2 <__multiply+0xe2>
 8009c72:	46c4      	mov	ip, r8
 8009c74:	46a1      	mov	r9, r4
 8009c76:	2700      	movs	r7, #0
 8009c78:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009c7c:	f8d9 3000 	ldr.w	r3, [r9]
 8009c80:	fa1f fb82 	uxth.w	fp, r2
 8009c84:	b29b      	uxth	r3, r3
 8009c86:	fb0a 330b 	mla	r3, sl, fp, r3
 8009c8a:	443b      	add	r3, r7
 8009c8c:	f8d9 7000 	ldr.w	r7, [r9]
 8009c90:	0c12      	lsrs	r2, r2, #16
 8009c92:	0c3f      	lsrs	r7, r7, #16
 8009c94:	fb0a 7202 	mla	r2, sl, r2, r7
 8009c98:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009c9c:	b29b      	uxth	r3, r3
 8009c9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ca2:	4565      	cmp	r5, ip
 8009ca4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009ca8:	f849 3b04 	str.w	r3, [r9], #4
 8009cac:	d8e4      	bhi.n	8009c78 <__multiply+0xa8>
 8009cae:	9b01      	ldr	r3, [sp, #4]
 8009cb0:	50e7      	str	r7, [r4, r3]
 8009cb2:	9b03      	ldr	r3, [sp, #12]
 8009cb4:	3104      	adds	r1, #4
 8009cb6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009cba:	f1b9 0f00 	cmp.w	r9, #0
 8009cbe:	d020      	beq.n	8009d02 <__multiply+0x132>
 8009cc0:	4647      	mov	r7, r8
 8009cc2:	46a4      	mov	ip, r4
 8009cc4:	f04f 0a00 	mov.w	sl, #0
 8009cc8:	6823      	ldr	r3, [r4, #0]
 8009cca:	f8b7 b000 	ldrh.w	fp, [r7]
 8009cce:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009cd2:	b29b      	uxth	r3, r3
 8009cd4:	fb09 220b 	mla	r2, r9, fp, r2
 8009cd8:	4452      	add	r2, sl
 8009cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009cde:	f84c 3b04 	str.w	r3, [ip], #4
 8009ce2:	f857 3b04 	ldr.w	r3, [r7], #4
 8009ce6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009cea:	f8bc 3000 	ldrh.w	r3, [ip]
 8009cee:	42bd      	cmp	r5, r7
 8009cf0:	fb09 330a 	mla	r3, r9, sl, r3
 8009cf4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009cf8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009cfc:	d8e5      	bhi.n	8009cca <__multiply+0xfa>
 8009cfe:	9a01      	ldr	r2, [sp, #4]
 8009d00:	50a3      	str	r3, [r4, r2]
 8009d02:	3404      	adds	r4, #4
 8009d04:	e79f      	b.n	8009c46 <__multiply+0x76>
 8009d06:	3e01      	subs	r6, #1
 8009d08:	e7a1      	b.n	8009c4e <__multiply+0x7e>
 8009d0a:	bf00      	nop
 8009d0c:	0800aa82 	.word	0x0800aa82
 8009d10:	0800aa93 	.word	0x0800aa93

08009d14 <__pow5mult>:
 8009d14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d18:	4615      	mov	r5, r2
 8009d1a:	f012 0203 	ands.w	r2, r2, #3
 8009d1e:	4607      	mov	r7, r0
 8009d20:	460e      	mov	r6, r1
 8009d22:	d007      	beq.n	8009d34 <__pow5mult+0x20>
 8009d24:	4c25      	ldr	r4, [pc, #148]	@ (8009dbc <__pow5mult+0xa8>)
 8009d26:	3a01      	subs	r2, #1
 8009d28:	2300      	movs	r3, #0
 8009d2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009d2e:	f7ff fea7 	bl	8009a80 <__multadd>
 8009d32:	4606      	mov	r6, r0
 8009d34:	10ad      	asrs	r5, r5, #2
 8009d36:	d03d      	beq.n	8009db4 <__pow5mult+0xa0>
 8009d38:	69fc      	ldr	r4, [r7, #28]
 8009d3a:	b97c      	cbnz	r4, 8009d5c <__pow5mult+0x48>
 8009d3c:	2010      	movs	r0, #16
 8009d3e:	f7ff fd87 	bl	8009850 <malloc>
 8009d42:	4602      	mov	r2, r0
 8009d44:	61f8      	str	r0, [r7, #28]
 8009d46:	b928      	cbnz	r0, 8009d54 <__pow5mult+0x40>
 8009d48:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009d4c:	4b1c      	ldr	r3, [pc, #112]	@ (8009dc0 <__pow5mult+0xac>)
 8009d4e:	481d      	ldr	r0, [pc, #116]	@ (8009dc4 <__pow5mult+0xb0>)
 8009d50:	f000 fc3a 	bl	800a5c8 <__assert_func>
 8009d54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009d58:	6004      	str	r4, [r0, #0]
 8009d5a:	60c4      	str	r4, [r0, #12]
 8009d5c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009d60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009d64:	b94c      	cbnz	r4, 8009d7a <__pow5mult+0x66>
 8009d66:	f240 2171 	movw	r1, #625	@ 0x271
 8009d6a:	4638      	mov	r0, r7
 8009d6c:	f7ff ff1a 	bl	8009ba4 <__i2b>
 8009d70:	2300      	movs	r3, #0
 8009d72:	4604      	mov	r4, r0
 8009d74:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d78:	6003      	str	r3, [r0, #0]
 8009d7a:	f04f 0900 	mov.w	r9, #0
 8009d7e:	07eb      	lsls	r3, r5, #31
 8009d80:	d50a      	bpl.n	8009d98 <__pow5mult+0x84>
 8009d82:	4631      	mov	r1, r6
 8009d84:	4622      	mov	r2, r4
 8009d86:	4638      	mov	r0, r7
 8009d88:	f7ff ff22 	bl	8009bd0 <__multiply>
 8009d8c:	4680      	mov	r8, r0
 8009d8e:	4631      	mov	r1, r6
 8009d90:	4638      	mov	r0, r7
 8009d92:	f7ff fe53 	bl	8009a3c <_Bfree>
 8009d96:	4646      	mov	r6, r8
 8009d98:	106d      	asrs	r5, r5, #1
 8009d9a:	d00b      	beq.n	8009db4 <__pow5mult+0xa0>
 8009d9c:	6820      	ldr	r0, [r4, #0]
 8009d9e:	b938      	cbnz	r0, 8009db0 <__pow5mult+0x9c>
 8009da0:	4622      	mov	r2, r4
 8009da2:	4621      	mov	r1, r4
 8009da4:	4638      	mov	r0, r7
 8009da6:	f7ff ff13 	bl	8009bd0 <__multiply>
 8009daa:	6020      	str	r0, [r4, #0]
 8009dac:	f8c0 9000 	str.w	r9, [r0]
 8009db0:	4604      	mov	r4, r0
 8009db2:	e7e4      	b.n	8009d7e <__pow5mult+0x6a>
 8009db4:	4630      	mov	r0, r6
 8009db6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dba:	bf00      	nop
 8009dbc:	0800ab44 	.word	0x0800ab44
 8009dc0:	0800aa13 	.word	0x0800aa13
 8009dc4:	0800aa93 	.word	0x0800aa93

08009dc8 <__lshift>:
 8009dc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009dcc:	460c      	mov	r4, r1
 8009dce:	4607      	mov	r7, r0
 8009dd0:	4691      	mov	r9, r2
 8009dd2:	6923      	ldr	r3, [r4, #16]
 8009dd4:	6849      	ldr	r1, [r1, #4]
 8009dd6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009dda:	68a3      	ldr	r3, [r4, #8]
 8009ddc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009de0:	f108 0601 	add.w	r6, r8, #1
 8009de4:	42b3      	cmp	r3, r6
 8009de6:	db0b      	blt.n	8009e00 <__lshift+0x38>
 8009de8:	4638      	mov	r0, r7
 8009dea:	f7ff fde7 	bl	80099bc <_Balloc>
 8009dee:	4605      	mov	r5, r0
 8009df0:	b948      	cbnz	r0, 8009e06 <__lshift+0x3e>
 8009df2:	4602      	mov	r2, r0
 8009df4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009df8:	4b27      	ldr	r3, [pc, #156]	@ (8009e98 <__lshift+0xd0>)
 8009dfa:	4828      	ldr	r0, [pc, #160]	@ (8009e9c <__lshift+0xd4>)
 8009dfc:	f000 fbe4 	bl	800a5c8 <__assert_func>
 8009e00:	3101      	adds	r1, #1
 8009e02:	005b      	lsls	r3, r3, #1
 8009e04:	e7ee      	b.n	8009de4 <__lshift+0x1c>
 8009e06:	2300      	movs	r3, #0
 8009e08:	f100 0114 	add.w	r1, r0, #20
 8009e0c:	f100 0210 	add.w	r2, r0, #16
 8009e10:	4618      	mov	r0, r3
 8009e12:	4553      	cmp	r3, sl
 8009e14:	db33      	blt.n	8009e7e <__lshift+0xb6>
 8009e16:	6920      	ldr	r0, [r4, #16]
 8009e18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009e1c:	f104 0314 	add.w	r3, r4, #20
 8009e20:	f019 091f 	ands.w	r9, r9, #31
 8009e24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009e28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009e2c:	d02b      	beq.n	8009e86 <__lshift+0xbe>
 8009e2e:	468a      	mov	sl, r1
 8009e30:	2200      	movs	r2, #0
 8009e32:	f1c9 0e20 	rsb	lr, r9, #32
 8009e36:	6818      	ldr	r0, [r3, #0]
 8009e38:	fa00 f009 	lsl.w	r0, r0, r9
 8009e3c:	4310      	orrs	r0, r2
 8009e3e:	f84a 0b04 	str.w	r0, [sl], #4
 8009e42:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e46:	459c      	cmp	ip, r3
 8009e48:	fa22 f20e 	lsr.w	r2, r2, lr
 8009e4c:	d8f3      	bhi.n	8009e36 <__lshift+0x6e>
 8009e4e:	ebac 0304 	sub.w	r3, ip, r4
 8009e52:	3b15      	subs	r3, #21
 8009e54:	f023 0303 	bic.w	r3, r3, #3
 8009e58:	3304      	adds	r3, #4
 8009e5a:	f104 0015 	add.w	r0, r4, #21
 8009e5e:	4560      	cmp	r0, ip
 8009e60:	bf88      	it	hi
 8009e62:	2304      	movhi	r3, #4
 8009e64:	50ca      	str	r2, [r1, r3]
 8009e66:	b10a      	cbz	r2, 8009e6c <__lshift+0xa4>
 8009e68:	f108 0602 	add.w	r6, r8, #2
 8009e6c:	3e01      	subs	r6, #1
 8009e6e:	4638      	mov	r0, r7
 8009e70:	4621      	mov	r1, r4
 8009e72:	612e      	str	r6, [r5, #16]
 8009e74:	f7ff fde2 	bl	8009a3c <_Bfree>
 8009e78:	4628      	mov	r0, r5
 8009e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e7e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009e82:	3301      	adds	r3, #1
 8009e84:	e7c5      	b.n	8009e12 <__lshift+0x4a>
 8009e86:	3904      	subs	r1, #4
 8009e88:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e8c:	459c      	cmp	ip, r3
 8009e8e:	f841 2f04 	str.w	r2, [r1, #4]!
 8009e92:	d8f9      	bhi.n	8009e88 <__lshift+0xc0>
 8009e94:	e7ea      	b.n	8009e6c <__lshift+0xa4>
 8009e96:	bf00      	nop
 8009e98:	0800aa82 	.word	0x0800aa82
 8009e9c:	0800aa93 	.word	0x0800aa93

08009ea0 <__mcmp>:
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	690a      	ldr	r2, [r1, #16]
 8009ea4:	6900      	ldr	r0, [r0, #16]
 8009ea6:	b530      	push	{r4, r5, lr}
 8009ea8:	1a80      	subs	r0, r0, r2
 8009eaa:	d10e      	bne.n	8009eca <__mcmp+0x2a>
 8009eac:	3314      	adds	r3, #20
 8009eae:	3114      	adds	r1, #20
 8009eb0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009eb4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009eb8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009ebc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009ec0:	4295      	cmp	r5, r2
 8009ec2:	d003      	beq.n	8009ecc <__mcmp+0x2c>
 8009ec4:	d205      	bcs.n	8009ed2 <__mcmp+0x32>
 8009ec6:	f04f 30ff 	mov.w	r0, #4294967295
 8009eca:	bd30      	pop	{r4, r5, pc}
 8009ecc:	42a3      	cmp	r3, r4
 8009ece:	d3f3      	bcc.n	8009eb8 <__mcmp+0x18>
 8009ed0:	e7fb      	b.n	8009eca <__mcmp+0x2a>
 8009ed2:	2001      	movs	r0, #1
 8009ed4:	e7f9      	b.n	8009eca <__mcmp+0x2a>
	...

08009ed8 <__mdiff>:
 8009ed8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009edc:	4689      	mov	r9, r1
 8009ede:	4606      	mov	r6, r0
 8009ee0:	4611      	mov	r1, r2
 8009ee2:	4648      	mov	r0, r9
 8009ee4:	4614      	mov	r4, r2
 8009ee6:	f7ff ffdb 	bl	8009ea0 <__mcmp>
 8009eea:	1e05      	subs	r5, r0, #0
 8009eec:	d112      	bne.n	8009f14 <__mdiff+0x3c>
 8009eee:	4629      	mov	r1, r5
 8009ef0:	4630      	mov	r0, r6
 8009ef2:	f7ff fd63 	bl	80099bc <_Balloc>
 8009ef6:	4602      	mov	r2, r0
 8009ef8:	b928      	cbnz	r0, 8009f06 <__mdiff+0x2e>
 8009efa:	f240 2137 	movw	r1, #567	@ 0x237
 8009efe:	4b3e      	ldr	r3, [pc, #248]	@ (8009ff8 <__mdiff+0x120>)
 8009f00:	483e      	ldr	r0, [pc, #248]	@ (8009ffc <__mdiff+0x124>)
 8009f02:	f000 fb61 	bl	800a5c8 <__assert_func>
 8009f06:	2301      	movs	r3, #1
 8009f08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009f0c:	4610      	mov	r0, r2
 8009f0e:	b003      	add	sp, #12
 8009f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f14:	bfbc      	itt	lt
 8009f16:	464b      	movlt	r3, r9
 8009f18:	46a1      	movlt	r9, r4
 8009f1a:	4630      	mov	r0, r6
 8009f1c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009f20:	bfba      	itte	lt
 8009f22:	461c      	movlt	r4, r3
 8009f24:	2501      	movlt	r5, #1
 8009f26:	2500      	movge	r5, #0
 8009f28:	f7ff fd48 	bl	80099bc <_Balloc>
 8009f2c:	4602      	mov	r2, r0
 8009f2e:	b918      	cbnz	r0, 8009f38 <__mdiff+0x60>
 8009f30:	f240 2145 	movw	r1, #581	@ 0x245
 8009f34:	4b30      	ldr	r3, [pc, #192]	@ (8009ff8 <__mdiff+0x120>)
 8009f36:	e7e3      	b.n	8009f00 <__mdiff+0x28>
 8009f38:	f100 0b14 	add.w	fp, r0, #20
 8009f3c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009f40:	f109 0310 	add.w	r3, r9, #16
 8009f44:	60c5      	str	r5, [r0, #12]
 8009f46:	f04f 0c00 	mov.w	ip, #0
 8009f4a:	f109 0514 	add.w	r5, r9, #20
 8009f4e:	46d9      	mov	r9, fp
 8009f50:	6926      	ldr	r6, [r4, #16]
 8009f52:	f104 0e14 	add.w	lr, r4, #20
 8009f56:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009f5a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009f5e:	9301      	str	r3, [sp, #4]
 8009f60:	9b01      	ldr	r3, [sp, #4]
 8009f62:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009f66:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009f6a:	b281      	uxth	r1, r0
 8009f6c:	9301      	str	r3, [sp, #4]
 8009f6e:	fa1f f38a 	uxth.w	r3, sl
 8009f72:	1a5b      	subs	r3, r3, r1
 8009f74:	0c00      	lsrs	r0, r0, #16
 8009f76:	4463      	add	r3, ip
 8009f78:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009f7c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009f80:	b29b      	uxth	r3, r3
 8009f82:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009f86:	4576      	cmp	r6, lr
 8009f88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009f8c:	f849 3b04 	str.w	r3, [r9], #4
 8009f90:	d8e6      	bhi.n	8009f60 <__mdiff+0x88>
 8009f92:	1b33      	subs	r3, r6, r4
 8009f94:	3b15      	subs	r3, #21
 8009f96:	f023 0303 	bic.w	r3, r3, #3
 8009f9a:	3415      	adds	r4, #21
 8009f9c:	3304      	adds	r3, #4
 8009f9e:	42a6      	cmp	r6, r4
 8009fa0:	bf38      	it	cc
 8009fa2:	2304      	movcc	r3, #4
 8009fa4:	441d      	add	r5, r3
 8009fa6:	445b      	add	r3, fp
 8009fa8:	461e      	mov	r6, r3
 8009faa:	462c      	mov	r4, r5
 8009fac:	4544      	cmp	r4, r8
 8009fae:	d30e      	bcc.n	8009fce <__mdiff+0xf6>
 8009fb0:	f108 0103 	add.w	r1, r8, #3
 8009fb4:	1b49      	subs	r1, r1, r5
 8009fb6:	f021 0103 	bic.w	r1, r1, #3
 8009fba:	3d03      	subs	r5, #3
 8009fbc:	45a8      	cmp	r8, r5
 8009fbe:	bf38      	it	cc
 8009fc0:	2100      	movcc	r1, #0
 8009fc2:	440b      	add	r3, r1
 8009fc4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009fc8:	b199      	cbz	r1, 8009ff2 <__mdiff+0x11a>
 8009fca:	6117      	str	r7, [r2, #16]
 8009fcc:	e79e      	b.n	8009f0c <__mdiff+0x34>
 8009fce:	46e6      	mov	lr, ip
 8009fd0:	f854 1b04 	ldr.w	r1, [r4], #4
 8009fd4:	fa1f fc81 	uxth.w	ip, r1
 8009fd8:	44f4      	add	ip, lr
 8009fda:	0c08      	lsrs	r0, r1, #16
 8009fdc:	4471      	add	r1, lr
 8009fde:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009fe2:	b289      	uxth	r1, r1
 8009fe4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009fe8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009fec:	f846 1b04 	str.w	r1, [r6], #4
 8009ff0:	e7dc      	b.n	8009fac <__mdiff+0xd4>
 8009ff2:	3f01      	subs	r7, #1
 8009ff4:	e7e6      	b.n	8009fc4 <__mdiff+0xec>
 8009ff6:	bf00      	nop
 8009ff8:	0800aa82 	.word	0x0800aa82
 8009ffc:	0800aa93 	.word	0x0800aa93

0800a000 <__d2b>:
 800a000:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800a004:	2101      	movs	r1, #1
 800a006:	4690      	mov	r8, r2
 800a008:	4699      	mov	r9, r3
 800a00a:	9e08      	ldr	r6, [sp, #32]
 800a00c:	f7ff fcd6 	bl	80099bc <_Balloc>
 800a010:	4604      	mov	r4, r0
 800a012:	b930      	cbnz	r0, 800a022 <__d2b+0x22>
 800a014:	4602      	mov	r2, r0
 800a016:	f240 310f 	movw	r1, #783	@ 0x30f
 800a01a:	4b23      	ldr	r3, [pc, #140]	@ (800a0a8 <__d2b+0xa8>)
 800a01c:	4823      	ldr	r0, [pc, #140]	@ (800a0ac <__d2b+0xac>)
 800a01e:	f000 fad3 	bl	800a5c8 <__assert_func>
 800a022:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a026:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a02a:	b10d      	cbz	r5, 800a030 <__d2b+0x30>
 800a02c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a030:	9301      	str	r3, [sp, #4]
 800a032:	f1b8 0300 	subs.w	r3, r8, #0
 800a036:	d024      	beq.n	800a082 <__d2b+0x82>
 800a038:	4668      	mov	r0, sp
 800a03a:	9300      	str	r3, [sp, #0]
 800a03c:	f7ff fd85 	bl	8009b4a <__lo0bits>
 800a040:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a044:	b1d8      	cbz	r0, 800a07e <__d2b+0x7e>
 800a046:	f1c0 0320 	rsb	r3, r0, #32
 800a04a:	fa02 f303 	lsl.w	r3, r2, r3
 800a04e:	430b      	orrs	r3, r1
 800a050:	40c2      	lsrs	r2, r0
 800a052:	6163      	str	r3, [r4, #20]
 800a054:	9201      	str	r2, [sp, #4]
 800a056:	9b01      	ldr	r3, [sp, #4]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	bf0c      	ite	eq
 800a05c:	2201      	moveq	r2, #1
 800a05e:	2202      	movne	r2, #2
 800a060:	61a3      	str	r3, [r4, #24]
 800a062:	6122      	str	r2, [r4, #16]
 800a064:	b1ad      	cbz	r5, 800a092 <__d2b+0x92>
 800a066:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a06a:	4405      	add	r5, r0
 800a06c:	6035      	str	r5, [r6, #0]
 800a06e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a074:	6018      	str	r0, [r3, #0]
 800a076:	4620      	mov	r0, r4
 800a078:	b002      	add	sp, #8
 800a07a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800a07e:	6161      	str	r1, [r4, #20]
 800a080:	e7e9      	b.n	800a056 <__d2b+0x56>
 800a082:	a801      	add	r0, sp, #4
 800a084:	f7ff fd61 	bl	8009b4a <__lo0bits>
 800a088:	9b01      	ldr	r3, [sp, #4]
 800a08a:	2201      	movs	r2, #1
 800a08c:	6163      	str	r3, [r4, #20]
 800a08e:	3020      	adds	r0, #32
 800a090:	e7e7      	b.n	800a062 <__d2b+0x62>
 800a092:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a096:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a09a:	6030      	str	r0, [r6, #0]
 800a09c:	6918      	ldr	r0, [r3, #16]
 800a09e:	f7ff fd35 	bl	8009b0c <__hi0bits>
 800a0a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a0a6:	e7e4      	b.n	800a072 <__d2b+0x72>
 800a0a8:	0800aa82 	.word	0x0800aa82
 800a0ac:	0800aa93 	.word	0x0800aa93

0800a0b0 <__sfputc_r>:
 800a0b0:	6893      	ldr	r3, [r2, #8]
 800a0b2:	b410      	push	{r4}
 800a0b4:	3b01      	subs	r3, #1
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	6093      	str	r3, [r2, #8]
 800a0ba:	da07      	bge.n	800a0cc <__sfputc_r+0x1c>
 800a0bc:	6994      	ldr	r4, [r2, #24]
 800a0be:	42a3      	cmp	r3, r4
 800a0c0:	db01      	blt.n	800a0c6 <__sfputc_r+0x16>
 800a0c2:	290a      	cmp	r1, #10
 800a0c4:	d102      	bne.n	800a0cc <__sfputc_r+0x1c>
 800a0c6:	bc10      	pop	{r4}
 800a0c8:	f000 b9da 	b.w	800a480 <__swbuf_r>
 800a0cc:	6813      	ldr	r3, [r2, #0]
 800a0ce:	1c58      	adds	r0, r3, #1
 800a0d0:	6010      	str	r0, [r2, #0]
 800a0d2:	7019      	strb	r1, [r3, #0]
 800a0d4:	4608      	mov	r0, r1
 800a0d6:	bc10      	pop	{r4}
 800a0d8:	4770      	bx	lr

0800a0da <__sfputs_r>:
 800a0da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0dc:	4606      	mov	r6, r0
 800a0de:	460f      	mov	r7, r1
 800a0e0:	4614      	mov	r4, r2
 800a0e2:	18d5      	adds	r5, r2, r3
 800a0e4:	42ac      	cmp	r4, r5
 800a0e6:	d101      	bne.n	800a0ec <__sfputs_r+0x12>
 800a0e8:	2000      	movs	r0, #0
 800a0ea:	e007      	b.n	800a0fc <__sfputs_r+0x22>
 800a0ec:	463a      	mov	r2, r7
 800a0ee:	4630      	mov	r0, r6
 800a0f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0f4:	f7ff ffdc 	bl	800a0b0 <__sfputc_r>
 800a0f8:	1c43      	adds	r3, r0, #1
 800a0fa:	d1f3      	bne.n	800a0e4 <__sfputs_r+0xa>
 800a0fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a100 <_vfiprintf_r>:
 800a100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a104:	460d      	mov	r5, r1
 800a106:	4614      	mov	r4, r2
 800a108:	4698      	mov	r8, r3
 800a10a:	4606      	mov	r6, r0
 800a10c:	b09d      	sub	sp, #116	@ 0x74
 800a10e:	b118      	cbz	r0, 800a118 <_vfiprintf_r+0x18>
 800a110:	6a03      	ldr	r3, [r0, #32]
 800a112:	b90b      	cbnz	r3, 800a118 <_vfiprintf_r+0x18>
 800a114:	f7fe fbce 	bl	80088b4 <__sinit>
 800a118:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a11a:	07d9      	lsls	r1, r3, #31
 800a11c:	d405      	bmi.n	800a12a <_vfiprintf_r+0x2a>
 800a11e:	89ab      	ldrh	r3, [r5, #12]
 800a120:	059a      	lsls	r2, r3, #22
 800a122:	d402      	bmi.n	800a12a <_vfiprintf_r+0x2a>
 800a124:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a126:	f7fe fcce 	bl	8008ac6 <__retarget_lock_acquire_recursive>
 800a12a:	89ab      	ldrh	r3, [r5, #12]
 800a12c:	071b      	lsls	r3, r3, #28
 800a12e:	d501      	bpl.n	800a134 <_vfiprintf_r+0x34>
 800a130:	692b      	ldr	r3, [r5, #16]
 800a132:	b99b      	cbnz	r3, 800a15c <_vfiprintf_r+0x5c>
 800a134:	4629      	mov	r1, r5
 800a136:	4630      	mov	r0, r6
 800a138:	f000 f9e0 	bl	800a4fc <__swsetup_r>
 800a13c:	b170      	cbz	r0, 800a15c <_vfiprintf_r+0x5c>
 800a13e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a140:	07dc      	lsls	r4, r3, #31
 800a142:	d504      	bpl.n	800a14e <_vfiprintf_r+0x4e>
 800a144:	f04f 30ff 	mov.w	r0, #4294967295
 800a148:	b01d      	add	sp, #116	@ 0x74
 800a14a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a14e:	89ab      	ldrh	r3, [r5, #12]
 800a150:	0598      	lsls	r0, r3, #22
 800a152:	d4f7      	bmi.n	800a144 <_vfiprintf_r+0x44>
 800a154:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a156:	f7fe fcb7 	bl	8008ac8 <__retarget_lock_release_recursive>
 800a15a:	e7f3      	b.n	800a144 <_vfiprintf_r+0x44>
 800a15c:	2300      	movs	r3, #0
 800a15e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a160:	2320      	movs	r3, #32
 800a162:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a166:	2330      	movs	r3, #48	@ 0x30
 800a168:	f04f 0901 	mov.w	r9, #1
 800a16c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a170:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a31c <_vfiprintf_r+0x21c>
 800a174:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a178:	4623      	mov	r3, r4
 800a17a:	469a      	mov	sl, r3
 800a17c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a180:	b10a      	cbz	r2, 800a186 <_vfiprintf_r+0x86>
 800a182:	2a25      	cmp	r2, #37	@ 0x25
 800a184:	d1f9      	bne.n	800a17a <_vfiprintf_r+0x7a>
 800a186:	ebba 0b04 	subs.w	fp, sl, r4
 800a18a:	d00b      	beq.n	800a1a4 <_vfiprintf_r+0xa4>
 800a18c:	465b      	mov	r3, fp
 800a18e:	4622      	mov	r2, r4
 800a190:	4629      	mov	r1, r5
 800a192:	4630      	mov	r0, r6
 800a194:	f7ff ffa1 	bl	800a0da <__sfputs_r>
 800a198:	3001      	adds	r0, #1
 800a19a:	f000 80a7 	beq.w	800a2ec <_vfiprintf_r+0x1ec>
 800a19e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a1a0:	445a      	add	r2, fp
 800a1a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800a1a4:	f89a 3000 	ldrb.w	r3, [sl]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	f000 809f 	beq.w	800a2ec <_vfiprintf_r+0x1ec>
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	f04f 32ff 	mov.w	r2, #4294967295
 800a1b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1b8:	f10a 0a01 	add.w	sl, sl, #1
 800a1bc:	9304      	str	r3, [sp, #16]
 800a1be:	9307      	str	r3, [sp, #28]
 800a1c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a1c4:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1c6:	4654      	mov	r4, sl
 800a1c8:	2205      	movs	r2, #5
 800a1ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1ce:	4853      	ldr	r0, [pc, #332]	@ (800a31c <_vfiprintf_r+0x21c>)
 800a1d0:	f7fe fc7b 	bl	8008aca <memchr>
 800a1d4:	9a04      	ldr	r2, [sp, #16]
 800a1d6:	b9d8      	cbnz	r0, 800a210 <_vfiprintf_r+0x110>
 800a1d8:	06d1      	lsls	r1, r2, #27
 800a1da:	bf44      	itt	mi
 800a1dc:	2320      	movmi	r3, #32
 800a1de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1e2:	0713      	lsls	r3, r2, #28
 800a1e4:	bf44      	itt	mi
 800a1e6:	232b      	movmi	r3, #43	@ 0x2b
 800a1e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1ec:	f89a 3000 	ldrb.w	r3, [sl]
 800a1f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1f2:	d015      	beq.n	800a220 <_vfiprintf_r+0x120>
 800a1f4:	4654      	mov	r4, sl
 800a1f6:	2000      	movs	r0, #0
 800a1f8:	f04f 0c0a 	mov.w	ip, #10
 800a1fc:	9a07      	ldr	r2, [sp, #28]
 800a1fe:	4621      	mov	r1, r4
 800a200:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a204:	3b30      	subs	r3, #48	@ 0x30
 800a206:	2b09      	cmp	r3, #9
 800a208:	d94b      	bls.n	800a2a2 <_vfiprintf_r+0x1a2>
 800a20a:	b1b0      	cbz	r0, 800a23a <_vfiprintf_r+0x13a>
 800a20c:	9207      	str	r2, [sp, #28]
 800a20e:	e014      	b.n	800a23a <_vfiprintf_r+0x13a>
 800a210:	eba0 0308 	sub.w	r3, r0, r8
 800a214:	fa09 f303 	lsl.w	r3, r9, r3
 800a218:	4313      	orrs	r3, r2
 800a21a:	46a2      	mov	sl, r4
 800a21c:	9304      	str	r3, [sp, #16]
 800a21e:	e7d2      	b.n	800a1c6 <_vfiprintf_r+0xc6>
 800a220:	9b03      	ldr	r3, [sp, #12]
 800a222:	1d19      	adds	r1, r3, #4
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	9103      	str	r1, [sp, #12]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	bfbb      	ittet	lt
 800a22c:	425b      	neglt	r3, r3
 800a22e:	f042 0202 	orrlt.w	r2, r2, #2
 800a232:	9307      	strge	r3, [sp, #28]
 800a234:	9307      	strlt	r3, [sp, #28]
 800a236:	bfb8      	it	lt
 800a238:	9204      	strlt	r2, [sp, #16]
 800a23a:	7823      	ldrb	r3, [r4, #0]
 800a23c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a23e:	d10a      	bne.n	800a256 <_vfiprintf_r+0x156>
 800a240:	7863      	ldrb	r3, [r4, #1]
 800a242:	2b2a      	cmp	r3, #42	@ 0x2a
 800a244:	d132      	bne.n	800a2ac <_vfiprintf_r+0x1ac>
 800a246:	9b03      	ldr	r3, [sp, #12]
 800a248:	3402      	adds	r4, #2
 800a24a:	1d1a      	adds	r2, r3, #4
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	9203      	str	r2, [sp, #12]
 800a250:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a254:	9305      	str	r3, [sp, #20]
 800a256:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a320 <_vfiprintf_r+0x220>
 800a25a:	2203      	movs	r2, #3
 800a25c:	4650      	mov	r0, sl
 800a25e:	7821      	ldrb	r1, [r4, #0]
 800a260:	f7fe fc33 	bl	8008aca <memchr>
 800a264:	b138      	cbz	r0, 800a276 <_vfiprintf_r+0x176>
 800a266:	2240      	movs	r2, #64	@ 0x40
 800a268:	9b04      	ldr	r3, [sp, #16]
 800a26a:	eba0 000a 	sub.w	r0, r0, sl
 800a26e:	4082      	lsls	r2, r0
 800a270:	4313      	orrs	r3, r2
 800a272:	3401      	adds	r4, #1
 800a274:	9304      	str	r3, [sp, #16]
 800a276:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a27a:	2206      	movs	r2, #6
 800a27c:	4829      	ldr	r0, [pc, #164]	@ (800a324 <_vfiprintf_r+0x224>)
 800a27e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a282:	f7fe fc22 	bl	8008aca <memchr>
 800a286:	2800      	cmp	r0, #0
 800a288:	d03f      	beq.n	800a30a <_vfiprintf_r+0x20a>
 800a28a:	4b27      	ldr	r3, [pc, #156]	@ (800a328 <_vfiprintf_r+0x228>)
 800a28c:	bb1b      	cbnz	r3, 800a2d6 <_vfiprintf_r+0x1d6>
 800a28e:	9b03      	ldr	r3, [sp, #12]
 800a290:	3307      	adds	r3, #7
 800a292:	f023 0307 	bic.w	r3, r3, #7
 800a296:	3308      	adds	r3, #8
 800a298:	9303      	str	r3, [sp, #12]
 800a29a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a29c:	443b      	add	r3, r7
 800a29e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2a0:	e76a      	b.n	800a178 <_vfiprintf_r+0x78>
 800a2a2:	460c      	mov	r4, r1
 800a2a4:	2001      	movs	r0, #1
 800a2a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800a2aa:	e7a8      	b.n	800a1fe <_vfiprintf_r+0xfe>
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	f04f 0c0a 	mov.w	ip, #10
 800a2b2:	4619      	mov	r1, r3
 800a2b4:	3401      	adds	r4, #1
 800a2b6:	9305      	str	r3, [sp, #20]
 800a2b8:	4620      	mov	r0, r4
 800a2ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2be:	3a30      	subs	r2, #48	@ 0x30
 800a2c0:	2a09      	cmp	r2, #9
 800a2c2:	d903      	bls.n	800a2cc <_vfiprintf_r+0x1cc>
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d0c6      	beq.n	800a256 <_vfiprintf_r+0x156>
 800a2c8:	9105      	str	r1, [sp, #20]
 800a2ca:	e7c4      	b.n	800a256 <_vfiprintf_r+0x156>
 800a2cc:	4604      	mov	r4, r0
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2d4:	e7f0      	b.n	800a2b8 <_vfiprintf_r+0x1b8>
 800a2d6:	ab03      	add	r3, sp, #12
 800a2d8:	9300      	str	r3, [sp, #0]
 800a2da:	462a      	mov	r2, r5
 800a2dc:	4630      	mov	r0, r6
 800a2de:	4b13      	ldr	r3, [pc, #76]	@ (800a32c <_vfiprintf_r+0x22c>)
 800a2e0:	a904      	add	r1, sp, #16
 800a2e2:	f7fd fe9f 	bl	8008024 <_printf_float>
 800a2e6:	4607      	mov	r7, r0
 800a2e8:	1c78      	adds	r0, r7, #1
 800a2ea:	d1d6      	bne.n	800a29a <_vfiprintf_r+0x19a>
 800a2ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2ee:	07d9      	lsls	r1, r3, #31
 800a2f0:	d405      	bmi.n	800a2fe <_vfiprintf_r+0x1fe>
 800a2f2:	89ab      	ldrh	r3, [r5, #12]
 800a2f4:	059a      	lsls	r2, r3, #22
 800a2f6:	d402      	bmi.n	800a2fe <_vfiprintf_r+0x1fe>
 800a2f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2fa:	f7fe fbe5 	bl	8008ac8 <__retarget_lock_release_recursive>
 800a2fe:	89ab      	ldrh	r3, [r5, #12]
 800a300:	065b      	lsls	r3, r3, #25
 800a302:	f53f af1f 	bmi.w	800a144 <_vfiprintf_r+0x44>
 800a306:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a308:	e71e      	b.n	800a148 <_vfiprintf_r+0x48>
 800a30a:	ab03      	add	r3, sp, #12
 800a30c:	9300      	str	r3, [sp, #0]
 800a30e:	462a      	mov	r2, r5
 800a310:	4630      	mov	r0, r6
 800a312:	4b06      	ldr	r3, [pc, #24]	@ (800a32c <_vfiprintf_r+0x22c>)
 800a314:	a904      	add	r1, sp, #16
 800a316:	f7fe f923 	bl	8008560 <_printf_i>
 800a31a:	e7e4      	b.n	800a2e6 <_vfiprintf_r+0x1e6>
 800a31c:	0800aaec 	.word	0x0800aaec
 800a320:	0800aaf2 	.word	0x0800aaf2
 800a324:	0800aaf6 	.word	0x0800aaf6
 800a328:	08008025 	.word	0x08008025
 800a32c:	0800a0db 	.word	0x0800a0db

0800a330 <__sflush_r>:
 800a330:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a336:	0716      	lsls	r6, r2, #28
 800a338:	4605      	mov	r5, r0
 800a33a:	460c      	mov	r4, r1
 800a33c:	d454      	bmi.n	800a3e8 <__sflush_r+0xb8>
 800a33e:	684b      	ldr	r3, [r1, #4]
 800a340:	2b00      	cmp	r3, #0
 800a342:	dc02      	bgt.n	800a34a <__sflush_r+0x1a>
 800a344:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a346:	2b00      	cmp	r3, #0
 800a348:	dd48      	ble.n	800a3dc <__sflush_r+0xac>
 800a34a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a34c:	2e00      	cmp	r6, #0
 800a34e:	d045      	beq.n	800a3dc <__sflush_r+0xac>
 800a350:	2300      	movs	r3, #0
 800a352:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a356:	682f      	ldr	r7, [r5, #0]
 800a358:	6a21      	ldr	r1, [r4, #32]
 800a35a:	602b      	str	r3, [r5, #0]
 800a35c:	d030      	beq.n	800a3c0 <__sflush_r+0x90>
 800a35e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a360:	89a3      	ldrh	r3, [r4, #12]
 800a362:	0759      	lsls	r1, r3, #29
 800a364:	d505      	bpl.n	800a372 <__sflush_r+0x42>
 800a366:	6863      	ldr	r3, [r4, #4]
 800a368:	1ad2      	subs	r2, r2, r3
 800a36a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a36c:	b10b      	cbz	r3, 800a372 <__sflush_r+0x42>
 800a36e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a370:	1ad2      	subs	r2, r2, r3
 800a372:	2300      	movs	r3, #0
 800a374:	4628      	mov	r0, r5
 800a376:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a378:	6a21      	ldr	r1, [r4, #32]
 800a37a:	47b0      	blx	r6
 800a37c:	1c43      	adds	r3, r0, #1
 800a37e:	89a3      	ldrh	r3, [r4, #12]
 800a380:	d106      	bne.n	800a390 <__sflush_r+0x60>
 800a382:	6829      	ldr	r1, [r5, #0]
 800a384:	291d      	cmp	r1, #29
 800a386:	d82b      	bhi.n	800a3e0 <__sflush_r+0xb0>
 800a388:	4a28      	ldr	r2, [pc, #160]	@ (800a42c <__sflush_r+0xfc>)
 800a38a:	40ca      	lsrs	r2, r1
 800a38c:	07d6      	lsls	r6, r2, #31
 800a38e:	d527      	bpl.n	800a3e0 <__sflush_r+0xb0>
 800a390:	2200      	movs	r2, #0
 800a392:	6062      	str	r2, [r4, #4]
 800a394:	6922      	ldr	r2, [r4, #16]
 800a396:	04d9      	lsls	r1, r3, #19
 800a398:	6022      	str	r2, [r4, #0]
 800a39a:	d504      	bpl.n	800a3a6 <__sflush_r+0x76>
 800a39c:	1c42      	adds	r2, r0, #1
 800a39e:	d101      	bne.n	800a3a4 <__sflush_r+0x74>
 800a3a0:	682b      	ldr	r3, [r5, #0]
 800a3a2:	b903      	cbnz	r3, 800a3a6 <__sflush_r+0x76>
 800a3a4:	6560      	str	r0, [r4, #84]	@ 0x54
 800a3a6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a3a8:	602f      	str	r7, [r5, #0]
 800a3aa:	b1b9      	cbz	r1, 800a3dc <__sflush_r+0xac>
 800a3ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a3b0:	4299      	cmp	r1, r3
 800a3b2:	d002      	beq.n	800a3ba <__sflush_r+0x8a>
 800a3b4:	4628      	mov	r0, r5
 800a3b6:	f7ff fa03 	bl	80097c0 <_free_r>
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	6363      	str	r3, [r4, #52]	@ 0x34
 800a3be:	e00d      	b.n	800a3dc <__sflush_r+0xac>
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	4628      	mov	r0, r5
 800a3c4:	47b0      	blx	r6
 800a3c6:	4602      	mov	r2, r0
 800a3c8:	1c50      	adds	r0, r2, #1
 800a3ca:	d1c9      	bne.n	800a360 <__sflush_r+0x30>
 800a3cc:	682b      	ldr	r3, [r5, #0]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d0c6      	beq.n	800a360 <__sflush_r+0x30>
 800a3d2:	2b1d      	cmp	r3, #29
 800a3d4:	d001      	beq.n	800a3da <__sflush_r+0xaa>
 800a3d6:	2b16      	cmp	r3, #22
 800a3d8:	d11d      	bne.n	800a416 <__sflush_r+0xe6>
 800a3da:	602f      	str	r7, [r5, #0]
 800a3dc:	2000      	movs	r0, #0
 800a3de:	e021      	b.n	800a424 <__sflush_r+0xf4>
 800a3e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3e4:	b21b      	sxth	r3, r3
 800a3e6:	e01a      	b.n	800a41e <__sflush_r+0xee>
 800a3e8:	690f      	ldr	r7, [r1, #16]
 800a3ea:	2f00      	cmp	r7, #0
 800a3ec:	d0f6      	beq.n	800a3dc <__sflush_r+0xac>
 800a3ee:	0793      	lsls	r3, r2, #30
 800a3f0:	bf18      	it	ne
 800a3f2:	2300      	movne	r3, #0
 800a3f4:	680e      	ldr	r6, [r1, #0]
 800a3f6:	bf08      	it	eq
 800a3f8:	694b      	ldreq	r3, [r1, #20]
 800a3fa:	1bf6      	subs	r6, r6, r7
 800a3fc:	600f      	str	r7, [r1, #0]
 800a3fe:	608b      	str	r3, [r1, #8]
 800a400:	2e00      	cmp	r6, #0
 800a402:	ddeb      	ble.n	800a3dc <__sflush_r+0xac>
 800a404:	4633      	mov	r3, r6
 800a406:	463a      	mov	r2, r7
 800a408:	4628      	mov	r0, r5
 800a40a:	6a21      	ldr	r1, [r4, #32]
 800a40c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a410:	47e0      	blx	ip
 800a412:	2800      	cmp	r0, #0
 800a414:	dc07      	bgt.n	800a426 <__sflush_r+0xf6>
 800a416:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a41a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a41e:	f04f 30ff 	mov.w	r0, #4294967295
 800a422:	81a3      	strh	r3, [r4, #12]
 800a424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a426:	4407      	add	r7, r0
 800a428:	1a36      	subs	r6, r6, r0
 800a42a:	e7e9      	b.n	800a400 <__sflush_r+0xd0>
 800a42c:	20400001 	.word	0x20400001

0800a430 <_fflush_r>:
 800a430:	b538      	push	{r3, r4, r5, lr}
 800a432:	690b      	ldr	r3, [r1, #16]
 800a434:	4605      	mov	r5, r0
 800a436:	460c      	mov	r4, r1
 800a438:	b913      	cbnz	r3, 800a440 <_fflush_r+0x10>
 800a43a:	2500      	movs	r5, #0
 800a43c:	4628      	mov	r0, r5
 800a43e:	bd38      	pop	{r3, r4, r5, pc}
 800a440:	b118      	cbz	r0, 800a44a <_fflush_r+0x1a>
 800a442:	6a03      	ldr	r3, [r0, #32]
 800a444:	b90b      	cbnz	r3, 800a44a <_fflush_r+0x1a>
 800a446:	f7fe fa35 	bl	80088b4 <__sinit>
 800a44a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d0f3      	beq.n	800a43a <_fflush_r+0xa>
 800a452:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a454:	07d0      	lsls	r0, r2, #31
 800a456:	d404      	bmi.n	800a462 <_fflush_r+0x32>
 800a458:	0599      	lsls	r1, r3, #22
 800a45a:	d402      	bmi.n	800a462 <_fflush_r+0x32>
 800a45c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a45e:	f7fe fb32 	bl	8008ac6 <__retarget_lock_acquire_recursive>
 800a462:	4628      	mov	r0, r5
 800a464:	4621      	mov	r1, r4
 800a466:	f7ff ff63 	bl	800a330 <__sflush_r>
 800a46a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a46c:	4605      	mov	r5, r0
 800a46e:	07da      	lsls	r2, r3, #31
 800a470:	d4e4      	bmi.n	800a43c <_fflush_r+0xc>
 800a472:	89a3      	ldrh	r3, [r4, #12]
 800a474:	059b      	lsls	r3, r3, #22
 800a476:	d4e1      	bmi.n	800a43c <_fflush_r+0xc>
 800a478:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a47a:	f7fe fb25 	bl	8008ac8 <__retarget_lock_release_recursive>
 800a47e:	e7dd      	b.n	800a43c <_fflush_r+0xc>

0800a480 <__swbuf_r>:
 800a480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a482:	460e      	mov	r6, r1
 800a484:	4614      	mov	r4, r2
 800a486:	4605      	mov	r5, r0
 800a488:	b118      	cbz	r0, 800a492 <__swbuf_r+0x12>
 800a48a:	6a03      	ldr	r3, [r0, #32]
 800a48c:	b90b      	cbnz	r3, 800a492 <__swbuf_r+0x12>
 800a48e:	f7fe fa11 	bl	80088b4 <__sinit>
 800a492:	69a3      	ldr	r3, [r4, #24]
 800a494:	60a3      	str	r3, [r4, #8]
 800a496:	89a3      	ldrh	r3, [r4, #12]
 800a498:	071a      	lsls	r2, r3, #28
 800a49a:	d501      	bpl.n	800a4a0 <__swbuf_r+0x20>
 800a49c:	6923      	ldr	r3, [r4, #16]
 800a49e:	b943      	cbnz	r3, 800a4b2 <__swbuf_r+0x32>
 800a4a0:	4621      	mov	r1, r4
 800a4a2:	4628      	mov	r0, r5
 800a4a4:	f000 f82a 	bl	800a4fc <__swsetup_r>
 800a4a8:	b118      	cbz	r0, 800a4b2 <__swbuf_r+0x32>
 800a4aa:	f04f 37ff 	mov.w	r7, #4294967295
 800a4ae:	4638      	mov	r0, r7
 800a4b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4b2:	6823      	ldr	r3, [r4, #0]
 800a4b4:	6922      	ldr	r2, [r4, #16]
 800a4b6:	b2f6      	uxtb	r6, r6
 800a4b8:	1a98      	subs	r0, r3, r2
 800a4ba:	6963      	ldr	r3, [r4, #20]
 800a4bc:	4637      	mov	r7, r6
 800a4be:	4283      	cmp	r3, r0
 800a4c0:	dc05      	bgt.n	800a4ce <__swbuf_r+0x4e>
 800a4c2:	4621      	mov	r1, r4
 800a4c4:	4628      	mov	r0, r5
 800a4c6:	f7ff ffb3 	bl	800a430 <_fflush_r>
 800a4ca:	2800      	cmp	r0, #0
 800a4cc:	d1ed      	bne.n	800a4aa <__swbuf_r+0x2a>
 800a4ce:	68a3      	ldr	r3, [r4, #8]
 800a4d0:	3b01      	subs	r3, #1
 800a4d2:	60a3      	str	r3, [r4, #8]
 800a4d4:	6823      	ldr	r3, [r4, #0]
 800a4d6:	1c5a      	adds	r2, r3, #1
 800a4d8:	6022      	str	r2, [r4, #0]
 800a4da:	701e      	strb	r6, [r3, #0]
 800a4dc:	6962      	ldr	r2, [r4, #20]
 800a4de:	1c43      	adds	r3, r0, #1
 800a4e0:	429a      	cmp	r2, r3
 800a4e2:	d004      	beq.n	800a4ee <__swbuf_r+0x6e>
 800a4e4:	89a3      	ldrh	r3, [r4, #12]
 800a4e6:	07db      	lsls	r3, r3, #31
 800a4e8:	d5e1      	bpl.n	800a4ae <__swbuf_r+0x2e>
 800a4ea:	2e0a      	cmp	r6, #10
 800a4ec:	d1df      	bne.n	800a4ae <__swbuf_r+0x2e>
 800a4ee:	4621      	mov	r1, r4
 800a4f0:	4628      	mov	r0, r5
 800a4f2:	f7ff ff9d 	bl	800a430 <_fflush_r>
 800a4f6:	2800      	cmp	r0, #0
 800a4f8:	d0d9      	beq.n	800a4ae <__swbuf_r+0x2e>
 800a4fa:	e7d6      	b.n	800a4aa <__swbuf_r+0x2a>

0800a4fc <__swsetup_r>:
 800a4fc:	b538      	push	{r3, r4, r5, lr}
 800a4fe:	4b29      	ldr	r3, [pc, #164]	@ (800a5a4 <__swsetup_r+0xa8>)
 800a500:	4605      	mov	r5, r0
 800a502:	6818      	ldr	r0, [r3, #0]
 800a504:	460c      	mov	r4, r1
 800a506:	b118      	cbz	r0, 800a510 <__swsetup_r+0x14>
 800a508:	6a03      	ldr	r3, [r0, #32]
 800a50a:	b90b      	cbnz	r3, 800a510 <__swsetup_r+0x14>
 800a50c:	f7fe f9d2 	bl	80088b4 <__sinit>
 800a510:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a514:	0719      	lsls	r1, r3, #28
 800a516:	d422      	bmi.n	800a55e <__swsetup_r+0x62>
 800a518:	06da      	lsls	r2, r3, #27
 800a51a:	d407      	bmi.n	800a52c <__swsetup_r+0x30>
 800a51c:	2209      	movs	r2, #9
 800a51e:	602a      	str	r2, [r5, #0]
 800a520:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a524:	f04f 30ff 	mov.w	r0, #4294967295
 800a528:	81a3      	strh	r3, [r4, #12]
 800a52a:	e033      	b.n	800a594 <__swsetup_r+0x98>
 800a52c:	0758      	lsls	r0, r3, #29
 800a52e:	d512      	bpl.n	800a556 <__swsetup_r+0x5a>
 800a530:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a532:	b141      	cbz	r1, 800a546 <__swsetup_r+0x4a>
 800a534:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a538:	4299      	cmp	r1, r3
 800a53a:	d002      	beq.n	800a542 <__swsetup_r+0x46>
 800a53c:	4628      	mov	r0, r5
 800a53e:	f7ff f93f 	bl	80097c0 <_free_r>
 800a542:	2300      	movs	r3, #0
 800a544:	6363      	str	r3, [r4, #52]	@ 0x34
 800a546:	89a3      	ldrh	r3, [r4, #12]
 800a548:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a54c:	81a3      	strh	r3, [r4, #12]
 800a54e:	2300      	movs	r3, #0
 800a550:	6063      	str	r3, [r4, #4]
 800a552:	6923      	ldr	r3, [r4, #16]
 800a554:	6023      	str	r3, [r4, #0]
 800a556:	89a3      	ldrh	r3, [r4, #12]
 800a558:	f043 0308 	orr.w	r3, r3, #8
 800a55c:	81a3      	strh	r3, [r4, #12]
 800a55e:	6923      	ldr	r3, [r4, #16]
 800a560:	b94b      	cbnz	r3, 800a576 <__swsetup_r+0x7a>
 800a562:	89a3      	ldrh	r3, [r4, #12]
 800a564:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a568:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a56c:	d003      	beq.n	800a576 <__swsetup_r+0x7a>
 800a56e:	4621      	mov	r1, r4
 800a570:	4628      	mov	r0, r5
 800a572:	f000 f8b2 	bl	800a6da <__smakebuf_r>
 800a576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a57a:	f013 0201 	ands.w	r2, r3, #1
 800a57e:	d00a      	beq.n	800a596 <__swsetup_r+0x9a>
 800a580:	2200      	movs	r2, #0
 800a582:	60a2      	str	r2, [r4, #8]
 800a584:	6962      	ldr	r2, [r4, #20]
 800a586:	4252      	negs	r2, r2
 800a588:	61a2      	str	r2, [r4, #24]
 800a58a:	6922      	ldr	r2, [r4, #16]
 800a58c:	b942      	cbnz	r2, 800a5a0 <__swsetup_r+0xa4>
 800a58e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a592:	d1c5      	bne.n	800a520 <__swsetup_r+0x24>
 800a594:	bd38      	pop	{r3, r4, r5, pc}
 800a596:	0799      	lsls	r1, r3, #30
 800a598:	bf58      	it	pl
 800a59a:	6962      	ldrpl	r2, [r4, #20]
 800a59c:	60a2      	str	r2, [r4, #8]
 800a59e:	e7f4      	b.n	800a58a <__swsetup_r+0x8e>
 800a5a0:	2000      	movs	r0, #0
 800a5a2:	e7f7      	b.n	800a594 <__swsetup_r+0x98>
 800a5a4:	2000001c 	.word	0x2000001c

0800a5a8 <_sbrk_r>:
 800a5a8:	b538      	push	{r3, r4, r5, lr}
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	4d05      	ldr	r5, [pc, #20]	@ (800a5c4 <_sbrk_r+0x1c>)
 800a5ae:	4604      	mov	r4, r0
 800a5b0:	4608      	mov	r0, r1
 800a5b2:	602b      	str	r3, [r5, #0]
 800a5b4:	f7f7 fe28 	bl	8002208 <_sbrk>
 800a5b8:	1c43      	adds	r3, r0, #1
 800a5ba:	d102      	bne.n	800a5c2 <_sbrk_r+0x1a>
 800a5bc:	682b      	ldr	r3, [r5, #0]
 800a5be:	b103      	cbz	r3, 800a5c2 <_sbrk_r+0x1a>
 800a5c0:	6023      	str	r3, [r4, #0]
 800a5c2:	bd38      	pop	{r3, r4, r5, pc}
 800a5c4:	20002e70 	.word	0x20002e70

0800a5c8 <__assert_func>:
 800a5c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a5ca:	4614      	mov	r4, r2
 800a5cc:	461a      	mov	r2, r3
 800a5ce:	4b09      	ldr	r3, [pc, #36]	@ (800a5f4 <__assert_func+0x2c>)
 800a5d0:	4605      	mov	r5, r0
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	68d8      	ldr	r0, [r3, #12]
 800a5d6:	b14c      	cbz	r4, 800a5ec <__assert_func+0x24>
 800a5d8:	4b07      	ldr	r3, [pc, #28]	@ (800a5f8 <__assert_func+0x30>)
 800a5da:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a5de:	9100      	str	r1, [sp, #0]
 800a5e0:	462b      	mov	r3, r5
 800a5e2:	4906      	ldr	r1, [pc, #24]	@ (800a5fc <__assert_func+0x34>)
 800a5e4:	f000 f842 	bl	800a66c <fiprintf>
 800a5e8:	f000 f8d6 	bl	800a798 <abort>
 800a5ec:	4b04      	ldr	r3, [pc, #16]	@ (800a600 <__assert_func+0x38>)
 800a5ee:	461c      	mov	r4, r3
 800a5f0:	e7f3      	b.n	800a5da <__assert_func+0x12>
 800a5f2:	bf00      	nop
 800a5f4:	2000001c 	.word	0x2000001c
 800a5f8:	0800ab07 	.word	0x0800ab07
 800a5fc:	0800ab14 	.word	0x0800ab14
 800a600:	0800ab42 	.word	0x0800ab42

0800a604 <_calloc_r>:
 800a604:	b570      	push	{r4, r5, r6, lr}
 800a606:	fba1 5402 	umull	r5, r4, r1, r2
 800a60a:	b934      	cbnz	r4, 800a61a <_calloc_r+0x16>
 800a60c:	4629      	mov	r1, r5
 800a60e:	f7ff f949 	bl	80098a4 <_malloc_r>
 800a612:	4606      	mov	r6, r0
 800a614:	b928      	cbnz	r0, 800a622 <_calloc_r+0x1e>
 800a616:	4630      	mov	r0, r6
 800a618:	bd70      	pop	{r4, r5, r6, pc}
 800a61a:	220c      	movs	r2, #12
 800a61c:	2600      	movs	r6, #0
 800a61e:	6002      	str	r2, [r0, #0]
 800a620:	e7f9      	b.n	800a616 <_calloc_r+0x12>
 800a622:	462a      	mov	r2, r5
 800a624:	4621      	mov	r1, r4
 800a626:	f7fe f9d0 	bl	80089ca <memset>
 800a62a:	e7f4      	b.n	800a616 <_calloc_r+0x12>

0800a62c <__ascii_mbtowc>:
 800a62c:	b082      	sub	sp, #8
 800a62e:	b901      	cbnz	r1, 800a632 <__ascii_mbtowc+0x6>
 800a630:	a901      	add	r1, sp, #4
 800a632:	b142      	cbz	r2, 800a646 <__ascii_mbtowc+0x1a>
 800a634:	b14b      	cbz	r3, 800a64a <__ascii_mbtowc+0x1e>
 800a636:	7813      	ldrb	r3, [r2, #0]
 800a638:	600b      	str	r3, [r1, #0]
 800a63a:	7812      	ldrb	r2, [r2, #0]
 800a63c:	1e10      	subs	r0, r2, #0
 800a63e:	bf18      	it	ne
 800a640:	2001      	movne	r0, #1
 800a642:	b002      	add	sp, #8
 800a644:	4770      	bx	lr
 800a646:	4610      	mov	r0, r2
 800a648:	e7fb      	b.n	800a642 <__ascii_mbtowc+0x16>
 800a64a:	f06f 0001 	mvn.w	r0, #1
 800a64e:	e7f8      	b.n	800a642 <__ascii_mbtowc+0x16>

0800a650 <__ascii_wctomb>:
 800a650:	4603      	mov	r3, r0
 800a652:	4608      	mov	r0, r1
 800a654:	b141      	cbz	r1, 800a668 <__ascii_wctomb+0x18>
 800a656:	2aff      	cmp	r2, #255	@ 0xff
 800a658:	d904      	bls.n	800a664 <__ascii_wctomb+0x14>
 800a65a:	228a      	movs	r2, #138	@ 0x8a
 800a65c:	f04f 30ff 	mov.w	r0, #4294967295
 800a660:	601a      	str	r2, [r3, #0]
 800a662:	4770      	bx	lr
 800a664:	2001      	movs	r0, #1
 800a666:	700a      	strb	r2, [r1, #0]
 800a668:	4770      	bx	lr
	...

0800a66c <fiprintf>:
 800a66c:	b40e      	push	{r1, r2, r3}
 800a66e:	b503      	push	{r0, r1, lr}
 800a670:	4601      	mov	r1, r0
 800a672:	ab03      	add	r3, sp, #12
 800a674:	4805      	ldr	r0, [pc, #20]	@ (800a68c <fiprintf+0x20>)
 800a676:	f853 2b04 	ldr.w	r2, [r3], #4
 800a67a:	6800      	ldr	r0, [r0, #0]
 800a67c:	9301      	str	r3, [sp, #4]
 800a67e:	f7ff fd3f 	bl	800a100 <_vfiprintf_r>
 800a682:	b002      	add	sp, #8
 800a684:	f85d eb04 	ldr.w	lr, [sp], #4
 800a688:	b003      	add	sp, #12
 800a68a:	4770      	bx	lr
 800a68c:	2000001c 	.word	0x2000001c

0800a690 <__swhatbuf_r>:
 800a690:	b570      	push	{r4, r5, r6, lr}
 800a692:	460c      	mov	r4, r1
 800a694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a698:	4615      	mov	r5, r2
 800a69a:	2900      	cmp	r1, #0
 800a69c:	461e      	mov	r6, r3
 800a69e:	b096      	sub	sp, #88	@ 0x58
 800a6a0:	da0c      	bge.n	800a6bc <__swhatbuf_r+0x2c>
 800a6a2:	89a3      	ldrh	r3, [r4, #12]
 800a6a4:	2100      	movs	r1, #0
 800a6a6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a6aa:	bf14      	ite	ne
 800a6ac:	2340      	movne	r3, #64	@ 0x40
 800a6ae:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a6b2:	2000      	movs	r0, #0
 800a6b4:	6031      	str	r1, [r6, #0]
 800a6b6:	602b      	str	r3, [r5, #0]
 800a6b8:	b016      	add	sp, #88	@ 0x58
 800a6ba:	bd70      	pop	{r4, r5, r6, pc}
 800a6bc:	466a      	mov	r2, sp
 800a6be:	f000 f849 	bl	800a754 <_fstat_r>
 800a6c2:	2800      	cmp	r0, #0
 800a6c4:	dbed      	blt.n	800a6a2 <__swhatbuf_r+0x12>
 800a6c6:	9901      	ldr	r1, [sp, #4]
 800a6c8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a6cc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a6d0:	4259      	negs	r1, r3
 800a6d2:	4159      	adcs	r1, r3
 800a6d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a6d8:	e7eb      	b.n	800a6b2 <__swhatbuf_r+0x22>

0800a6da <__smakebuf_r>:
 800a6da:	898b      	ldrh	r3, [r1, #12]
 800a6dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6de:	079d      	lsls	r5, r3, #30
 800a6e0:	4606      	mov	r6, r0
 800a6e2:	460c      	mov	r4, r1
 800a6e4:	d507      	bpl.n	800a6f6 <__smakebuf_r+0x1c>
 800a6e6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a6ea:	6023      	str	r3, [r4, #0]
 800a6ec:	6123      	str	r3, [r4, #16]
 800a6ee:	2301      	movs	r3, #1
 800a6f0:	6163      	str	r3, [r4, #20]
 800a6f2:	b003      	add	sp, #12
 800a6f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6f6:	466a      	mov	r2, sp
 800a6f8:	ab01      	add	r3, sp, #4
 800a6fa:	f7ff ffc9 	bl	800a690 <__swhatbuf_r>
 800a6fe:	9f00      	ldr	r7, [sp, #0]
 800a700:	4605      	mov	r5, r0
 800a702:	4639      	mov	r1, r7
 800a704:	4630      	mov	r0, r6
 800a706:	f7ff f8cd 	bl	80098a4 <_malloc_r>
 800a70a:	b948      	cbnz	r0, 800a720 <__smakebuf_r+0x46>
 800a70c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a710:	059a      	lsls	r2, r3, #22
 800a712:	d4ee      	bmi.n	800a6f2 <__smakebuf_r+0x18>
 800a714:	f023 0303 	bic.w	r3, r3, #3
 800a718:	f043 0302 	orr.w	r3, r3, #2
 800a71c:	81a3      	strh	r3, [r4, #12]
 800a71e:	e7e2      	b.n	800a6e6 <__smakebuf_r+0xc>
 800a720:	89a3      	ldrh	r3, [r4, #12]
 800a722:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a726:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a72a:	81a3      	strh	r3, [r4, #12]
 800a72c:	9b01      	ldr	r3, [sp, #4]
 800a72e:	6020      	str	r0, [r4, #0]
 800a730:	b15b      	cbz	r3, 800a74a <__smakebuf_r+0x70>
 800a732:	4630      	mov	r0, r6
 800a734:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a738:	f000 f81e 	bl	800a778 <_isatty_r>
 800a73c:	b128      	cbz	r0, 800a74a <__smakebuf_r+0x70>
 800a73e:	89a3      	ldrh	r3, [r4, #12]
 800a740:	f023 0303 	bic.w	r3, r3, #3
 800a744:	f043 0301 	orr.w	r3, r3, #1
 800a748:	81a3      	strh	r3, [r4, #12]
 800a74a:	89a3      	ldrh	r3, [r4, #12]
 800a74c:	431d      	orrs	r5, r3
 800a74e:	81a5      	strh	r5, [r4, #12]
 800a750:	e7cf      	b.n	800a6f2 <__smakebuf_r+0x18>
	...

0800a754 <_fstat_r>:
 800a754:	b538      	push	{r3, r4, r5, lr}
 800a756:	2300      	movs	r3, #0
 800a758:	4d06      	ldr	r5, [pc, #24]	@ (800a774 <_fstat_r+0x20>)
 800a75a:	4604      	mov	r4, r0
 800a75c:	4608      	mov	r0, r1
 800a75e:	4611      	mov	r1, r2
 800a760:	602b      	str	r3, [r5, #0]
 800a762:	f7f7 fd2b 	bl	80021bc <_fstat>
 800a766:	1c43      	adds	r3, r0, #1
 800a768:	d102      	bne.n	800a770 <_fstat_r+0x1c>
 800a76a:	682b      	ldr	r3, [r5, #0]
 800a76c:	b103      	cbz	r3, 800a770 <_fstat_r+0x1c>
 800a76e:	6023      	str	r3, [r4, #0]
 800a770:	bd38      	pop	{r3, r4, r5, pc}
 800a772:	bf00      	nop
 800a774:	20002e70 	.word	0x20002e70

0800a778 <_isatty_r>:
 800a778:	b538      	push	{r3, r4, r5, lr}
 800a77a:	2300      	movs	r3, #0
 800a77c:	4d05      	ldr	r5, [pc, #20]	@ (800a794 <_isatty_r+0x1c>)
 800a77e:	4604      	mov	r4, r0
 800a780:	4608      	mov	r0, r1
 800a782:	602b      	str	r3, [r5, #0]
 800a784:	f7f7 fd29 	bl	80021da <_isatty>
 800a788:	1c43      	adds	r3, r0, #1
 800a78a:	d102      	bne.n	800a792 <_isatty_r+0x1a>
 800a78c:	682b      	ldr	r3, [r5, #0]
 800a78e:	b103      	cbz	r3, 800a792 <_isatty_r+0x1a>
 800a790:	6023      	str	r3, [r4, #0]
 800a792:	bd38      	pop	{r3, r4, r5, pc}
 800a794:	20002e70 	.word	0x20002e70

0800a798 <abort>:
 800a798:	2006      	movs	r0, #6
 800a79a:	b508      	push	{r3, lr}
 800a79c:	f000 f82c 	bl	800a7f8 <raise>
 800a7a0:	2001      	movs	r0, #1
 800a7a2:	f7f7 fcbc 	bl	800211e <_exit>

0800a7a6 <_raise_r>:
 800a7a6:	291f      	cmp	r1, #31
 800a7a8:	b538      	push	{r3, r4, r5, lr}
 800a7aa:	4605      	mov	r5, r0
 800a7ac:	460c      	mov	r4, r1
 800a7ae:	d904      	bls.n	800a7ba <_raise_r+0x14>
 800a7b0:	2316      	movs	r3, #22
 800a7b2:	6003      	str	r3, [r0, #0]
 800a7b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a7b8:	bd38      	pop	{r3, r4, r5, pc}
 800a7ba:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a7bc:	b112      	cbz	r2, 800a7c4 <_raise_r+0x1e>
 800a7be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a7c2:	b94b      	cbnz	r3, 800a7d8 <_raise_r+0x32>
 800a7c4:	4628      	mov	r0, r5
 800a7c6:	f000 f831 	bl	800a82c <_getpid_r>
 800a7ca:	4622      	mov	r2, r4
 800a7cc:	4601      	mov	r1, r0
 800a7ce:	4628      	mov	r0, r5
 800a7d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7d4:	f000 b818 	b.w	800a808 <_kill_r>
 800a7d8:	2b01      	cmp	r3, #1
 800a7da:	d00a      	beq.n	800a7f2 <_raise_r+0x4c>
 800a7dc:	1c59      	adds	r1, r3, #1
 800a7de:	d103      	bne.n	800a7e8 <_raise_r+0x42>
 800a7e0:	2316      	movs	r3, #22
 800a7e2:	6003      	str	r3, [r0, #0]
 800a7e4:	2001      	movs	r0, #1
 800a7e6:	e7e7      	b.n	800a7b8 <_raise_r+0x12>
 800a7e8:	2100      	movs	r1, #0
 800a7ea:	4620      	mov	r0, r4
 800a7ec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a7f0:	4798      	blx	r3
 800a7f2:	2000      	movs	r0, #0
 800a7f4:	e7e0      	b.n	800a7b8 <_raise_r+0x12>
	...

0800a7f8 <raise>:
 800a7f8:	4b02      	ldr	r3, [pc, #8]	@ (800a804 <raise+0xc>)
 800a7fa:	4601      	mov	r1, r0
 800a7fc:	6818      	ldr	r0, [r3, #0]
 800a7fe:	f7ff bfd2 	b.w	800a7a6 <_raise_r>
 800a802:	bf00      	nop
 800a804:	2000001c 	.word	0x2000001c

0800a808 <_kill_r>:
 800a808:	b538      	push	{r3, r4, r5, lr}
 800a80a:	2300      	movs	r3, #0
 800a80c:	4d06      	ldr	r5, [pc, #24]	@ (800a828 <_kill_r+0x20>)
 800a80e:	4604      	mov	r4, r0
 800a810:	4608      	mov	r0, r1
 800a812:	4611      	mov	r1, r2
 800a814:	602b      	str	r3, [r5, #0]
 800a816:	f7f7 fc72 	bl	80020fe <_kill>
 800a81a:	1c43      	adds	r3, r0, #1
 800a81c:	d102      	bne.n	800a824 <_kill_r+0x1c>
 800a81e:	682b      	ldr	r3, [r5, #0]
 800a820:	b103      	cbz	r3, 800a824 <_kill_r+0x1c>
 800a822:	6023      	str	r3, [r4, #0]
 800a824:	bd38      	pop	{r3, r4, r5, pc}
 800a826:	bf00      	nop
 800a828:	20002e70 	.word	0x20002e70

0800a82c <_getpid_r>:
 800a82c:	f7f7 bc60 	b.w	80020f0 <_getpid>

0800a830 <_init>:
 800a830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a832:	bf00      	nop
 800a834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a836:	bc08      	pop	{r3}
 800a838:	469e      	mov	lr, r3
 800a83a:	4770      	bx	lr

0800a83c <_fini>:
 800a83c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a83e:	bf00      	nop
 800a840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a842:	bc08      	pop	{r3}
 800a844:	469e      	mov	lr, r3
 800a846:	4770      	bx	lr
