0.7
2020.2
Nov 18 2020
09:20:35
/home/dimitris/di_vhdl/project_1/project_1.sim/sim_1/synth/timing/xsim/DSD_Lab2_tb_w_time_synth.v,1638449365,verilog,,,,DSD_Lab2;glbl,,,,,,,,
/home/dimitris/di_vhdl/project_1/project_1.srcs/sim_1/new/DSD_Lab2_tb_w.vhd,1638445917,vhdl,,,,dsd_lab2_tb_w,,,,,,,,
