// This is an auto-generated file. Don't edit this file; edit `modules.yml` instead.

digraph G {
  graph[root="root"];
  node[shape="record", style="filled"];

  node[color="#945050", fillcolor="#ffaaaa", penwidth=4, style="filled"];

  ELEC40003 [label="{ELEC40003 | Digital Electronics\nand Computer\nArchitecture}"];


  node[penwidth=1];

  ELEC40006 [label="{ELEC40006 | Electronics Design\nProject}"];

  ELEC40010_ELEC40011 [label="{ELEC40010_ELEC40011 | Mathematics 1A 1B}"];


  node[color="#666666", fillcolor="#dddddd", style="dashed"];

  ELEC40009 [label="{ELEC40009 | Topics in\nElectrical\nEngineering}"];

  ELEC40002 [label="{ELEC40002 | Analysis and Design\nof Circuits}"];

  ELEC40004 [label="{ELEC40004 | Programming for\nEngineers}"];

  node[color="#985d7d", fillcolor="#dea8c6", penwidth=4, style="filled"];

  ELEC50001 [label="{ELEC50001 | Circuits and\nSystems}"];
  ELEC40003 -> ELEC50001;

  ELEC50010 [label="{ELEC50010 | Instruction\nArchitectures and\nCompilers}"];
  ELEC40004 -> ELEC50010;


  node[penwidth=1];

  ELEC50014 [label="{ELEC50014 | Software Systems}"];
  ELEC40004 -> ELEC50014;
  ELEC40006 -> ELEC50014;

  ELEC50015 [label="{ELEC50015 | Electronics Design\nProject}"];
  ELEC40002 -> ELEC50015;
  ELEC40003 -> ELEC50015;
  ELEC40004 -> ELEC50015;
  ELEC40006 -> ELEC50015;
  ELEC40009 -> ELEC50015;
  ELEC40010_ELEC40011 -> ELEC50015;

  ELEC50002 [label="{ELEC50002 | Communications}"];
  ELEC40009 -> ELEC50002;
  ELEC40010_ELEC40011 -> ELEC50002;
  ELEC50006 -> ELEC50002;
  ELEC50011 -> ELEC50002;
  ELEC50013 -> ELEC50002;

  ELEC50006 [label="{ELEC50006 | Discrete\nMathematics}"];
  ELEC40004 -> ELEC50006;
  ELEC40010_ELEC40011 -> ELEC50006;

  ELEC50011 [label="{ELEC50011 | Mathematics for\nEngineers}"];
  ELEC40010_ELEC40011 -> ELEC50011;


  node[color="#666666", fillcolor="#dddddd", style="dashed"];

  ELEC50009 [label="{ELEC50009 | Information\nProcessing}"];
  ELEC40004 -> ELEC50009;
  ELEC40010_ELEC40011 -> ELEC50009;

  ELEC50013 [label="{ELEC50013 | Signals and Systems}"];
  ELEC40002 -> ELEC50013;
  ELEC40004 -> ELEC50013;
  ELEC40010_ELEC40011 -> ELEC50013;

  node[color="#7e68a4", fillcolor="#bba5e3", penwidth=4, style="filled"];

  ELEC60011 [label="{ELEC60011 | Digital Systems\nDesign}"];
  ELEC40003 -> ELEC60011 [weight=0];
  ELEC50001 -> ELEC60011;
  ELEC50010 -> ELEC60011;


  node[penwidth=1];

  ELEC60013 [label="{ELEC60013 | Embedded Systems}"];
  ELEC40003 -> ELEC60013 [weight=0];
  ELEC40004 -> ELEC60013 [weight=0];
  ELEC40006 -> ELEC60013 [weight=0];
  ELEC50014 -> ELEC60013;
  ELEC50009 -> ELEC60013;
  ELEC50015 -> ELEC60013;

  ELEC60014 [label="{ELEC60014 | Group Consultancy\nProject}"];
  ELEC50001 -> ELEC60014 [style=invis];

  ELEC60015 [label="{ELEC60015 | High Level\nProgramming}"];
  ELEC50010 -> ELEC60015;
  ELEC50006 -> ELEC60015;

  ELEC60016 [label="{ELEC60016 | Individual\nIndustrial Placement}"];
  ELEC40006 -> ELEC60016 [weight=0];
  ELEC50015 -> ELEC60016;
  ELEC60020 -> ELEC60016;

  ELEC60017 [label="{ELEC60017 | Individual Project}"];
  ELEC50015 -> ELEC60017;

  ELEC60025 [label="{ELEC60025 | Real-Time Digital\nSignal Processing}"];
  ELEC40003 -> ELEC60025 [weight=0];
  ELEC50011 -> ELEC60025;
  ELEC60010 -> ELEC60025;


  node[color="#666666", fillcolor="#dddddd", style="dashed"];

  ELEC60020 [label="{ELEC60020 | Managing\nEngineering Projects}"];
  ELEC50001 -> ELEC60020 [style=invis];

  ELEC60010 [label="{ELEC60010 | Digital Signal\nProcessing}"];
  ELEC50006 -> ELEC60010;
  ELEC50011 -> ELEC60010;
  ELEC50013 -> ELEC60010;
  ELEC50002 -> ELEC60010;

  node[color="#4d5395", fillcolor="#9aa3ff", penwidth=4, style="filled"];


  node[penwidth=1];


  node[color="#666666", fillcolor="#dddddd", style="dashed"];

  root[label="digital theme", color="#666666", fillcolor="#dddddd"];
  root -> ELEC40003;
  root -> ELEC40006;
  root -> ELEC40009;
  root -> ELEC40002;
  root -> ELEC40004;
  root -> ELEC40010_ELEC40011;

}
