
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000012  00800200  000010c0  00001154  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000010c0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000013  00800212  00800212  00001166  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001166  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000220  00000000  00000000  00001196  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001864  00000000  00000000  000013b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000cd7  00000000  00000000  00002c1a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000011dc  00000000  00000000  000038f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000040c  00000000  00000000  00004ad0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000561  00000000  00000000  00004edc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000922  00000000  00000000  0000543d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001a0  00000000  00000000  00005d5f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
       6:	00 00       	nop
       8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
       a:	00 00       	nop
       c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
       e:	00 00       	nop
      10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
      12:	00 00       	nop
      14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
      16:	00 00       	nop
      18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
      22:	00 00       	nop
      24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
      26:	00 00       	nop
      28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
      32:	00 00       	nop
      34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
      36:	00 00       	nop
      38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
      42:	00 00       	nop
      44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
      46:	00 00       	nop
      48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
      52:	00 00       	nop
      54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
      56:	00 00       	nop
      58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
      62:	00 00       	nop
      64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
      66:	00 00       	nop
      68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
      72:	00 00       	nop
      74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
      76:	00 00       	nop
      78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
      82:	00 00       	nop
      84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
      86:	00 00       	nop
      88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
      92:	00 00       	nop
      94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
      96:	00 00       	nop
      98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	3d c3       	rjmp	.+1658   	; 0x718 <__vector_39>
      9e:	00 00       	nop
      a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	a7 03       	fmuls	r18, r23
      e6:	f9 03       	fmulsu	r23, r17
      e8:	f9 03       	fmulsu	r23, r17
      ea:	f9 03       	fmulsu	r23, r17
      ec:	f9 03       	fmulsu	r23, r17
      ee:	f9 03       	fmulsu	r23, r17
      f0:	f9 03       	fmulsu	r23, r17
      f2:	f9 03       	fmulsu	r23, r17
      f4:	a7 03       	fmuls	r18, r23
      f6:	f9 03       	fmulsu	r23, r17
      f8:	f9 03       	fmulsu	r23, r17
      fa:	f9 03       	fmulsu	r23, r17
      fc:	f9 03       	fmulsu	r23, r17
      fe:	f9 03       	fmulsu	r23, r17
     100:	f9 03       	fmulsu	r23, r17
     102:	f9 03       	fmulsu	r23, r17
     104:	a9 03       	fmulsu	r18, r17
     106:	f9 03       	fmulsu	r23, r17
     108:	f9 03       	fmulsu	r23, r17
     10a:	f9 03       	fmulsu	r23, r17
     10c:	f9 03       	fmulsu	r23, r17
     10e:	f9 03       	fmulsu	r23, r17
     110:	f9 03       	fmulsu	r23, r17
     112:	f9 03       	fmulsu	r23, r17
     114:	f9 03       	fmulsu	r23, r17
     116:	f9 03       	fmulsu	r23, r17
     118:	f9 03       	fmulsu	r23, r17
     11a:	f9 03       	fmulsu	r23, r17
     11c:	f9 03       	fmulsu	r23, r17
     11e:	f9 03       	fmulsu	r23, r17
     120:	f9 03       	fmulsu	r23, r17
     122:	f9 03       	fmulsu	r23, r17
     124:	a9 03       	fmulsu	r18, r17
     126:	f9 03       	fmulsu	r23, r17
     128:	f9 03       	fmulsu	r23, r17
     12a:	f9 03       	fmulsu	r23, r17
     12c:	f9 03       	fmulsu	r23, r17
     12e:	f9 03       	fmulsu	r23, r17
     130:	f9 03       	fmulsu	r23, r17
     132:	f9 03       	fmulsu	r23, r17
     134:	f9 03       	fmulsu	r23, r17
     136:	f9 03       	fmulsu	r23, r17
     138:	f9 03       	fmulsu	r23, r17
     13a:	f9 03       	fmulsu	r23, r17
     13c:	f9 03       	fmulsu	r23, r17
     13e:	f9 03       	fmulsu	r23, r17
     140:	f9 03       	fmulsu	r23, r17
     142:	f9 03       	fmulsu	r23, r17
     144:	f5 03       	fmuls	r23, r21
     146:	f9 03       	fmulsu	r23, r17
     148:	f9 03       	fmulsu	r23, r17
     14a:	f9 03       	fmulsu	r23, r17
     14c:	f9 03       	fmulsu	r23, r17
     14e:	f9 03       	fmulsu	r23, r17
     150:	f9 03       	fmulsu	r23, r17
     152:	f9 03       	fmulsu	r23, r17
     154:	d2 03       	fmuls	r21, r18
     156:	f9 03       	fmulsu	r23, r17
     158:	f9 03       	fmulsu	r23, r17
     15a:	f9 03       	fmulsu	r23, r17
     15c:	f9 03       	fmulsu	r23, r17
     15e:	f9 03       	fmulsu	r23, r17
     160:	f9 03       	fmulsu	r23, r17
     162:	f9 03       	fmulsu	r23, r17
     164:	f9 03       	fmulsu	r23, r17
     166:	f9 03       	fmulsu	r23, r17
     168:	f9 03       	fmulsu	r23, r17
     16a:	f9 03       	fmulsu	r23, r17
     16c:	f9 03       	fmulsu	r23, r17
     16e:	f9 03       	fmulsu	r23, r17
     170:	f9 03       	fmulsu	r23, r17
     172:	f9 03       	fmulsu	r23, r17
     174:	c6 03       	fmuls	r20, r22
     176:	f9 03       	fmulsu	r23, r17
     178:	f9 03       	fmulsu	r23, r17
     17a:	f9 03       	fmulsu	r23, r17
     17c:	f9 03       	fmulsu	r23, r17
     17e:	f9 03       	fmulsu	r23, r17
     180:	f9 03       	fmulsu	r23, r17
     182:	f9 03       	fmulsu	r23, r17
     184:	e4 03       	fmuls	r22, r20

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 ec       	ldi	r30, 0xC0	; 192
     19e:	f0 e1       	ldi	r31, 0x10	; 16
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 31       	cpi	r26, 0x12	; 18
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a2 e1       	ldi	r26, 0x12	; 18
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a5 32       	cpi	r26, 0x25	; 37
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	91 d1       	rcall	.+802    	; 0x4e4 <main>
     1c2:	7c c7       	rjmp	.+3832   	; 0x10bc <_exit>

000001c4 <__bad_interrupt>:
     1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <ADC_init>:
#include "define2.h"
#include "ADC_driver.h"

void ADC_init(void)
{
	ADMUX = (1 << REFS0);
     1c6:	80 e4       	ldi	r24, 0x40	; 64
     1c8:	80 93 7c 00 	sts	0x007C, r24
	ADCSRB = (1 << MUX5);
     1cc:	88 e0       	ldi	r24, 0x08	; 8
     1ce:	80 93 7b 00 	sts	0x007B, r24
	
	ADCSRA = (1 << ADEN);
     1d2:	80 e8       	ldi	r24, 0x80	; 128
     1d4:	80 93 7a 00 	sts	0x007A, r24
     1d8:	08 95       	ret

000001da <ADC_read>:

uint16_t ADC_read()
{
	uint16_t data = 0;
	
	ADMUX |= (1 << MUX1);
     1da:	ec e7       	ldi	r30, 0x7C	; 124
     1dc:	f0 e0       	ldi	r31, 0x00	; 0
     1de:	80 81       	ld	r24, Z
     1e0:	82 60       	ori	r24, 0x02	; 2
     1e2:	80 83       	st	Z, r24
	
	ADCSRA |= (1 << ADSC);
     1e4:	ea e7       	ldi	r30, 0x7A	; 122
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
	
	
	while(!ADCSRA & (1 << ADIF)){};
     1ee:	80 81       	ld	r24, Z

	return ADC;
     1f0:	80 91 78 00 	lds	r24, 0x0078
     1f4:	90 91 79 00 	lds	r25, 0x0079
}
     1f8:	08 95       	ret

000001fa <CAN_init>:
#include "CAN2.h"
#include "MCP2515.h"

void CAN_init(void)
{
		MCP_init();
     1fa:	86 d1       	rcall	.+780    	; 0x508 <MCP_init>


		MCP_write(MCP_CANCTRL, MODE_CONFIG);		
     1fc:	60 e8       	ldi	r22, 0x80	; 128
     1fe:	8f e0       	ldi	r24, 0x0F	; 15
     200:	97 d1       	rcall	.+814    	; 0x530 <MCP_write>
		
		MCP_write(MCP_CANINTE, 0x00);	
     202:	60 e0       	ldi	r22, 0x00	; 0
     204:	8b e2       	ldi	r24, 0x2B	; 43
     206:	94 d1       	rcall	.+808    	; 0x530 <MCP_write>
		MCP_write(MCP_CANINTF, 0x00);	
     208:	60 e0       	ldi	r22, 0x00	; 0
     20a:	8c e2       	ldi	r24, 0x2C	; 44
     20c:	91 d1       	rcall	.+802    	; 0x530 <MCP_write>
		MCP_write(MCP_EFLG, 0x00);		
     20e:	60 e0       	ldi	r22, 0x00	; 0
     210:	8d e2       	ldi	r24, 0x2D	; 45
     212:	8e d1       	rcall	.+796    	; 0x530 <MCP_write>
		
		MCP_write(0x0C, 0x00);
     214:	60 e0       	ldi	r22, 0x00	; 0
     216:	8c e0       	ldi	r24, 0x0C	; 12
     218:	8b d1       	rcall	.+790    	; 0x530 <MCP_write>
		MCP_write(0x0D, 0x00);			
     21a:	60 e0       	ldi	r22, 0x00	; 0
     21c:	8d e0       	ldi	r24, 0x0D	; 13
     21e:	88 d1       	rcall	.+784    	; 0x530 <MCP_write>
		
		MCP_write(MCP_RXB0CTRL, 0x60);
     220:	60 e6       	ldi	r22, 0x60	; 96
     222:	80 e6       	ldi	r24, 0x60	; 96
     224:	85 d1       	rcall	.+778    	; 0x530 <MCP_write>
		MCP_write(MCP_RXB1CTRL, 0x60);
     226:	60 e6       	ldi	r22, 0x60	; 96
     228:	80 e7       	ldi	r24, 0x70	; 112
     22a:	82 d1       	rcall	.+772    	; 0x530 <MCP_write>

		MCP_write(MCP_CANCTRL,MODE_NORMAL);
     22c:	60 e0       	ldi	r22, 0x00	; 0
     22e:	8f e0       	ldi	r24, 0x0F	; 15
     230:	7f c1       	rjmp	.+766    	; 0x530 <MCP_write>
     232:	08 95       	ret

00000234 <CAN_message_send>:
}

void CAN_message_send(msg can_tx)
{
     234:	cf 92       	push	r12
     236:	df 92       	push	r13
     238:	ef 92       	push	r14
     23a:	ff 92       	push	r15
     23c:	0f 93       	push	r16
     23e:	1f 93       	push	r17
     240:	cf 93       	push	r28
     242:	df 93       	push	r29
     244:	cd b7       	in	r28, 0x3d	; 61
     246:	de b7       	in	r29, 0x3e	; 62
     248:	2b 97       	sbiw	r28, 0x0b	; 11
     24a:	0f b6       	in	r0, 0x3f	; 63
     24c:	f8 94       	cli
     24e:	de bf       	out	0x3e, r29	; 62
     250:	0f be       	out	0x3f, r0	; 63
     252:	cd bf       	out	0x3d, r28	; 61
     254:	e9 82       	std	Y+1, r14	; 0x01
     256:	fa 82       	std	Y+2, r15	; 0x02
     258:	0b 83       	std	Y+3, r16	; 0x03
     25a:	1c 83       	std	Y+4, r17	; 0x04
     25c:	2d 83       	std	Y+5, r18	; 0x05
     25e:	3e 83       	std	Y+6, r19	; 0x06
     260:	4f 83       	std	Y+7, r20	; 0x07
     262:	58 87       	std	Y+8, r21	; 0x08
     264:	69 87       	std	Y+9, r22	; 0x09
     266:	7a 87       	std	Y+10, r23	; 0x0a
     268:	8b 87       	std	Y+11, r24	; 0x0b
	MCP_write(MCP_TXB2SIDH, can_tx.id);
     26a:	6e 2d       	mov	r22, r14
     26c:	81 e5       	ldi	r24, 0x51	; 81
     26e:	60 d1       	rcall	.+704    	; 0x530 <MCP_write>
	MCP_write(MCP_TXB2SIDH, can_tx.id);
     270:	6e 2d       	mov	r22, r14
     272:	81 e5       	ldi	r24, 0x51	; 81
     274:	5d d1       	rcall	.+698    	; 0x530 <MCP_write>

	MCP_write(MCP_TXB2DLC, (can_tx.length));
     276:	60 2f       	mov	r22, r16
     278:	85 e5       	ldi	r24, 0x55	; 85
     27a:	5a d1       	rcall	.+692    	; 0x530 <MCP_write>
	for(int i = 0; i < can_tx.length; i++)
     27c:	c0 2e       	mov	r12, r16
     27e:	d1 2c       	mov	r13, r1
     280:	1c 14       	cp	r1, r12
     282:	1d 04       	cpc	r1, r13
     284:	8c f4       	brge	.+34     	; 0x2a8 <CAN_message_send+0x74>
     286:	7e 01       	movw	r14, r28
     288:	84 e0       	ldi	r24, 0x04	; 4
     28a:	e8 0e       	add	r14, r24
     28c:	f1 1c       	adc	r15, r1
     28e:	00 e0       	ldi	r16, 0x00	; 0
     290:	10 e0       	ldi	r17, 0x00	; 0
	{
		MCP_write(MCP_TXB2D0 + i, can_tx.data[i]);
     292:	f7 01       	movw	r30, r14
     294:	61 91       	ld	r22, Z+
     296:	7f 01       	movw	r14, r30
     298:	86 e5       	ldi	r24, 0x56	; 86
     29a:	80 0f       	add	r24, r16
     29c:	49 d1       	rcall	.+658    	; 0x530 <MCP_write>
{
	MCP_write(MCP_TXB2SIDH, can_tx.id);
	MCP_write(MCP_TXB2SIDH, can_tx.id);

	MCP_write(MCP_TXB2DLC, (can_tx.length));
	for(int i = 0; i < can_tx.length; i++)
     29e:	0f 5f       	subi	r16, 0xFF	; 255
     2a0:	1f 4f       	sbci	r17, 0xFF	; 255
     2a2:	0c 15       	cp	r16, r12
     2a4:	1d 05       	cpc	r17, r13
     2a6:	ac f3       	brlt	.-22     	; 0x292 <CAN_message_send+0x5e>
	{
		MCP_write(MCP_TXB2D0 + i, can_tx.data[i]);
	}
	MCP_rts(MCP_RTS_TX2);
     2a8:	84 e8       	ldi	r24, 0x84	; 132
     2aa:	51 d1       	rcall	.+674    	; 0x54e <MCP_rts>
}
     2ac:	2b 96       	adiw	r28, 0x0b	; 11
     2ae:	0f b6       	in	r0, 0x3f	; 63
     2b0:	f8 94       	cli
     2b2:	de bf       	out	0x3e, r29	; 62
     2b4:	0f be       	out	0x3f, r0	; 63
     2b6:	cd bf       	out	0x3d, r28	; 61
     2b8:	df 91       	pop	r29
     2ba:	cf 91       	pop	r28
     2bc:	1f 91       	pop	r17
     2be:	0f 91       	pop	r16
     2c0:	ff 90       	pop	r15
     2c2:	ef 90       	pop	r14
     2c4:	df 90       	pop	r13
     2c6:	cf 90       	pop	r12
     2c8:	08 95       	ret

000002ca <CAN_data_receive>:

void CAN_data_receive(msg *message)
{
     2ca:	ef 92       	push	r14
     2cc:	ff 92       	push	r15
     2ce:	0f 93       	push	r16
     2d0:	1f 93       	push	r17
     2d2:	cf 93       	push	r28
     2d4:	df 93       	push	r29
     2d6:	7c 01       	movw	r14, r24
	message->id = (MCP_read(MCP_RXB0SIDH));
     2d8:	81 e6       	ldi	r24, 0x61	; 97
     2da:	1f d1       	rcall	.+574    	; 0x51a <MCP_read>
     2dc:	90 e0       	ldi	r25, 0x00	; 0
     2de:	f7 01       	movw	r30, r14
     2e0:	91 83       	std	Z+1, r25	; 0x01
     2e2:	80 83       	st	Z, r24

	message->length = MCP_read(MCP_RXB0DLC);
     2e4:	85 e6       	ldi	r24, 0x65	; 101
     2e6:	19 d1       	rcall	.+562    	; 0x51a <MCP_read>
     2e8:	f7 01       	movw	r30, r14
     2ea:	82 83       	std	Z+2, r24	; 0x02
		
	if (message->length > 8){
     2ec:	89 30       	cpi	r24, 0x09	; 9
     2ee:	40 f0       	brcs	.+16     	; 0x300 <CAN_data_receive+0x36>
		message->length = 8;
     2f0:	88 e0       	ldi	r24, 0x08	; 8
     2f2:	82 83       	std	Z+2, r24	; 0x02
     2f4:	87 01       	movw	r16, r14
     2f6:	0d 5f       	subi	r16, 0xFD	; 253
     2f8:	1f 4f       	sbci	r17, 0xFF	; 255
	}
	MCP_rts(MCP_RTS_TX2);
}

void CAN_data_receive(msg *message)
{
     2fa:	c0 e0       	ldi	r28, 0x00	; 0
     2fc:	d0 e0       	ldi	r29, 0x00	; 0
     2fe:	03 c0       	rjmp	.+6      	; 0x306 <CAN_data_receive+0x3c>
		
	if (message->length > 8){
		message->length = 8;
	}
		
	for(int i = 0; i < message->length; i++)
     300:	81 11       	cpse	r24, r1
     302:	f8 cf       	rjmp	.-16     	; 0x2f4 <CAN_data_receive+0x2a>
     304:	0d c0       	rjmp	.+26     	; 0x320 <CAN_data_receive+0x56>
	{
		message->data[i] = MCP_read(MCP_RXB0DM + i);
     306:	8c 2f       	mov	r24, r28
     308:	8a 59       	subi	r24, 0x9A	; 154
     30a:	07 d1       	rcall	.+526    	; 0x51a <MCP_read>
     30c:	f8 01       	movw	r30, r16
     30e:	81 93       	st	Z+, r24
     310:	8f 01       	movw	r16, r30
		
	if (message->length > 8){
		message->length = 8;
	}
		
	for(int i = 0; i < message->length; i++)
     312:	21 96       	adiw	r28, 0x01	; 1
     314:	f7 01       	movw	r30, r14
     316:	22 81       	ldd	r18, Z+2	; 0x02
     318:	30 e0       	ldi	r19, 0x00	; 0
     31a:	c2 17       	cp	r28, r18
     31c:	d3 07       	cpc	r29, r19
     31e:	9c f3       	brlt	.-26     	; 0x306 <CAN_data_receive+0x3c>
	{
		message->data[i] = MCP_read(MCP_RXB0DM + i);
	}
	
	MCP_write(MCP_CANINTF,0x0);
     320:	60 e0       	ldi	r22, 0x00	; 0
     322:	8c e2       	ldi	r24, 0x2C	; 44
     324:	05 d1       	rcall	.+522    	; 0x530 <MCP_write>
}
     326:	df 91       	pop	r29
     328:	cf 91       	pop	r28
     32a:	1f 91       	pop	r17
     32c:	0f 91       	pop	r16
     32e:	ff 90       	pop	r15
     330:	ef 90       	pop	r14
     332:	08 95       	ret

00000334 <ball_count>:
#include "TWI_master.h"
#include "motor.h"
#include "solenoid.h"

char ball_count(char life)
{
     334:	ff 92       	push	r15
     336:	0f 93       	push	r16
     338:	1f 93       	push	r17
     33a:	cf 93       	push	r28
     33c:	df 93       	push	r29
     33e:	f8 2e       	mov	r15, r24
     340:	ca e0       	ldi	r28, 0x0A	; 10
     342:	d0 e0       	ldi	r29, 0x00	; 0
	// CHECKING IF THE AVRAGE FROM THE LAST 10 VALUES 
	int irval = 0;
     344:	00 e0       	ldi	r16, 0x00	; 0
     346:	10 e0       	ldi	r17, 0x00	; 0
	for (int i = 0;i<10;i++){
		irval = irval + ADC_read();
     348:	48 df       	rcall	.-368    	; 0x1da <ADC_read>
     34a:	08 0f       	add	r16, r24
     34c:	19 1f       	adc	r17, r25
     34e:	21 97       	sbiw	r28, 0x01	; 1

char ball_count(char life)
{
	// CHECKING IF THE AVRAGE FROM THE LAST 10 VALUES 
	int irval = 0;
	for (int i = 0;i<10;i++){
     350:	20 97       	sbiw	r28, 0x00	; 0
     352:	d1 f7       	brne	.-12     	; 0x348 <ball_count+0x14>
		irval = irval + ADC_read();
	}
	int ir_value = irval/10;
	
	//IF THE BALL BREAKES THE LIGTH, LOOSE A LIFE.
	if (ir_value < 10){
     354:	04 36       	cpi	r16, 0x64	; 100
     356:	11 05       	cpc	r17, r1
     358:	cc f4       	brge	.+50     	; 0x38c <ball_count+0x58>
		life = life - 1;
     35a:	fa 94       	dec	r15
		if (life == 0)
     35c:	c9 f0       	breq	.+50     	; 0x390 <ball_count+0x5c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     35e:	2f ef       	ldi	r18, 0xFF	; 255
     360:	8d e3       	ldi	r24, 0x3D	; 61
     362:	99 e4       	ldi	r25, 0x49	; 73
     364:	21 50       	subi	r18, 0x01	; 1
     366:	80 40       	sbci	r24, 0x00	; 0
     368:	90 40       	sbci	r25, 0x00	; 0
     36a:	e1 f7       	brne	.-8      	; 0x364 <ball_count+0x30>
     36c:	00 c0       	rjmp	.+0      	; 0x36e <ball_count+0x3a>
     36e:	00 00       	nop
		}
		
		_delay_ms(1500);
		while(ir_value < 10)
		{
			ir_value = ADC_read();
     370:	34 df       	rcall	.-408    	; 0x1da <ADC_read>
		{
			return 0;
		}
		
		_delay_ms(1500);
		while(ir_value < 10)
     372:	0a 97       	sbiw	r24, 0x0a	; 10
     374:	ec f3       	brlt	.-6      	; 0x370 <ball_count+0x3c>
     376:	2f ef       	ldi	r18, 0xFF	; 255
     378:	83 ed       	ldi	r24, 0xD3	; 211
     37a:	90 e3       	ldi	r25, 0x30	; 48
     37c:	21 50       	subi	r18, 0x01	; 1
     37e:	80 40       	sbci	r24, 0x00	; 0
     380:	90 40       	sbci	r25, 0x00	; 0
     382:	e1 f7       	brne	.-8      	; 0x37c <ball_count+0x48>
     384:	00 c0       	rjmp	.+0      	; 0x386 <ball_count+0x52>
     386:	00 00       	nop
	}
	int ir_value = irval/10;
	
	//IF THE BALL BREAKES THE LIGTH, LOOSE A LIFE.
	if (ir_value < 10){
		life = life - 1;
     388:	8f 2d       	mov	r24, r15
     38a:	03 c0       	rjmp	.+6      	; 0x392 <ball_count+0x5e>
     38c:	8f 2d       	mov	r24, r15
     38e:	01 c0       	rjmp	.+2      	; 0x392 <ball_count+0x5e>
		if (life == 0)
		{
			return 0;
     390:	80 e0       	ldi	r24, 0x00	; 0
		}
		_delay_ms(1000);
	}
	
	return life;
}
     392:	df 91       	pop	r29
     394:	cf 91       	pop	r28
     396:	1f 91       	pop	r17
     398:	0f 91       	pop	r16
     39a:	ff 90       	pop	r15
     39c:	08 95       	ret

0000039e <game>:

void game()
{
     39e:	cf 93       	push	r28
     3a0:	df 93       	push	r29
     3a2:	cd b7       	in	r28, 0x3d	; 61
     3a4:	de b7       	in	r29, 0x3e	; 62
     3a6:	2b 97       	sbiw	r28, 0x0b	; 11
     3a8:	0f b6       	in	r0, 0x3f	; 63
     3aa:	f8 94       	cli
     3ac:	de bf       	out	0x3e, r29	; 62
     3ae:	0f be       	out	0x3f, r0	; 63
     3b0:	cd bf       	out	0x3d, r28	; 61
	char lives_tot,lives;
	char i = 10;
     3b2:	1a e0       	ldi	r17, 0x0A	; 10
			CAN_data_receive(message);
			
			// P REGULATOR
			float Kp = 0.05;
			float y = motor_read_encoder();
			float ref = (-message->data[5] + 128)*35.2;
     3b4:	68 94       	set
     3b6:	88 24       	eor	r8, r8
     3b8:	87 f8       	bld	r8, 7
     3ba:	91 2c       	mov	r9, r1
			
			
			// CREATE MESSAGE
			msg can_message;
					
			can_message.id = 70;
     3bc:	0f 2e       	mov	r0, r31
     3be:	f6 e4       	ldi	r31, 0x46	; 70
     3c0:	af 2e       	mov	r10, r31
     3c2:	b1 2c       	mov	r11, r1
     3c4:	f0 2d       	mov	r31, r0
			can_message.length = 8;
     3c6:	68 94       	set
     3c8:	66 24       	eor	r6, r6
     3ca:	63 f8       	bld	r6, 3
     3cc:	15 c0       	rjmp	.+42     	; 0x3f8 <game+0x5a>
	while(1){
		
		//WATING FOR NODE 1 TO SEND
		while(i == 10)			
		{
			msg *message = (msg*)malloc(sizeof(msg));
     3ce:	8b e0       	ldi	r24, 0x0B	; 11
     3d0:	90 e0       	ldi	r25, 0x00	; 0
     3d2:	b5 d4       	rcall	.+2410   	; 0xd3e <malloc>
     3d4:	6c 01       	movw	r12, r24
			CAN_data_receive(message);
     3d6:	79 df       	rcall	.-270    	; 0x2ca <CAN_data_receive>
			i = message->data[2];
     3d8:	f6 01       	movw	r30, r12
     3da:	15 81       	ldd	r17, Z+5	; 0x05
			free(message);
     3dc:	c6 01       	movw	r24, r12
     3de:	47 d5       	rcall	.+2702   	; 0xe6e <free>
     3e0:	ff ef       	ldi	r31, 0xFF	; 255
     3e2:	23 ed       	ldi	r18, 0xD3	; 211
     3e4:	80 e3       	ldi	r24, 0x30	; 48
     3e6:	f1 50       	subi	r31, 0x01	; 1
     3e8:	20 40       	sbci	r18, 0x00	; 0
     3ea:	80 40       	sbci	r24, 0x00	; 0
     3ec:	e1 f7       	brne	.-8      	; 0x3e6 <game+0x48>
     3ee:	00 c0       	rjmp	.+0      	; 0x3f0 <game+0x52>
     3f0:	00 00       	nop
			_delay_ms(1000);
			printf("waiting...\n");
     3f2:	87 e0       	ldi	r24, 0x07	; 7
     3f4:	92 e0       	ldi	r25, 0x02	; 2
     3f6:	14 d6       	rcall	.+3112   	; 0x1020 <puts>
	char i = 10;
	
	while(1){
		
		//WATING FOR NODE 1 TO SEND
		while(i == 10)			
     3f8:	1a 30       	cpi	r17, 0x0A	; 10
     3fa:	49 f3       	breq	.-46     	; 0x3ce <game+0x30>
			free(message);
			_delay_ms(1000);
			printf("waiting...\n");
		}
		
		msg *message = (msg*)malloc(sizeof(msg));
     3fc:	8b e0       	ldi	r24, 0x0B	; 11
     3fe:	90 e0       	ldi	r25, 0x00	; 0
     400:	9e d4       	rcall	.+2364   	; 0xd3e <malloc>
     402:	8c 01       	movw	r16, r24
		CAN_data_receive(message);
     404:	62 df       	rcall	.-316    	; 0x2ca <CAN_data_receive>
		
		lives_tot = message->data[6];
     406:	f8 01       	movw	r30, r16
     408:	71 84       	ldd	r7, Z+9	; 0x09
		lives = lives_tot;
	
		free(message);
     40a:	c8 01       	movw	r24, r16
     40c:	30 d5       	rcall	.+2656   	; 0xe6e <free>
		
		
		//START GAMING
		while(i != 10){
		
			msg *message = (msg*)malloc(sizeof(msg));
     40e:	8b e0       	ldi	r24, 0x0B	; 11
     410:	90 e0       	ldi	r25, 0x00	; 0
     412:	95 d4       	rcall	.+2346   	; 0xd3e <malloc>
     414:	6c 01       	movw	r12, r24
			CAN_data_receive(message);
     416:	59 df       	rcall	.-334    	; 0x2ca <CAN_data_receive>
			
			// P REGULATOR
			float Kp = 0.05;
			float y = motor_read_encoder();
     418:	b4 d0       	rcall	.+360    	; 0x582 <motor_read_encoder>
     41a:	8c 01       	movw	r16, r24
			float ref = (-message->data[5] + 128)*35.2;
     41c:	f6 01       	movw	r30, r12
     41e:	80 85       	ldd	r24, Z+8	; 0x08
     420:	b4 01       	movw	r22, r8
     422:	68 1b       	sub	r22, r24
     424:	71 09       	sbc	r23, r1
     426:	88 27       	eor	r24, r24
     428:	77 fd       	sbrc	r23, 7
     42a:	80 95       	com	r24
     42c:	98 2f       	mov	r25, r24
     42e:	18 d3       	rcall	.+1584   	; 0xa60 <__floatsisf>
     430:	2d ec       	ldi	r18, 0xCD	; 205
     432:	3c ec       	ldi	r19, 0xCC	; 204
     434:	4c e0       	ldi	r20, 0x0C	; 12
     436:	52 e4       	ldi	r21, 0x42	; 66
     438:	9f d3       	rcall	.+1854   	; 0xb78 <__mulsf3>
     43a:	1b 01       	movw	r2, r22
     43c:	2c 01       	movw	r4, r24
			msg *message = (msg*)malloc(sizeof(msg));
			CAN_data_receive(message);
			
			// P REGULATOR
			float Kp = 0.05;
			float y = motor_read_encoder();
     43e:	b8 01       	movw	r22, r16
     440:	88 27       	eor	r24, r24
     442:	77 fd       	sbrc	r23, 7
     444:	80 95       	com	r24
     446:	98 2f       	mov	r25, r24
     448:	0b d3       	rcall	.+1558   	; 0xa60 <__floatsisf>
     44a:	9b 01       	movw	r18, r22
     44c:	ac 01       	movw	r20, r24
			float ref = (-message->data[5] + 128)*35.2;
			float e = ref-y;
     44e:	c2 01       	movw	r24, r4
     450:	b1 01       	movw	r22, r2
     452:	06 d2       	rcall	.+1036   	; 0x860 <__subsf3>
			float u = Kp*e;
     454:	2d ec       	ldi	r18, 0xCD	; 205
     456:	3c ec       	ldi	r19, 0xCC	; 204
     458:	4c e4       	ldi	r20, 0x4C	; 76
     45a:	5d e3       	ldi	r21, 0x3D	; 61
     45c:	8d d3       	rcall	.+1818   	; 0xb78 <__mulsf3>
			
			//SEND U TO THE MOTOR  
			motor_velocity((int)u);
     45e:	cd d2       	rcall	.+1434   	; 0x9fa <__fixsfsi>
     460:	cb 01       	movw	r24, r22
     462:	a9 d0       	rcall	.+338    	; 0x5b6 <motor_velocity>
			
			
			//SOLENOID
			if (message->data[2] == 1)
     464:	f6 01       	movw	r30, r12
     466:	85 81       	ldd	r24, Z+5	; 0x05
     468:	81 30       	cpi	r24, 0x01	; 1
     46a:	11 f4       	brne	.+4      	; 0x470 <game+0xd2>
			{
				solenoid_push();
     46c:	0f d1       	rcall	.+542    	; 0x68c <solenoid_push>
     46e:	01 c0       	rjmp	.+2      	; 0x472 <game+0xd4>
			}
			else{
				solenoid_ret();
     470:	0f d1       	rcall	.+542    	; 0x690 <solenoid_ret>
			}
			
			//SERVO
			slider_to_pw(message->data[0]);
     472:	f6 01       	movw	r30, r12
     474:	83 81       	ldd	r24, Z+3	; 0x03
     476:	e2 d0       	rcall	.+452    	; 0x63c <slider_to_pw>
			
			//CHECKING IR	
			lives = ball_count(lives);
     478:	87 2d       	mov	r24, r7
     47a:	5c df       	rcall	.-328    	; 0x334 <ball_count>
     47c:	78 2e       	mov	r7, r24
			
			
			// CREATE MESSAGE
			msg can_message;
					
			can_message.id = 70;
     47e:	ba 82       	std	Y+2, r11	; 0x02
     480:	a9 82       	std	Y+1, r10	; 0x01
			can_message.length = 8;
     482:	6b 82       	std	Y+3, r6	; 0x03
			can_message.data[0] = message->data[0];
     484:	f6 01       	movw	r30, r12
     486:	83 81       	ldd	r24, Z+3	; 0x03
     488:	8c 83       	std	Y+4, r24	; 0x04
			can_message.data[1] = message->data[1];
     48a:	84 81       	ldd	r24, Z+4	; 0x04
     48c:	8d 83       	std	Y+5, r24	; 0x05
			can_message.data[2] = message->data[2];
     48e:	85 81       	ldd	r24, Z+5	; 0x05
     490:	8e 83       	std	Y+6, r24	; 0x06
			can_message.data[3] = message->data[3];
     492:	86 81       	ldd	r24, Z+6	; 0x06
     494:	8f 83       	std	Y+7, r24	; 0x07
			can_message.data[4] = message->data[4];
     496:	87 81       	ldd	r24, Z+7	; 0x07
     498:	88 87       	std	Y+8, r24	; 0x08
			can_message.data[5] = message->data[5];
     49a:	80 85       	ldd	r24, Z+8	; 0x08
     49c:	89 87       	std	Y+9, r24	; 0x09
			can_message.data[6] = message->data[6];
     49e:	81 85       	ldd	r24, Z+9	; 0x09
     4a0:	8a 87       	std	Y+10, r24	; 0x0a
			can_message.data[7] = lives;
     4a2:	7b 86       	std	Y+11, r7	; 0x0b
     4a4:	8f e1       	ldi	r24, 0x1F	; 31
     4a6:	9e e4       	ldi	r25, 0x4E	; 78
     4a8:	01 97       	sbiw	r24, 0x01	; 1
     4aa:	f1 f7       	brne	.-4      	; 0x4a8 <game+0x10a>
     4ac:	00 c0       	rjmp	.+0      	; 0x4ae <game+0x110>
     4ae:	00 00       	nop
			_delay_ms(5);
			
			// SEND	
			CAN_message_send(can_message);
     4b0:	e9 80       	ldd	r14, Y+1	; 0x01
     4b2:	fa 80       	ldd	r15, Y+2	; 0x02
     4b4:	0b 81       	ldd	r16, Y+3	; 0x03
     4b6:	1c 81       	ldd	r17, Y+4	; 0x04
     4b8:	2d 81       	ldd	r18, Y+5	; 0x05
     4ba:	3e 81       	ldd	r19, Y+6	; 0x06
     4bc:	4f 81       	ldd	r20, Y+7	; 0x07
     4be:	58 85       	ldd	r21, Y+8	; 0x08
     4c0:	69 85       	ldd	r22, Y+9	; 0x09
     4c2:	7a 85       	ldd	r23, Y+10	; 0x0a
     4c4:	8b 85       	ldd	r24, Y+11	; 0x0b
     4c6:	b6 de       	rcall	.-660    	; 0x234 <CAN_message_send>

			i = message->data[2];
     4c8:	f6 01       	movw	r30, r12
     4ca:	15 81       	ldd	r17, Z+5	; 0x05
			
			if(lives < 1){
     4cc:	77 20       	and	r7, r7
     4ce:	31 f0       	breq	.+12     	; 0x4dc <game+0x13e>
				i =10;
			}
			free(message);
     4d0:	c6 01       	movw	r24, r12
     4d2:	cd d4       	rcall	.+2458   	; 0xe6e <free>
	
		free(message);
		
		
		//START GAMING
		while(i != 10){
     4d4:	1a 30       	cpi	r17, 0x0A	; 10
     4d6:	09 f0       	breq	.+2      	; 0x4da <game+0x13c>
     4d8:	9a cf       	rjmp	.-204    	; 0x40e <game+0x70>
     4da:	8e cf       	rjmp	.-228    	; 0x3f8 <game+0x5a>
			i = message->data[2];
			
			if(lives < 1){
				i =10;
			}
			free(message);
     4dc:	c6 01       	movw	r24, r12
     4de:	c7 d4       	rcall	.+2446   	; 0xe6e <free>
			CAN_message_send(can_message);

			i = message->data[2];
			
			if(lives < 1){
				i =10;
     4e0:	1a e0       	ldi	r17, 0x0A	; 10
     4e2:	8a cf       	rjmp	.-236    	; 0x3f8 <game+0x5a>

000004e4 <main>:
}

void main(void)
{
	//INIT//
	USART_Init(MYUBRR);
     4e4:	87 e6       	ldi	r24, 0x67	; 103
     4e6:	90 e0       	ldi	r25, 0x00	; 0
     4e8:	aa d1       	rcall	.+852    	; 0x83e <USART_Init>
	MCP_init();
     4ea:	0e d0       	rcall	.+28     	; 0x508 <MCP_init>
	CAN_init();
     4ec:	86 de       	rcall	.-756    	; 0x1fa <CAN_init>
	PWM_init();	
     4ee:	8e d0       	rcall	.+284    	; 0x60c <PWM_init>
	ADC_init();
     4f0:	6a de       	rcall	.-812    	; 0x1c6 <ADC_init>
	motor_init();
     4f2:	31 d0       	rcall	.+98     	; 0x556 <motor_init>
	solenoid_init();
     4f4:	c8 d0       	rcall	.+400    	; 0x686 <solenoid_init>
		
	//INTERRUPTS//
	sei();
     4f6:	78 94       	sei
	
	//THE GAME//
	game();
     4f8:	52 df       	rcall	.-348    	; 0x39e <game>

000004fa <MCP_reset>:
	return 0;
}

int MCP_reset(void)
{
	PORTB &= ~(1 << SS);
     4fa:	2f 98       	cbi	0x05, 7	; 5
	
	SPI_MasterTransmit(MCP_RESET);
     4fc:	80 ec       	ldi	r24, 0xC0	; 192
     4fe:	d3 d0       	rcall	.+422    	; 0x6a6 <SPI_MasterTransmit>
	
	PORTB |= (1 << SS);
     500:	2f 9a       	sbi	0x05, 7	; 5
	
	return 0;
}
     502:	80 e0       	ldi	r24, 0x00	; 0
     504:	90 e0       	ldi	r25, 0x00	; 0
     506:	08 95       	ret

00000508 <MCP_init>:
#include "SPI2.h"
#include "MCP2515.h"

int MCP_init(void)
{
	SPI_MasterInit();
     508:	c5 d0       	rcall	.+394    	; 0x694 <SPI_MasterInit>
	MCP_reset();
     50a:	f7 df       	rcall	.-18     	; 0x4fa <MCP_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     50c:	85 e3       	ldi	r24, 0x35	; 53
     50e:	8a 95       	dec	r24
     510:	f1 f7       	brne	.-4      	; 0x50e <MCP_init+0x6>
     512:	00 00       	nop
	_delay_us(10);
	return 0;
}
     514:	80 e0       	ldi	r24, 0x00	; 0
     516:	90 e0       	ldi	r25, 0x00	; 0
     518:	08 95       	ret

0000051a <MCP_read>:
	
	return 0;
}

char MCP_read(char address)
{
     51a:	cf 93       	push	r28
     51c:	c8 2f       	mov	r28, r24
	PORTB &= ~(1 << SS); 
     51e:	2f 98       	cbi	0x05, 7	; 5
		
	SPI_MasterTransmit(MCP_READ);
     520:	83 e0       	ldi	r24, 0x03	; 3
     522:	c1 d0       	rcall	.+386    	; 0x6a6 <SPI_MasterTransmit>
	SPI_MasterTransmit(address);
     524:	8c 2f       	mov	r24, r28
     526:	bf d0       	rcall	.+382    	; 0x6a6 <SPI_MasterTransmit>
	
	char data = SPI_SlaveReceive();
     528:	c3 d0       	rcall	.+390    	; 0x6b0 <SPI_SlaveReceive>
	
	PORTB |= (1 << SS);
     52a:	2f 9a       	sbi	0x05, 7	; 5
	
	return data;

}
     52c:	cf 91       	pop	r28
     52e:	08 95       	ret

00000530 <MCP_write>:

void MCP_write(char address, char data)
{
     530:	cf 93       	push	r28
     532:	df 93       	push	r29
     534:	d8 2f       	mov	r29, r24
     536:	c6 2f       	mov	r28, r22
	PORTB &= ~(1 << SS); 
     538:	2f 98       	cbi	0x05, 7	; 5
	
	SPI_MasterTransmit(MCP_WRITE);
     53a:	82 e0       	ldi	r24, 0x02	; 2
     53c:	b4 d0       	rcall	.+360    	; 0x6a6 <SPI_MasterTransmit>
	SPI_MasterTransmit(address);
     53e:	8d 2f       	mov	r24, r29
     540:	b2 d0       	rcall	.+356    	; 0x6a6 <SPI_MasterTransmit>
	SPI_MasterTransmit(data);
     542:	8c 2f       	mov	r24, r28
     544:	b0 d0       	rcall	.+352    	; 0x6a6 <SPI_MasterTransmit>
	
	PORTB |= (1 << SS);
     546:	2f 9a       	sbi	0x05, 7	; 5
}
     548:	df 91       	pop	r29
     54a:	cf 91       	pop	r28
     54c:	08 95       	ret

0000054e <MCP_rts>:

void MCP_rts(char rts)
{
	PORTB &= ~(1 << SS);
     54e:	2f 98       	cbi	0x05, 7	; 5
	
	SPI_MasterTransmit(rts);
     550:	aa d0       	rcall	.+340    	; 0x6a6 <SPI_MasterTransmit>
	
	PORTB |= (1 << SS);
     552:	2f 9a       	sbi	0x05, 7	; 5
     554:	08 95       	ret

00000556 <motor_init>:
#include "motor.h"
#include "TWI_master.h"

void motor_init()
{
	MOTOR_DDR |= (1 << MOTOR_PIN_DIR) | (1 << MOTOR_PIN_OE) | (1 << MOTOR_PIN_EN) | (1 << MOTOR_PIN_SEL) | (1 << MOTOR_PIN_DIR);
     556:	e1 e0       	ldi	r30, 0x01	; 1
     558:	f1 e0       	ldi	r31, 0x01	; 1
     55a:	80 81       	ld	r24, Z
     55c:	8a 63       	ori	r24, 0x3A	; 58
     55e:	80 83       	st	Z, r24
	
	ENCODER_DDR = 0;
     560:	10 92 07 01 	sts	0x0107, r1

	MOTOR_PORT &= ~(MOTOR_PIN_RST);
     564:	e2 e0       	ldi	r30, 0x02	; 2
     566:	f1 e0       	ldi	r31, 0x01	; 1
     568:	80 81       	ld	r24, Z
     56a:	89 7f       	andi	r24, 0xF9	; 249
     56c:	80 83       	st	Z, r24
     56e:	8a e6       	ldi	r24, 0x6A	; 106
     570:	8a 95       	dec	r24
     572:	f1 f7       	brne	.-4      	; 0x570 <motor_init+0x1a>
     574:	00 c0       	rjmp	.+0      	; 0x576 <motor_init+0x20>
	
	_delay_us(20);
	
	MOTOR_PORT |= (1 << MOTOR_PIN_RST);
     576:	80 81       	ld	r24, Z
     578:	80 64       	ori	r24, 0x40	; 64
     57a:	80 83       	st	Z, r24

	TWI_Master_Initialise();
     57c:	9d d0       	rcall	.+314    	; 0x6b8 <TWI_Master_Initialise>
	sei();
     57e:	78 94       	sei
     580:	08 95       	ret

00000582 <motor_read_encoder>:
}

int16_t motor_read_encoder()
{
	MOTOR_PORT &= ~((1 << MOTOR_PIN_OE) | (1 << MOTOR_PIN_SEL));
     582:	e2 e0       	ldi	r30, 0x02	; 2
     584:	f1 e0       	ldi	r31, 0x01	; 1
     586:	80 81       	ld	r24, Z
     588:	87 7d       	andi	r24, 0xD7	; 215
     58a:	80 83       	st	Z, r24
     58c:	8a e6       	ldi	r24, 0x6A	; 106
     58e:	8a 95       	dec	r24
     590:	f1 f7       	brne	.-4      	; 0x58e <motor_read_encoder+0xc>
     592:	00 c0       	rjmp	.+0      	; 0x594 <motor_read_encoder+0x12>
	_delay_us(20);
	
	uint8_t high_byte = ENCODER_INPUT;
     594:	20 91 06 01 	lds	r18, 0x0106
	
	MOTOR_PORT |= (1 << MOTOR_PIN_SEL);
     598:	80 81       	ld	r24, Z
     59a:	88 60       	ori	r24, 0x08	; 8
     59c:	80 83       	st	Z, r24
     59e:	8a e6       	ldi	r24, 0x6A	; 106
     5a0:	8a 95       	dec	r24
     5a2:	f1 f7       	brne	.-4      	; 0x5a0 <motor_read_encoder+0x1e>
     5a4:	00 c0       	rjmp	.+0      	; 0x5a6 <motor_read_encoder+0x24>
	_delay_us(20);
	
	uint8_t low_byte = ENCODER_INPUT;
     5a6:	80 91 06 01 	lds	r24, 0x0106

	MOTOR_PORT |= (1 << MOTOR_PIN_OE);
     5aa:	90 81       	ld	r25, Z
     5ac:	90 62       	ori	r25, 0x20	; 32
     5ae:	90 83       	st	Z, r25

	return ((int16_t)high_byte)<<8 | (low_byte);
     5b0:	90 e0       	ldi	r25, 0x00	; 0
}
     5b2:	92 2b       	or	r25, r18
     5b4:	08 95       	ret

000005b6 <motor_velocity>:

void motor_velocity(int16_t velocity)
{
     5b6:	cf 93       	push	r28
     5b8:	df 93       	push	r29
     5ba:	00 d0       	rcall	.+0      	; 0x5bc <motor_velocity+0x6>
     5bc:	cd b7       	in	r28, 0x3d	; 61
     5be:	de b7       	in	r29, 0x3e	; 62
	MOTOR_PORT |= (1 << MOTOR_PIN_EN);
     5c0:	e2 e0       	ldi	r30, 0x02	; 2
     5c2:	f1 e0       	ldi	r31, 0x01	; 1
     5c4:	20 81       	ld	r18, Z
     5c6:	20 61       	ori	r18, 0x10	; 16
     5c8:	20 83       	st	Z, r18
	
	uint8_t speed;
	if (velocity < 0)
     5ca:	99 23       	and	r25, r25
     5cc:	2c f4       	brge	.+10     	; 0x5d8 <motor_velocity+0x22>
	{
		MOTOR_PORT |= (1 << MOTOR_PIN_DIR);
     5ce:	20 81       	ld	r18, Z
     5d0:	22 60       	ori	r18, 0x02	; 2
     5d2:	20 83       	st	Z, r18
		speed = (-velocity) & 0xff;
     5d4:	38 2f       	mov	r19, r24
     5d6:	31 95       	neg	r19
	}
	if (velocity > 0)
     5d8:	18 16       	cp	r1, r24
     5da:	19 06       	cpc	r1, r25
     5dc:	34 f4       	brge	.+12     	; 0x5ea <motor_velocity+0x34>
	{
		MOTOR_PORT &= ~(1 << MOTOR_PIN_DIR);
     5de:	e2 e0       	ldi	r30, 0x02	; 2
     5e0:	f1 e0       	ldi	r31, 0x01	; 1
     5e2:	90 81       	ld	r25, Z
     5e4:	9d 7f       	andi	r25, 0xFD	; 253
     5e6:	90 83       	st	Z, r25
		speed = (velocity) & 0xff;
     5e8:	38 2f       	mov	r19, r24
	}

	uint8_t command = 0b00000000;
	uint8_t msg[] = { MAX520_ADDRESS << 1, command, speed };
     5ea:	80 e5       	ldi	r24, 0x50	; 80
     5ec:	89 83       	std	Y+1, r24	; 0x01
     5ee:	1a 82       	std	Y+2, r1	; 0x02
     5f0:	3b 83       	std	Y+3, r19	; 0x03
	TWI_Start_Transceiver_With_Data(msg, sizeof(msg));
     5f2:	63 e0       	ldi	r22, 0x03	; 3
     5f4:	ce 01       	movw	r24, r28
     5f6:	01 96       	adiw	r24, 0x01	; 1
     5f8:	6d d0       	rcall	.+218    	; 0x6d4 <TWI_Start_Transceiver_With_Data>
	while (TWI_Transceiver_Busy()) {}
     5fa:	68 d0       	rcall	.+208    	; 0x6cc <TWI_Transceiver_Busy>
     5fc:	81 11       	cpse	r24, r1
     5fe:	fd cf       	rjmp	.-6      	; 0x5fa <motor_velocity+0x44>
	
}
     600:	0f 90       	pop	r0
     602:	0f 90       	pop	r0
     604:	0f 90       	pop	r0
     606:	df 91       	pop	r29
     608:	cf 91       	pop	r28
     60a:	08 95       	ret

0000060c <PWM_init>:
	TCCR1A |= (1 << WGM11) | (1 << COM1B1)	| (0 << COM1B0);
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (1 << CS12);											
}

void PWM_duty(uint8_t duty_cycle){
	OCR1B = (uint16_t)((uint32_t)duty_cycle* TC_TOP / 1000);
     60c:	81 ee       	ldi	r24, 0xE1	; 225
     60e:	94 e0       	ldi	r25, 0x04	; 4
     610:	90 93 87 00 	sts	0x0087, r25
     614:	80 93 86 00 	sts	0x0086, r24
     618:	26 9a       	sbi	0x04, 6	; 4
     61a:	8e e3       	ldi	r24, 0x3E	; 62
     61c:	90 e0       	ldi	r25, 0x00	; 0
     61e:	90 93 8b 00 	sts	0x008B, r25
     622:	80 93 8a 00 	sts	0x008A, r24
     626:	e0 e8       	ldi	r30, 0x80	; 128
     628:	f0 e0       	ldi	r31, 0x00	; 0
     62a:	80 81       	ld	r24, Z
     62c:	82 62       	ori	r24, 0x22	; 34
     62e:	80 83       	st	Z, r24
     630:	e1 e8       	ldi	r30, 0x81	; 129
     632:	f0 e0       	ldi	r31, 0x00	; 0
     634:	80 81       	ld	r24, Z
     636:	8c 61       	ori	r24, 0x1C	; 28
     638:	80 83       	st	Z, r24
     63a:	08 95       	ret

0000063c <slider_to_pw>:

void slider_to_pw(char joypos){
	if (joypos> 255 || joypos < 0){
		return;
	}
	char pos = (char)round(45+(1.0*joypos/255)*60);
     63c:	68 2f       	mov	r22, r24
     63e:	70 e0       	ldi	r23, 0x00	; 0
     640:	80 e0       	ldi	r24, 0x00	; 0
     642:	90 e0       	ldi	r25, 0x00	; 0
     644:	0d d2       	rcall	.+1050   	; 0xa60 <__floatsisf>
     646:	20 e0       	ldi	r18, 0x00	; 0
     648:	30 e0       	ldi	r19, 0x00	; 0
     64a:	4f e7       	ldi	r20, 0x7F	; 127
     64c:	53 e4       	ldi	r21, 0x43	; 67
     64e:	6d d1       	rcall	.+730    	; 0x92a <__divsf3>
     650:	20 e0       	ldi	r18, 0x00	; 0
     652:	30 e0       	ldi	r19, 0x00	; 0
     654:	40 e7       	ldi	r20, 0x70	; 112
     656:	52 e4       	ldi	r21, 0x42	; 66
     658:	8f d2       	rcall	.+1310   	; 0xb78 <__mulsf3>
     65a:	20 e0       	ldi	r18, 0x00	; 0
     65c:	30 e0       	ldi	r19, 0x00	; 0
     65e:	44 e3       	ldi	r20, 0x34	; 52
     660:	52 e4       	ldi	r21, 0x42	; 66
     662:	ff d0       	rcall	.+510    	; 0x862 <__addsf3>
     664:	ec d2       	rcall	.+1496   	; 0xc3e <round>
     666:	ce d1       	rcall	.+924    	; 0xa04 <__fixunssfsi>
	TCCR1A |= (1 << WGM11) | (1 << COM1B1)	| (0 << COM1B0);
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (1 << CS12);											
}

void PWM_duty(uint8_t duty_cycle){
	OCR1B = (uint16_t)((uint32_t)duty_cycle* TC_TOP / 1000);
     668:	26 2f       	mov	r18, r22
     66a:	30 e0       	ldi	r19, 0x00	; 0
     66c:	a1 ee       	ldi	r26, 0xE1	; 225
     66e:	b4 e0       	ldi	r27, 0x04	; 4
     670:	57 d3       	rcall	.+1710   	; 0xd20 <__umulhisi3>
     672:	28 ee       	ldi	r18, 0xE8	; 232
     674:	33 e0       	ldi	r19, 0x03	; 3
     676:	40 e0       	ldi	r20, 0x00	; 0
     678:	50 e0       	ldi	r21, 0x00	; 0
     67a:	2a d3       	rcall	.+1620   	; 0xcd0 <__udivmodsi4>
     67c:	30 93 8b 00 	sts	0x008B, r19
     680:	20 93 8a 00 	sts	0x008A, r18
     684:	08 95       	ret

00000686 <solenoid_init>:
#include "define2.h"
#include "solenoid.h"

void solenoid_init()
{
	DDRB |= (1 << PB7);
     686:	27 9a       	sbi	0x04, 7	; 4
	PORTB |= (1 << PB7);
     688:	2f 9a       	sbi	0x05, 7	; 5
     68a:	08 95       	ret

0000068c <solenoid_push>:
}

void solenoid_push()
{
	PORTB &= ~(1 << PB7);
     68c:	2f 98       	cbi	0x05, 7	; 5
     68e:	08 95       	ret

00000690 <solenoid_ret>:
}

void solenoid_ret()
{
	PORTB |= (1 << PB7);
     690:	2f 9a       	sbi	0x05, 7	; 5
     692:	08 95       	ret

00000694 <SPI_MasterInit>:

void SPI_SlaveInit(void)
{
	DDRB = (1 << MISO);
	
	SPCR = (1<<SPE);
     694:	84 b1       	in	r24, 0x04	; 4
     696:	87 68       	ori	r24, 0x87	; 135
     698:	84 b9       	out	0x04, r24	; 4
     69a:	23 98       	cbi	0x04, 3	; 4
     69c:	28 9a       	sbi	0x05, 0	; 5
     69e:	8c b5       	in	r24, 0x2c	; 44
     6a0:	81 65       	ori	r24, 0x51	; 81
     6a2:	8c bd       	out	0x2c, r24	; 44
     6a4:	08 95       	ret

000006a6 <SPI_MasterTransmit>:
     6a6:	8e bd       	out	0x2e, r24	; 46
     6a8:	0d b4       	in	r0, 0x2d	; 45
     6aa:	07 fe       	sbrs	r0, 7
     6ac:	fd cf       	rjmp	.-6      	; 0x6a8 <SPI_MasterTransmit+0x2>
     6ae:	08 95       	ret

000006b0 <SPI_SlaveReceive>:
}

uint8_t SPI_SlaveReceive(void)
{
	SPI_MasterTransmit(0x0);
     6b0:	80 e0       	ldi	r24, 0x00	; 0
     6b2:	f9 df       	rcall	.-14     	; 0x6a6 <SPI_MasterTransmit>
	return SPDR;
     6b4:	8e b5       	in	r24, 0x2e	; 46
     6b6:	08 95       	ret

000006b8 <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
     6b8:	8c e0       	ldi	r24, 0x0C	; 12
     6ba:	80 93 b8 00 	sts	0x00B8, r24
     6be:	8f ef       	ldi	r24, 0xFF	; 255
     6c0:	80 93 bb 00 	sts	0x00BB, r24
     6c4:	84 e0       	ldi	r24, 0x04	; 4
     6c6:	80 93 bc 00 	sts	0x00BC, r24
     6ca:	08 95       	ret

000006cc <TWI_Transceiver_Busy>:
     6cc:	80 91 bc 00 	lds	r24, 0x00BC
     6d0:	81 70       	andi	r24, 0x01	; 1
     6d2:	08 95       	ret

000006d4 <TWI_Start_Transceiver_With_Data>:
     6d4:	ec eb       	ldi	r30, 0xBC	; 188
     6d6:	f0 e0       	ldi	r31, 0x00	; 0
     6d8:	20 81       	ld	r18, Z
     6da:	20 fd       	sbrc	r18, 0
     6dc:	fd cf       	rjmp	.-6      	; 0x6d8 <TWI_Start_Transceiver_With_Data+0x4>
     6de:	60 93 14 02 	sts	0x0214, r22
     6e2:	fc 01       	movw	r30, r24
     6e4:	20 81       	ld	r18, Z
     6e6:	20 93 15 02 	sts	0x0215, r18
     6ea:	20 fd       	sbrc	r18, 0
     6ec:	0c c0       	rjmp	.+24     	; 0x706 <TWI_Start_Transceiver_With_Data+0x32>
     6ee:	62 30       	cpi	r22, 0x02	; 2
     6f0:	50 f0       	brcs	.+20     	; 0x706 <TWI_Start_Transceiver_With_Data+0x32>
     6f2:	dc 01       	movw	r26, r24
     6f4:	11 96       	adiw	r26, 0x01	; 1
     6f6:	e6 e1       	ldi	r30, 0x16	; 22
     6f8:	f2 e0       	ldi	r31, 0x02	; 2
     6fa:	81 e0       	ldi	r24, 0x01	; 1
     6fc:	9d 91       	ld	r25, X+
     6fe:	91 93       	st	Z+, r25
     700:	8f 5f       	subi	r24, 0xFF	; 255
     702:	86 13       	cpse	r24, r22
     704:	fb cf       	rjmp	.-10     	; 0x6fc <TWI_Start_Transceiver_With_Data+0x28>
     706:	10 92 13 02 	sts	0x0213, r1
     70a:	88 ef       	ldi	r24, 0xF8	; 248
     70c:	80 93 06 02 	sts	0x0206, r24
     710:	85 ea       	ldi	r24, 0xA5	; 165
     712:	80 93 bc 00 	sts	0x00BC, r24
     716:	08 95       	ret

00000718 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     718:	1f 92       	push	r1
     71a:	0f 92       	push	r0
     71c:	0f b6       	in	r0, 0x3f	; 63
     71e:	0f 92       	push	r0
     720:	11 24       	eor	r1, r1
     722:	0b b6       	in	r0, 0x3b	; 59
     724:	0f 92       	push	r0
     726:	2f 93       	push	r18
     728:	3f 93       	push	r19
     72a:	8f 93       	push	r24
     72c:	9f 93       	push	r25
     72e:	af 93       	push	r26
     730:	bf 93       	push	r27
     732:	ef 93       	push	r30
     734:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
     736:	80 91 b9 00 	lds	r24, 0x00B9
     73a:	90 e0       	ldi	r25, 0x00	; 0
     73c:	fc 01       	movw	r30, r24
     73e:	38 97       	sbiw	r30, 0x08	; 8
     740:	e1 35       	cpi	r30, 0x51	; 81
     742:	f1 05       	cpc	r31, r1
     744:	08 f0       	brcs	.+2      	; 0x748 <__vector_39+0x30>
     746:	55 c0       	rjmp	.+170    	; 0x7f2 <__vector_39+0xda>
     748:	ee 58       	subi	r30, 0x8E	; 142
     74a:	ff 4f       	sbci	r31, 0xFF	; 255
     74c:	e3 c2       	rjmp	.+1478   	; 0xd14 <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     74e:	10 92 12 02 	sts	0x0212, r1
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
     752:	e0 91 12 02 	lds	r30, 0x0212
     756:	80 91 14 02 	lds	r24, 0x0214
     75a:	e8 17       	cp	r30, r24
     75c:	70 f4       	brcc	.+28     	; 0x77a <__vector_39+0x62>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
     75e:	81 e0       	ldi	r24, 0x01	; 1
     760:	8e 0f       	add	r24, r30
     762:	80 93 12 02 	sts	0x0212, r24
     766:	f0 e0       	ldi	r31, 0x00	; 0
     768:	eb 5e       	subi	r30, 0xEB	; 235
     76a:	fd 4f       	sbci	r31, 0xFD	; 253
     76c:	80 81       	ld	r24, Z
     76e:	80 93 bb 00 	sts	0x00BB, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     772:	85 e8       	ldi	r24, 0x85	; 133
     774:	80 93 bc 00 	sts	0x00BC, r24
     778:	43 c0       	rjmp	.+134    	; 0x800 <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     77a:	80 91 13 02 	lds	r24, 0x0213
     77e:	81 60       	ori	r24, 0x01	; 1
     780:	80 93 13 02 	sts	0x0213, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     784:	84 e9       	ldi	r24, 0x94	; 148
     786:	80 93 bc 00 	sts	0x00BC, r24
     78a:	3a c0       	rjmp	.+116    	; 0x800 <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
     78c:	e0 91 12 02 	lds	r30, 0x0212
     790:	81 e0       	ldi	r24, 0x01	; 1
     792:	8e 0f       	add	r24, r30
     794:	80 93 12 02 	sts	0x0212, r24
     798:	80 91 bb 00 	lds	r24, 0x00BB
     79c:	f0 e0       	ldi	r31, 0x00	; 0
     79e:	eb 5e       	subi	r30, 0xEB	; 235
     7a0:	fd 4f       	sbci	r31, 0xFD	; 253
     7a2:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     7a4:	20 91 12 02 	lds	r18, 0x0212
     7a8:	30 e0       	ldi	r19, 0x00	; 0
     7aa:	80 91 14 02 	lds	r24, 0x0214
     7ae:	90 e0       	ldi	r25, 0x00	; 0
     7b0:	01 97       	sbiw	r24, 0x01	; 1
     7b2:	28 17       	cp	r18, r24
     7b4:	39 07       	cpc	r19, r25
     7b6:	24 f4       	brge	.+8      	; 0x7c0 <__vector_39+0xa8>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7b8:	85 ec       	ldi	r24, 0xC5	; 197
     7ba:	80 93 bc 00 	sts	0x00BC, r24
     7be:	20 c0       	rjmp	.+64     	; 0x800 <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7c0:	85 e8       	ldi	r24, 0x85	; 133
     7c2:	80 93 bc 00 	sts	0x00BC, r24
     7c6:	1c c0       	rjmp	.+56     	; 0x800 <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
     7c8:	80 91 bb 00 	lds	r24, 0x00BB
     7cc:	e0 91 12 02 	lds	r30, 0x0212
     7d0:	f0 e0       	ldi	r31, 0x00	; 0
     7d2:	eb 5e       	subi	r30, 0xEB	; 235
     7d4:	fd 4f       	sbci	r31, 0xFD	; 253
     7d6:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     7d8:	80 91 13 02 	lds	r24, 0x0213
     7dc:	81 60       	ori	r24, 0x01	; 1
     7de:	80 93 13 02 	sts	0x0213, r24
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7e2:	84 e9       	ldi	r24, 0x94	; 148
     7e4:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
     7e8:	0b c0       	rjmp	.+22     	; 0x800 <__vector_39+0xe8>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7ea:	85 ea       	ldi	r24, 0xA5	; 165
     7ec:	80 93 bc 00 	sts	0x00BC, r24
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
     7f0:	07 c0       	rjmp	.+14     	; 0x800 <__vector_39+0xe8>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     7f2:	80 91 b9 00 	lds	r24, 0x00B9
     7f6:	80 93 06 02 	sts	0x0206, r24
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     7fa:	84 e0       	ldi	r24, 0x04	; 4
     7fc:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
     800:	ff 91       	pop	r31
     802:	ef 91       	pop	r30
     804:	bf 91       	pop	r27
     806:	af 91       	pop	r26
     808:	9f 91       	pop	r25
     80a:	8f 91       	pop	r24
     80c:	3f 91       	pop	r19
     80e:	2f 91       	pop	r18
     810:	0f 90       	pop	r0
     812:	0b be       	out	0x3b, r0	; 59
     814:	0f 90       	pop	r0
     816:	0f be       	out	0x3f, r0	; 63
     818:	0f 90       	pop	r0
     81a:	1f 90       	pop	r1
     81c:	18 95       	reti

0000081e <USART_Transmit>:
	uart = fdevopen(&USART_Transmit, &USART_Receive);
}

void USART_Transmit(unsigned char data)
{
	while ( !(UCSR0A & (1 << UDRE0)) );
     81e:	e0 ec       	ldi	r30, 0xC0	; 192
     820:	f0 e0       	ldi	r31, 0x00	; 0
     822:	90 81       	ld	r25, Z
     824:	95 ff       	sbrs	r25, 5
     826:	fd cf       	rjmp	.-6      	; 0x822 <USART_Transmit+0x4>
	
	UDR0 = data;
     828:	80 93 c6 00 	sts	0x00C6, r24
     82c:	08 95       	ret

0000082e <USART_Receive>:
}

unsigned char USART_Receive(void)
{
	while ( !(UCSR0A & (1 << RXC0)) );
     82e:	e0 ec       	ldi	r30, 0xC0	; 192
     830:	f0 e0       	ldi	r31, 0x00	; 0
     832:	80 81       	ld	r24, Z
     834:	88 23       	and	r24, r24
     836:	ec f7       	brge	.-6      	; 0x832 <USART_Receive+0x4>
	
	return UDR0;
     838:	80 91 c6 00 	lds	r24, 0x00C6
}
     83c:	08 95       	ret

0000083e <USART_Init>:

FILE *uart;

void USART_Init(unsigned int ubrr)
{
	UBRR0H = (unsigned char)(ubrr >> 8);
     83e:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
     842:	80 93 c4 00 	sts	0x00C4, r24
	
	UCSR0B = (1 << RXEN0)|(1 << TXEN0);
     846:	88 e1       	ldi	r24, 0x18	; 24
     848:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&USART_Transmit, &USART_Receive);
     84c:	67 e1       	ldi	r22, 0x17	; 23
     84e:	74 e0       	ldi	r23, 0x04	; 4
     850:	8f e0       	ldi	r24, 0x0F	; 15
     852:	94 e0       	ldi	r25, 0x04	; 4
     854:	9b d3       	rcall	.+1846   	; 0xf8c <fdevopen>
     856:	90 93 1a 02 	sts	0x021A, r25
     85a:	80 93 19 02 	sts	0x0219, r24
     85e:	08 95       	ret

00000860 <__subsf3>:
     860:	50 58       	subi	r21, 0x80	; 128

00000862 <__addsf3>:
     862:	bb 27       	eor	r27, r27
     864:	aa 27       	eor	r26, r26
     866:	0e d0       	rcall	.+28     	; 0x884 <__addsf3x>
     868:	4d c1       	rjmp	.+666    	; 0xb04 <__fp_round>
     86a:	3e d1       	rcall	.+636    	; 0xae8 <__fp_pscA>
     86c:	30 f0       	brcs	.+12     	; 0x87a <__addsf3+0x18>
     86e:	43 d1       	rcall	.+646    	; 0xaf6 <__fp_pscB>
     870:	20 f0       	brcs	.+8      	; 0x87a <__addsf3+0x18>
     872:	31 f4       	brne	.+12     	; 0x880 <__addsf3+0x1e>
     874:	9f 3f       	cpi	r25, 0xFF	; 255
     876:	11 f4       	brne	.+4      	; 0x87c <__addsf3+0x1a>
     878:	1e f4       	brtc	.+6      	; 0x880 <__addsf3+0x1e>
     87a:	33 c1       	rjmp	.+614    	; 0xae2 <__fp_nan>
     87c:	0e f4       	brtc	.+2      	; 0x880 <__addsf3+0x1e>
     87e:	e0 95       	com	r30
     880:	e7 fb       	bst	r30, 7
     882:	29 c1       	rjmp	.+594    	; 0xad6 <__fp_inf>

00000884 <__addsf3x>:
     884:	e9 2f       	mov	r30, r25
     886:	4f d1       	rcall	.+670    	; 0xb26 <__fp_split3>
     888:	80 f3       	brcs	.-32     	; 0x86a <__addsf3+0x8>
     88a:	ba 17       	cp	r27, r26
     88c:	62 07       	cpc	r22, r18
     88e:	73 07       	cpc	r23, r19
     890:	84 07       	cpc	r24, r20
     892:	95 07       	cpc	r25, r21
     894:	18 f0       	brcs	.+6      	; 0x89c <__addsf3x+0x18>
     896:	71 f4       	brne	.+28     	; 0x8b4 <__addsf3x+0x30>
     898:	9e f5       	brtc	.+102    	; 0x900 <__addsf3x+0x7c>
     89a:	67 c1       	rjmp	.+718    	; 0xb6a <__fp_zero>
     89c:	0e f4       	brtc	.+2      	; 0x8a0 <__addsf3x+0x1c>
     89e:	e0 95       	com	r30
     8a0:	0b 2e       	mov	r0, r27
     8a2:	ba 2f       	mov	r27, r26
     8a4:	a0 2d       	mov	r26, r0
     8a6:	0b 01       	movw	r0, r22
     8a8:	b9 01       	movw	r22, r18
     8aa:	90 01       	movw	r18, r0
     8ac:	0c 01       	movw	r0, r24
     8ae:	ca 01       	movw	r24, r20
     8b0:	a0 01       	movw	r20, r0
     8b2:	11 24       	eor	r1, r1
     8b4:	ff 27       	eor	r31, r31
     8b6:	59 1b       	sub	r21, r25
     8b8:	99 f0       	breq	.+38     	; 0x8e0 <__addsf3x+0x5c>
     8ba:	59 3f       	cpi	r21, 0xF9	; 249
     8bc:	50 f4       	brcc	.+20     	; 0x8d2 <__addsf3x+0x4e>
     8be:	50 3e       	cpi	r21, 0xE0	; 224
     8c0:	68 f1       	brcs	.+90     	; 0x91c <__addsf3x+0x98>
     8c2:	1a 16       	cp	r1, r26
     8c4:	f0 40       	sbci	r31, 0x00	; 0
     8c6:	a2 2f       	mov	r26, r18
     8c8:	23 2f       	mov	r18, r19
     8ca:	34 2f       	mov	r19, r20
     8cc:	44 27       	eor	r20, r20
     8ce:	58 5f       	subi	r21, 0xF8	; 248
     8d0:	f3 cf       	rjmp	.-26     	; 0x8b8 <__addsf3x+0x34>
     8d2:	46 95       	lsr	r20
     8d4:	37 95       	ror	r19
     8d6:	27 95       	ror	r18
     8d8:	a7 95       	ror	r26
     8da:	f0 40       	sbci	r31, 0x00	; 0
     8dc:	53 95       	inc	r21
     8de:	c9 f7       	brne	.-14     	; 0x8d2 <__addsf3x+0x4e>
     8e0:	7e f4       	brtc	.+30     	; 0x900 <__addsf3x+0x7c>
     8e2:	1f 16       	cp	r1, r31
     8e4:	ba 0b       	sbc	r27, r26
     8e6:	62 0b       	sbc	r22, r18
     8e8:	73 0b       	sbc	r23, r19
     8ea:	84 0b       	sbc	r24, r20
     8ec:	ba f0       	brmi	.+46     	; 0x91c <__addsf3x+0x98>
     8ee:	91 50       	subi	r25, 0x01	; 1
     8f0:	a1 f0       	breq	.+40     	; 0x91a <__addsf3x+0x96>
     8f2:	ff 0f       	add	r31, r31
     8f4:	bb 1f       	adc	r27, r27
     8f6:	66 1f       	adc	r22, r22
     8f8:	77 1f       	adc	r23, r23
     8fa:	88 1f       	adc	r24, r24
     8fc:	c2 f7       	brpl	.-16     	; 0x8ee <__addsf3x+0x6a>
     8fe:	0e c0       	rjmp	.+28     	; 0x91c <__addsf3x+0x98>
     900:	ba 0f       	add	r27, r26
     902:	62 1f       	adc	r22, r18
     904:	73 1f       	adc	r23, r19
     906:	84 1f       	adc	r24, r20
     908:	48 f4       	brcc	.+18     	; 0x91c <__addsf3x+0x98>
     90a:	87 95       	ror	r24
     90c:	77 95       	ror	r23
     90e:	67 95       	ror	r22
     910:	b7 95       	ror	r27
     912:	f7 95       	ror	r31
     914:	9e 3f       	cpi	r25, 0xFE	; 254
     916:	08 f0       	brcs	.+2      	; 0x91a <__addsf3x+0x96>
     918:	b3 cf       	rjmp	.-154    	; 0x880 <__addsf3+0x1e>
     91a:	93 95       	inc	r25
     91c:	88 0f       	add	r24, r24
     91e:	08 f0       	brcs	.+2      	; 0x922 <__addsf3x+0x9e>
     920:	99 27       	eor	r25, r25
     922:	ee 0f       	add	r30, r30
     924:	97 95       	ror	r25
     926:	87 95       	ror	r24
     928:	08 95       	ret

0000092a <__divsf3>:
     92a:	0c d0       	rcall	.+24     	; 0x944 <__divsf3x>
     92c:	eb c0       	rjmp	.+470    	; 0xb04 <__fp_round>
     92e:	e3 d0       	rcall	.+454    	; 0xaf6 <__fp_pscB>
     930:	40 f0       	brcs	.+16     	; 0x942 <__divsf3+0x18>
     932:	da d0       	rcall	.+436    	; 0xae8 <__fp_pscA>
     934:	30 f0       	brcs	.+12     	; 0x942 <__divsf3+0x18>
     936:	21 f4       	brne	.+8      	; 0x940 <__divsf3+0x16>
     938:	5f 3f       	cpi	r21, 0xFF	; 255
     93a:	19 f0       	breq	.+6      	; 0x942 <__divsf3+0x18>
     93c:	cc c0       	rjmp	.+408    	; 0xad6 <__fp_inf>
     93e:	51 11       	cpse	r21, r1
     940:	15 c1       	rjmp	.+554    	; 0xb6c <__fp_szero>
     942:	cf c0       	rjmp	.+414    	; 0xae2 <__fp_nan>

00000944 <__divsf3x>:
     944:	f0 d0       	rcall	.+480    	; 0xb26 <__fp_split3>
     946:	98 f3       	brcs	.-26     	; 0x92e <__divsf3+0x4>

00000948 <__divsf3_pse>:
     948:	99 23       	and	r25, r25
     94a:	c9 f3       	breq	.-14     	; 0x93e <__divsf3+0x14>
     94c:	55 23       	and	r21, r21
     94e:	b1 f3       	breq	.-20     	; 0x93c <__divsf3+0x12>
     950:	95 1b       	sub	r25, r21
     952:	55 0b       	sbc	r21, r21
     954:	bb 27       	eor	r27, r27
     956:	aa 27       	eor	r26, r26
     958:	62 17       	cp	r22, r18
     95a:	73 07       	cpc	r23, r19
     95c:	84 07       	cpc	r24, r20
     95e:	38 f0       	brcs	.+14     	; 0x96e <__divsf3_pse+0x26>
     960:	9f 5f       	subi	r25, 0xFF	; 255
     962:	5f 4f       	sbci	r21, 0xFF	; 255
     964:	22 0f       	add	r18, r18
     966:	33 1f       	adc	r19, r19
     968:	44 1f       	adc	r20, r20
     96a:	aa 1f       	adc	r26, r26
     96c:	a9 f3       	breq	.-22     	; 0x958 <__divsf3_pse+0x10>
     96e:	33 d0       	rcall	.+102    	; 0x9d6 <__divsf3_pse+0x8e>
     970:	0e 2e       	mov	r0, r30
     972:	3a f0       	brmi	.+14     	; 0x982 <__divsf3_pse+0x3a>
     974:	e0 e8       	ldi	r30, 0x80	; 128
     976:	30 d0       	rcall	.+96     	; 0x9d8 <__divsf3_pse+0x90>
     978:	91 50       	subi	r25, 0x01	; 1
     97a:	50 40       	sbci	r21, 0x00	; 0
     97c:	e6 95       	lsr	r30
     97e:	00 1c       	adc	r0, r0
     980:	ca f7       	brpl	.-14     	; 0x974 <__divsf3_pse+0x2c>
     982:	29 d0       	rcall	.+82     	; 0x9d6 <__divsf3_pse+0x8e>
     984:	fe 2f       	mov	r31, r30
     986:	27 d0       	rcall	.+78     	; 0x9d6 <__divsf3_pse+0x8e>
     988:	66 0f       	add	r22, r22
     98a:	77 1f       	adc	r23, r23
     98c:	88 1f       	adc	r24, r24
     98e:	bb 1f       	adc	r27, r27
     990:	26 17       	cp	r18, r22
     992:	37 07       	cpc	r19, r23
     994:	48 07       	cpc	r20, r24
     996:	ab 07       	cpc	r26, r27
     998:	b0 e8       	ldi	r27, 0x80	; 128
     99a:	09 f0       	breq	.+2      	; 0x99e <__divsf3_pse+0x56>
     99c:	bb 0b       	sbc	r27, r27
     99e:	80 2d       	mov	r24, r0
     9a0:	bf 01       	movw	r22, r30
     9a2:	ff 27       	eor	r31, r31
     9a4:	93 58       	subi	r25, 0x83	; 131
     9a6:	5f 4f       	sbci	r21, 0xFF	; 255
     9a8:	2a f0       	brmi	.+10     	; 0x9b4 <__divsf3_pse+0x6c>
     9aa:	9e 3f       	cpi	r25, 0xFE	; 254
     9ac:	51 05       	cpc	r21, r1
     9ae:	68 f0       	brcs	.+26     	; 0x9ca <__divsf3_pse+0x82>
     9b0:	92 c0       	rjmp	.+292    	; 0xad6 <__fp_inf>
     9b2:	dc c0       	rjmp	.+440    	; 0xb6c <__fp_szero>
     9b4:	5f 3f       	cpi	r21, 0xFF	; 255
     9b6:	ec f3       	brlt	.-6      	; 0x9b2 <__divsf3_pse+0x6a>
     9b8:	98 3e       	cpi	r25, 0xE8	; 232
     9ba:	dc f3       	brlt	.-10     	; 0x9b2 <__divsf3_pse+0x6a>
     9bc:	86 95       	lsr	r24
     9be:	77 95       	ror	r23
     9c0:	67 95       	ror	r22
     9c2:	b7 95       	ror	r27
     9c4:	f7 95       	ror	r31
     9c6:	9f 5f       	subi	r25, 0xFF	; 255
     9c8:	c9 f7       	brne	.-14     	; 0x9bc <__divsf3_pse+0x74>
     9ca:	88 0f       	add	r24, r24
     9cc:	91 1d       	adc	r25, r1
     9ce:	96 95       	lsr	r25
     9d0:	87 95       	ror	r24
     9d2:	97 f9       	bld	r25, 7
     9d4:	08 95       	ret
     9d6:	e1 e0       	ldi	r30, 0x01	; 1
     9d8:	66 0f       	add	r22, r22
     9da:	77 1f       	adc	r23, r23
     9dc:	88 1f       	adc	r24, r24
     9de:	bb 1f       	adc	r27, r27
     9e0:	62 17       	cp	r22, r18
     9e2:	73 07       	cpc	r23, r19
     9e4:	84 07       	cpc	r24, r20
     9e6:	ba 07       	cpc	r27, r26
     9e8:	20 f0       	brcs	.+8      	; 0x9f2 <__divsf3_pse+0xaa>
     9ea:	62 1b       	sub	r22, r18
     9ec:	73 0b       	sbc	r23, r19
     9ee:	84 0b       	sbc	r24, r20
     9f0:	ba 0b       	sbc	r27, r26
     9f2:	ee 1f       	adc	r30, r30
     9f4:	88 f7       	brcc	.-30     	; 0x9d8 <__divsf3_pse+0x90>
     9f6:	e0 95       	com	r30
     9f8:	08 95       	ret

000009fa <__fixsfsi>:
     9fa:	04 d0       	rcall	.+8      	; 0xa04 <__fixunssfsi>
     9fc:	68 94       	set
     9fe:	b1 11       	cpse	r27, r1
     a00:	b5 c0       	rjmp	.+362    	; 0xb6c <__fp_szero>
     a02:	08 95       	ret

00000a04 <__fixunssfsi>:
     a04:	98 d0       	rcall	.+304    	; 0xb36 <__fp_splitA>
     a06:	88 f0       	brcs	.+34     	; 0xa2a <__fixunssfsi+0x26>
     a08:	9f 57       	subi	r25, 0x7F	; 127
     a0a:	90 f0       	brcs	.+36     	; 0xa30 <__fixunssfsi+0x2c>
     a0c:	b9 2f       	mov	r27, r25
     a0e:	99 27       	eor	r25, r25
     a10:	b7 51       	subi	r27, 0x17	; 23
     a12:	a0 f0       	brcs	.+40     	; 0xa3c <__fixunssfsi+0x38>
     a14:	d1 f0       	breq	.+52     	; 0xa4a <__fixunssfsi+0x46>
     a16:	66 0f       	add	r22, r22
     a18:	77 1f       	adc	r23, r23
     a1a:	88 1f       	adc	r24, r24
     a1c:	99 1f       	adc	r25, r25
     a1e:	1a f0       	brmi	.+6      	; 0xa26 <__fixunssfsi+0x22>
     a20:	ba 95       	dec	r27
     a22:	c9 f7       	brne	.-14     	; 0xa16 <__fixunssfsi+0x12>
     a24:	12 c0       	rjmp	.+36     	; 0xa4a <__fixunssfsi+0x46>
     a26:	b1 30       	cpi	r27, 0x01	; 1
     a28:	81 f0       	breq	.+32     	; 0xa4a <__fixunssfsi+0x46>
     a2a:	9f d0       	rcall	.+318    	; 0xb6a <__fp_zero>
     a2c:	b1 e0       	ldi	r27, 0x01	; 1
     a2e:	08 95       	ret
     a30:	9c c0       	rjmp	.+312    	; 0xb6a <__fp_zero>
     a32:	67 2f       	mov	r22, r23
     a34:	78 2f       	mov	r23, r24
     a36:	88 27       	eor	r24, r24
     a38:	b8 5f       	subi	r27, 0xF8	; 248
     a3a:	39 f0       	breq	.+14     	; 0xa4a <__fixunssfsi+0x46>
     a3c:	b9 3f       	cpi	r27, 0xF9	; 249
     a3e:	cc f3       	brlt	.-14     	; 0xa32 <__fixunssfsi+0x2e>
     a40:	86 95       	lsr	r24
     a42:	77 95       	ror	r23
     a44:	67 95       	ror	r22
     a46:	b3 95       	inc	r27
     a48:	d9 f7       	brne	.-10     	; 0xa40 <__fixunssfsi+0x3c>
     a4a:	3e f4       	brtc	.+14     	; 0xa5a <__fixunssfsi+0x56>
     a4c:	90 95       	com	r25
     a4e:	80 95       	com	r24
     a50:	70 95       	com	r23
     a52:	61 95       	neg	r22
     a54:	7f 4f       	sbci	r23, 0xFF	; 255
     a56:	8f 4f       	sbci	r24, 0xFF	; 255
     a58:	9f 4f       	sbci	r25, 0xFF	; 255
     a5a:	08 95       	ret

00000a5c <__floatunsisf>:
     a5c:	e8 94       	clt
     a5e:	09 c0       	rjmp	.+18     	; 0xa72 <__floatsisf+0x12>

00000a60 <__floatsisf>:
     a60:	97 fb       	bst	r25, 7
     a62:	3e f4       	brtc	.+14     	; 0xa72 <__floatsisf+0x12>
     a64:	90 95       	com	r25
     a66:	80 95       	com	r24
     a68:	70 95       	com	r23
     a6a:	61 95       	neg	r22
     a6c:	7f 4f       	sbci	r23, 0xFF	; 255
     a6e:	8f 4f       	sbci	r24, 0xFF	; 255
     a70:	9f 4f       	sbci	r25, 0xFF	; 255
     a72:	99 23       	and	r25, r25
     a74:	a9 f0       	breq	.+42     	; 0xaa0 <__floatsisf+0x40>
     a76:	f9 2f       	mov	r31, r25
     a78:	96 e9       	ldi	r25, 0x96	; 150
     a7a:	bb 27       	eor	r27, r27
     a7c:	93 95       	inc	r25
     a7e:	f6 95       	lsr	r31
     a80:	87 95       	ror	r24
     a82:	77 95       	ror	r23
     a84:	67 95       	ror	r22
     a86:	b7 95       	ror	r27
     a88:	f1 11       	cpse	r31, r1
     a8a:	f8 cf       	rjmp	.-16     	; 0xa7c <__floatsisf+0x1c>
     a8c:	fa f4       	brpl	.+62     	; 0xacc <__floatsisf+0x6c>
     a8e:	bb 0f       	add	r27, r27
     a90:	11 f4       	brne	.+4      	; 0xa96 <__floatsisf+0x36>
     a92:	60 ff       	sbrs	r22, 0
     a94:	1b c0       	rjmp	.+54     	; 0xacc <__floatsisf+0x6c>
     a96:	6f 5f       	subi	r22, 0xFF	; 255
     a98:	7f 4f       	sbci	r23, 0xFF	; 255
     a9a:	8f 4f       	sbci	r24, 0xFF	; 255
     a9c:	9f 4f       	sbci	r25, 0xFF	; 255
     a9e:	16 c0       	rjmp	.+44     	; 0xacc <__floatsisf+0x6c>
     aa0:	88 23       	and	r24, r24
     aa2:	11 f0       	breq	.+4      	; 0xaa8 <__floatsisf+0x48>
     aa4:	96 e9       	ldi	r25, 0x96	; 150
     aa6:	11 c0       	rjmp	.+34     	; 0xaca <__floatsisf+0x6a>
     aa8:	77 23       	and	r23, r23
     aaa:	21 f0       	breq	.+8      	; 0xab4 <__floatsisf+0x54>
     aac:	9e e8       	ldi	r25, 0x8E	; 142
     aae:	87 2f       	mov	r24, r23
     ab0:	76 2f       	mov	r23, r22
     ab2:	05 c0       	rjmp	.+10     	; 0xabe <__floatsisf+0x5e>
     ab4:	66 23       	and	r22, r22
     ab6:	71 f0       	breq	.+28     	; 0xad4 <__floatsisf+0x74>
     ab8:	96 e8       	ldi	r25, 0x86	; 134
     aba:	86 2f       	mov	r24, r22
     abc:	70 e0       	ldi	r23, 0x00	; 0
     abe:	60 e0       	ldi	r22, 0x00	; 0
     ac0:	2a f0       	brmi	.+10     	; 0xacc <__floatsisf+0x6c>
     ac2:	9a 95       	dec	r25
     ac4:	66 0f       	add	r22, r22
     ac6:	77 1f       	adc	r23, r23
     ac8:	88 1f       	adc	r24, r24
     aca:	da f7       	brpl	.-10     	; 0xac2 <__floatsisf+0x62>
     acc:	88 0f       	add	r24, r24
     ace:	96 95       	lsr	r25
     ad0:	87 95       	ror	r24
     ad2:	97 f9       	bld	r25, 7
     ad4:	08 95       	ret

00000ad6 <__fp_inf>:
     ad6:	97 f9       	bld	r25, 7
     ad8:	9f 67       	ori	r25, 0x7F	; 127
     ada:	80 e8       	ldi	r24, 0x80	; 128
     adc:	70 e0       	ldi	r23, 0x00	; 0
     ade:	60 e0       	ldi	r22, 0x00	; 0
     ae0:	08 95       	ret

00000ae2 <__fp_nan>:
     ae2:	9f ef       	ldi	r25, 0xFF	; 255
     ae4:	80 ec       	ldi	r24, 0xC0	; 192
     ae6:	08 95       	ret

00000ae8 <__fp_pscA>:
     ae8:	00 24       	eor	r0, r0
     aea:	0a 94       	dec	r0
     aec:	16 16       	cp	r1, r22
     aee:	17 06       	cpc	r1, r23
     af0:	18 06       	cpc	r1, r24
     af2:	09 06       	cpc	r0, r25
     af4:	08 95       	ret

00000af6 <__fp_pscB>:
     af6:	00 24       	eor	r0, r0
     af8:	0a 94       	dec	r0
     afa:	12 16       	cp	r1, r18
     afc:	13 06       	cpc	r1, r19
     afe:	14 06       	cpc	r1, r20
     b00:	05 06       	cpc	r0, r21
     b02:	08 95       	ret

00000b04 <__fp_round>:
     b04:	09 2e       	mov	r0, r25
     b06:	03 94       	inc	r0
     b08:	00 0c       	add	r0, r0
     b0a:	11 f4       	brne	.+4      	; 0xb10 <__fp_round+0xc>
     b0c:	88 23       	and	r24, r24
     b0e:	52 f0       	brmi	.+20     	; 0xb24 <__fp_round+0x20>
     b10:	bb 0f       	add	r27, r27
     b12:	40 f4       	brcc	.+16     	; 0xb24 <__fp_round+0x20>
     b14:	bf 2b       	or	r27, r31
     b16:	11 f4       	brne	.+4      	; 0xb1c <__fp_round+0x18>
     b18:	60 ff       	sbrs	r22, 0
     b1a:	04 c0       	rjmp	.+8      	; 0xb24 <__fp_round+0x20>
     b1c:	6f 5f       	subi	r22, 0xFF	; 255
     b1e:	7f 4f       	sbci	r23, 0xFF	; 255
     b20:	8f 4f       	sbci	r24, 0xFF	; 255
     b22:	9f 4f       	sbci	r25, 0xFF	; 255
     b24:	08 95       	ret

00000b26 <__fp_split3>:
     b26:	57 fd       	sbrc	r21, 7
     b28:	90 58       	subi	r25, 0x80	; 128
     b2a:	44 0f       	add	r20, r20
     b2c:	55 1f       	adc	r21, r21
     b2e:	59 f0       	breq	.+22     	; 0xb46 <__fp_splitA+0x10>
     b30:	5f 3f       	cpi	r21, 0xFF	; 255
     b32:	71 f0       	breq	.+28     	; 0xb50 <__fp_splitA+0x1a>
     b34:	47 95       	ror	r20

00000b36 <__fp_splitA>:
     b36:	88 0f       	add	r24, r24
     b38:	97 fb       	bst	r25, 7
     b3a:	99 1f       	adc	r25, r25
     b3c:	61 f0       	breq	.+24     	; 0xb56 <__fp_splitA+0x20>
     b3e:	9f 3f       	cpi	r25, 0xFF	; 255
     b40:	79 f0       	breq	.+30     	; 0xb60 <__fp_splitA+0x2a>
     b42:	87 95       	ror	r24
     b44:	08 95       	ret
     b46:	12 16       	cp	r1, r18
     b48:	13 06       	cpc	r1, r19
     b4a:	14 06       	cpc	r1, r20
     b4c:	55 1f       	adc	r21, r21
     b4e:	f2 cf       	rjmp	.-28     	; 0xb34 <__fp_split3+0xe>
     b50:	46 95       	lsr	r20
     b52:	f1 df       	rcall	.-30     	; 0xb36 <__fp_splitA>
     b54:	08 c0       	rjmp	.+16     	; 0xb66 <__fp_splitA+0x30>
     b56:	16 16       	cp	r1, r22
     b58:	17 06       	cpc	r1, r23
     b5a:	18 06       	cpc	r1, r24
     b5c:	99 1f       	adc	r25, r25
     b5e:	f1 cf       	rjmp	.-30     	; 0xb42 <__fp_splitA+0xc>
     b60:	86 95       	lsr	r24
     b62:	71 05       	cpc	r23, r1
     b64:	61 05       	cpc	r22, r1
     b66:	08 94       	sec
     b68:	08 95       	ret

00000b6a <__fp_zero>:
     b6a:	e8 94       	clt

00000b6c <__fp_szero>:
     b6c:	bb 27       	eor	r27, r27
     b6e:	66 27       	eor	r22, r22
     b70:	77 27       	eor	r23, r23
     b72:	cb 01       	movw	r24, r22
     b74:	97 f9       	bld	r25, 7
     b76:	08 95       	ret

00000b78 <__mulsf3>:
     b78:	0b d0       	rcall	.+22     	; 0xb90 <__mulsf3x>
     b7a:	c4 cf       	rjmp	.-120    	; 0xb04 <__fp_round>
     b7c:	b5 df       	rcall	.-150    	; 0xae8 <__fp_pscA>
     b7e:	28 f0       	brcs	.+10     	; 0xb8a <__mulsf3+0x12>
     b80:	ba df       	rcall	.-140    	; 0xaf6 <__fp_pscB>
     b82:	18 f0       	brcs	.+6      	; 0xb8a <__mulsf3+0x12>
     b84:	95 23       	and	r25, r21
     b86:	09 f0       	breq	.+2      	; 0xb8a <__mulsf3+0x12>
     b88:	a6 cf       	rjmp	.-180    	; 0xad6 <__fp_inf>
     b8a:	ab cf       	rjmp	.-170    	; 0xae2 <__fp_nan>
     b8c:	11 24       	eor	r1, r1
     b8e:	ee cf       	rjmp	.-36     	; 0xb6c <__fp_szero>

00000b90 <__mulsf3x>:
     b90:	ca df       	rcall	.-108    	; 0xb26 <__fp_split3>
     b92:	a0 f3       	brcs	.-24     	; 0xb7c <__mulsf3+0x4>

00000b94 <__mulsf3_pse>:
     b94:	95 9f       	mul	r25, r21
     b96:	d1 f3       	breq	.-12     	; 0xb8c <__mulsf3+0x14>
     b98:	95 0f       	add	r25, r21
     b9a:	50 e0       	ldi	r21, 0x00	; 0
     b9c:	55 1f       	adc	r21, r21
     b9e:	62 9f       	mul	r22, r18
     ba0:	f0 01       	movw	r30, r0
     ba2:	72 9f       	mul	r23, r18
     ba4:	bb 27       	eor	r27, r27
     ba6:	f0 0d       	add	r31, r0
     ba8:	b1 1d       	adc	r27, r1
     baa:	63 9f       	mul	r22, r19
     bac:	aa 27       	eor	r26, r26
     bae:	f0 0d       	add	r31, r0
     bb0:	b1 1d       	adc	r27, r1
     bb2:	aa 1f       	adc	r26, r26
     bb4:	64 9f       	mul	r22, r20
     bb6:	66 27       	eor	r22, r22
     bb8:	b0 0d       	add	r27, r0
     bba:	a1 1d       	adc	r26, r1
     bbc:	66 1f       	adc	r22, r22
     bbe:	82 9f       	mul	r24, r18
     bc0:	22 27       	eor	r18, r18
     bc2:	b0 0d       	add	r27, r0
     bc4:	a1 1d       	adc	r26, r1
     bc6:	62 1f       	adc	r22, r18
     bc8:	73 9f       	mul	r23, r19
     bca:	b0 0d       	add	r27, r0
     bcc:	a1 1d       	adc	r26, r1
     bce:	62 1f       	adc	r22, r18
     bd0:	83 9f       	mul	r24, r19
     bd2:	a0 0d       	add	r26, r0
     bd4:	61 1d       	adc	r22, r1
     bd6:	22 1f       	adc	r18, r18
     bd8:	74 9f       	mul	r23, r20
     bda:	33 27       	eor	r19, r19
     bdc:	a0 0d       	add	r26, r0
     bde:	61 1d       	adc	r22, r1
     be0:	23 1f       	adc	r18, r19
     be2:	84 9f       	mul	r24, r20
     be4:	60 0d       	add	r22, r0
     be6:	21 1d       	adc	r18, r1
     be8:	82 2f       	mov	r24, r18
     bea:	76 2f       	mov	r23, r22
     bec:	6a 2f       	mov	r22, r26
     bee:	11 24       	eor	r1, r1
     bf0:	9f 57       	subi	r25, 0x7F	; 127
     bf2:	50 40       	sbci	r21, 0x00	; 0
     bf4:	8a f0       	brmi	.+34     	; 0xc18 <__mulsf3_pse+0x84>
     bf6:	e1 f0       	breq	.+56     	; 0xc30 <__mulsf3_pse+0x9c>
     bf8:	88 23       	and	r24, r24
     bfa:	4a f0       	brmi	.+18     	; 0xc0e <__mulsf3_pse+0x7a>
     bfc:	ee 0f       	add	r30, r30
     bfe:	ff 1f       	adc	r31, r31
     c00:	bb 1f       	adc	r27, r27
     c02:	66 1f       	adc	r22, r22
     c04:	77 1f       	adc	r23, r23
     c06:	88 1f       	adc	r24, r24
     c08:	91 50       	subi	r25, 0x01	; 1
     c0a:	50 40       	sbci	r21, 0x00	; 0
     c0c:	a9 f7       	brne	.-22     	; 0xbf8 <__mulsf3_pse+0x64>
     c0e:	9e 3f       	cpi	r25, 0xFE	; 254
     c10:	51 05       	cpc	r21, r1
     c12:	70 f0       	brcs	.+28     	; 0xc30 <__mulsf3_pse+0x9c>
     c14:	60 cf       	rjmp	.-320    	; 0xad6 <__fp_inf>
     c16:	aa cf       	rjmp	.-172    	; 0xb6c <__fp_szero>
     c18:	5f 3f       	cpi	r21, 0xFF	; 255
     c1a:	ec f3       	brlt	.-6      	; 0xc16 <__mulsf3_pse+0x82>
     c1c:	98 3e       	cpi	r25, 0xE8	; 232
     c1e:	dc f3       	brlt	.-10     	; 0xc16 <__mulsf3_pse+0x82>
     c20:	86 95       	lsr	r24
     c22:	77 95       	ror	r23
     c24:	67 95       	ror	r22
     c26:	b7 95       	ror	r27
     c28:	f7 95       	ror	r31
     c2a:	e7 95       	ror	r30
     c2c:	9f 5f       	subi	r25, 0xFF	; 255
     c2e:	c1 f7       	brne	.-16     	; 0xc20 <__mulsf3_pse+0x8c>
     c30:	fe 2b       	or	r31, r30
     c32:	88 0f       	add	r24, r24
     c34:	91 1d       	adc	r25, r1
     c36:	96 95       	lsr	r25
     c38:	87 95       	ror	r24
     c3a:	97 f9       	bld	r25, 7
     c3c:	08 95       	ret

00000c3e <round>:
     c3e:	7b df       	rcall	.-266    	; 0xb36 <__fp_splitA>
     c40:	e0 f0       	brcs	.+56     	; 0xc7a <round+0x3c>
     c42:	9e 37       	cpi	r25, 0x7E	; 126
     c44:	d8 f0       	brcs	.+54     	; 0xc7c <round+0x3e>
     c46:	96 39       	cpi	r25, 0x96	; 150
     c48:	b8 f4       	brcc	.+46     	; 0xc78 <round+0x3a>
     c4a:	9e 38       	cpi	r25, 0x8E	; 142
     c4c:	48 f4       	brcc	.+18     	; 0xc60 <round+0x22>
     c4e:	67 2f       	mov	r22, r23
     c50:	78 2f       	mov	r23, r24
     c52:	88 27       	eor	r24, r24
     c54:	98 5f       	subi	r25, 0xF8	; 248
     c56:	f9 cf       	rjmp	.-14     	; 0xc4a <round+0xc>
     c58:	86 95       	lsr	r24
     c5a:	77 95       	ror	r23
     c5c:	67 95       	ror	r22
     c5e:	93 95       	inc	r25
     c60:	95 39       	cpi	r25, 0x95	; 149
     c62:	d0 f3       	brcs	.-12     	; 0xc58 <round+0x1a>
     c64:	b6 2f       	mov	r27, r22
     c66:	b1 70       	andi	r27, 0x01	; 1
     c68:	6b 0f       	add	r22, r27
     c6a:	71 1d       	adc	r23, r1
     c6c:	81 1d       	adc	r24, r1
     c6e:	20 f4       	brcc	.+8      	; 0xc78 <round+0x3a>
     c70:	87 95       	ror	r24
     c72:	77 95       	ror	r23
     c74:	67 95       	ror	r22
     c76:	93 95       	inc	r25
     c78:	02 c0       	rjmp	.+4      	; 0xc7e <__fp_mintl>
     c7a:	1c c0       	rjmp	.+56     	; 0xcb4 <__fp_mpack>
     c7c:	77 cf       	rjmp	.-274    	; 0xb6c <__fp_szero>

00000c7e <__fp_mintl>:
     c7e:	88 23       	and	r24, r24
     c80:	71 f4       	brne	.+28     	; 0xc9e <__fp_mintl+0x20>
     c82:	77 23       	and	r23, r23
     c84:	21 f0       	breq	.+8      	; 0xc8e <__fp_mintl+0x10>
     c86:	98 50       	subi	r25, 0x08	; 8
     c88:	87 2b       	or	r24, r23
     c8a:	76 2f       	mov	r23, r22
     c8c:	07 c0       	rjmp	.+14     	; 0xc9c <__fp_mintl+0x1e>
     c8e:	66 23       	and	r22, r22
     c90:	11 f4       	brne	.+4      	; 0xc96 <__fp_mintl+0x18>
     c92:	99 27       	eor	r25, r25
     c94:	0d c0       	rjmp	.+26     	; 0xcb0 <__fp_mintl+0x32>
     c96:	90 51       	subi	r25, 0x10	; 16
     c98:	86 2b       	or	r24, r22
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	60 e0       	ldi	r22, 0x00	; 0
     c9e:	2a f0       	brmi	.+10     	; 0xcaa <__fp_mintl+0x2c>
     ca0:	9a 95       	dec	r25
     ca2:	66 0f       	add	r22, r22
     ca4:	77 1f       	adc	r23, r23
     ca6:	88 1f       	adc	r24, r24
     ca8:	da f7       	brpl	.-10     	; 0xca0 <__fp_mintl+0x22>
     caa:	88 0f       	add	r24, r24
     cac:	96 95       	lsr	r25
     cae:	87 95       	ror	r24
     cb0:	97 f9       	bld	r25, 7
     cb2:	08 95       	ret

00000cb4 <__fp_mpack>:
     cb4:	9f 3f       	cpi	r25, 0xFF	; 255
     cb6:	31 f0       	breq	.+12     	; 0xcc4 <__fp_mpack_finite+0xc>

00000cb8 <__fp_mpack_finite>:
     cb8:	91 50       	subi	r25, 0x01	; 1
     cba:	20 f4       	brcc	.+8      	; 0xcc4 <__fp_mpack_finite+0xc>
     cbc:	87 95       	ror	r24
     cbe:	77 95       	ror	r23
     cc0:	67 95       	ror	r22
     cc2:	b7 95       	ror	r27
     cc4:	88 0f       	add	r24, r24
     cc6:	91 1d       	adc	r25, r1
     cc8:	96 95       	lsr	r25
     cca:	87 95       	ror	r24
     ccc:	97 f9       	bld	r25, 7
     cce:	08 95       	ret

00000cd0 <__udivmodsi4>:
     cd0:	a1 e2       	ldi	r26, 0x21	; 33
     cd2:	1a 2e       	mov	r1, r26
     cd4:	aa 1b       	sub	r26, r26
     cd6:	bb 1b       	sub	r27, r27
     cd8:	fd 01       	movw	r30, r26
     cda:	0d c0       	rjmp	.+26     	; 0xcf6 <__udivmodsi4_ep>

00000cdc <__udivmodsi4_loop>:
     cdc:	aa 1f       	adc	r26, r26
     cde:	bb 1f       	adc	r27, r27
     ce0:	ee 1f       	adc	r30, r30
     ce2:	ff 1f       	adc	r31, r31
     ce4:	a2 17       	cp	r26, r18
     ce6:	b3 07       	cpc	r27, r19
     ce8:	e4 07       	cpc	r30, r20
     cea:	f5 07       	cpc	r31, r21
     cec:	20 f0       	brcs	.+8      	; 0xcf6 <__udivmodsi4_ep>
     cee:	a2 1b       	sub	r26, r18
     cf0:	b3 0b       	sbc	r27, r19
     cf2:	e4 0b       	sbc	r30, r20
     cf4:	f5 0b       	sbc	r31, r21

00000cf6 <__udivmodsi4_ep>:
     cf6:	66 1f       	adc	r22, r22
     cf8:	77 1f       	adc	r23, r23
     cfa:	88 1f       	adc	r24, r24
     cfc:	99 1f       	adc	r25, r25
     cfe:	1a 94       	dec	r1
     d00:	69 f7       	brne	.-38     	; 0xcdc <__udivmodsi4_loop>
     d02:	60 95       	com	r22
     d04:	70 95       	com	r23
     d06:	80 95       	com	r24
     d08:	90 95       	com	r25
     d0a:	9b 01       	movw	r18, r22
     d0c:	ac 01       	movw	r20, r24
     d0e:	bd 01       	movw	r22, r26
     d10:	cf 01       	movw	r24, r30
     d12:	08 95       	ret

00000d14 <__tablejump2__>:
     d14:	ee 0f       	add	r30, r30
     d16:	ff 1f       	adc	r31, r31

00000d18 <__tablejump__>:
     d18:	05 90       	lpm	r0, Z+
     d1a:	f4 91       	lpm	r31, Z
     d1c:	e0 2d       	mov	r30, r0
     d1e:	19 94       	eijmp

00000d20 <__umulhisi3>:
     d20:	a2 9f       	mul	r26, r18
     d22:	b0 01       	movw	r22, r0
     d24:	b3 9f       	mul	r27, r19
     d26:	c0 01       	movw	r24, r0
     d28:	a3 9f       	mul	r26, r19
     d2a:	70 0d       	add	r23, r0
     d2c:	81 1d       	adc	r24, r1
     d2e:	11 24       	eor	r1, r1
     d30:	91 1d       	adc	r25, r1
     d32:	b2 9f       	mul	r27, r18
     d34:	70 0d       	add	r23, r0
     d36:	81 1d       	adc	r24, r1
     d38:	11 24       	eor	r1, r1
     d3a:	91 1d       	adc	r25, r1
     d3c:	08 95       	ret

00000d3e <malloc>:
     d3e:	cf 93       	push	r28
     d40:	df 93       	push	r29
     d42:	82 30       	cpi	r24, 0x02	; 2
     d44:	91 05       	cpc	r25, r1
     d46:	10 f4       	brcc	.+4      	; 0xd4c <malloc+0xe>
     d48:	82 e0       	ldi	r24, 0x02	; 2
     d4a:	90 e0       	ldi	r25, 0x00	; 0
     d4c:	e0 91 1d 02 	lds	r30, 0x021D
     d50:	f0 91 1e 02 	lds	r31, 0x021E
     d54:	20 e0       	ldi	r18, 0x00	; 0
     d56:	30 e0       	ldi	r19, 0x00	; 0
     d58:	a0 e0       	ldi	r26, 0x00	; 0
     d5a:	b0 e0       	ldi	r27, 0x00	; 0
     d5c:	30 97       	sbiw	r30, 0x00	; 0
     d5e:	39 f1       	breq	.+78     	; 0xdae <malloc+0x70>
     d60:	40 81       	ld	r20, Z
     d62:	51 81       	ldd	r21, Z+1	; 0x01
     d64:	48 17       	cp	r20, r24
     d66:	59 07       	cpc	r21, r25
     d68:	b8 f0       	brcs	.+46     	; 0xd98 <malloc+0x5a>
     d6a:	48 17       	cp	r20, r24
     d6c:	59 07       	cpc	r21, r25
     d6e:	71 f4       	brne	.+28     	; 0xd8c <malloc+0x4e>
     d70:	82 81       	ldd	r24, Z+2	; 0x02
     d72:	93 81       	ldd	r25, Z+3	; 0x03
     d74:	10 97       	sbiw	r26, 0x00	; 0
     d76:	29 f0       	breq	.+10     	; 0xd82 <malloc+0x44>
     d78:	13 96       	adiw	r26, 0x03	; 3
     d7a:	9c 93       	st	X, r25
     d7c:	8e 93       	st	-X, r24
     d7e:	12 97       	sbiw	r26, 0x02	; 2
     d80:	2c c0       	rjmp	.+88     	; 0xdda <malloc+0x9c>
     d82:	90 93 1e 02 	sts	0x021E, r25
     d86:	80 93 1d 02 	sts	0x021D, r24
     d8a:	27 c0       	rjmp	.+78     	; 0xdda <malloc+0x9c>
     d8c:	21 15       	cp	r18, r1
     d8e:	31 05       	cpc	r19, r1
     d90:	31 f0       	breq	.+12     	; 0xd9e <malloc+0x60>
     d92:	42 17       	cp	r20, r18
     d94:	53 07       	cpc	r21, r19
     d96:	18 f0       	brcs	.+6      	; 0xd9e <malloc+0x60>
     d98:	a9 01       	movw	r20, r18
     d9a:	db 01       	movw	r26, r22
     d9c:	01 c0       	rjmp	.+2      	; 0xda0 <malloc+0x62>
     d9e:	ef 01       	movw	r28, r30
     da0:	9a 01       	movw	r18, r20
     da2:	bd 01       	movw	r22, r26
     da4:	df 01       	movw	r26, r30
     da6:	02 80       	ldd	r0, Z+2	; 0x02
     da8:	f3 81       	ldd	r31, Z+3	; 0x03
     daa:	e0 2d       	mov	r30, r0
     dac:	d7 cf       	rjmp	.-82     	; 0xd5c <malloc+0x1e>
     dae:	21 15       	cp	r18, r1
     db0:	31 05       	cpc	r19, r1
     db2:	f9 f0       	breq	.+62     	; 0xdf2 <malloc+0xb4>
     db4:	28 1b       	sub	r18, r24
     db6:	39 0b       	sbc	r19, r25
     db8:	24 30       	cpi	r18, 0x04	; 4
     dba:	31 05       	cpc	r19, r1
     dbc:	80 f4       	brcc	.+32     	; 0xdde <malloc+0xa0>
     dbe:	8a 81       	ldd	r24, Y+2	; 0x02
     dc0:	9b 81       	ldd	r25, Y+3	; 0x03
     dc2:	61 15       	cp	r22, r1
     dc4:	71 05       	cpc	r23, r1
     dc6:	21 f0       	breq	.+8      	; 0xdd0 <malloc+0x92>
     dc8:	fb 01       	movw	r30, r22
     dca:	93 83       	std	Z+3, r25	; 0x03
     dcc:	82 83       	std	Z+2, r24	; 0x02
     dce:	04 c0       	rjmp	.+8      	; 0xdd8 <malloc+0x9a>
     dd0:	90 93 1e 02 	sts	0x021E, r25
     dd4:	80 93 1d 02 	sts	0x021D, r24
     dd8:	fe 01       	movw	r30, r28
     dda:	32 96       	adiw	r30, 0x02	; 2
     ddc:	44 c0       	rjmp	.+136    	; 0xe66 <malloc+0x128>
     dde:	fe 01       	movw	r30, r28
     de0:	e2 0f       	add	r30, r18
     de2:	f3 1f       	adc	r31, r19
     de4:	81 93       	st	Z+, r24
     de6:	91 93       	st	Z+, r25
     de8:	22 50       	subi	r18, 0x02	; 2
     dea:	31 09       	sbc	r19, r1
     dec:	39 83       	std	Y+1, r19	; 0x01
     dee:	28 83       	st	Y, r18
     df0:	3a c0       	rjmp	.+116    	; 0xe66 <malloc+0x128>
     df2:	20 91 1b 02 	lds	r18, 0x021B
     df6:	30 91 1c 02 	lds	r19, 0x021C
     dfa:	23 2b       	or	r18, r19
     dfc:	41 f4       	brne	.+16     	; 0xe0e <malloc+0xd0>
     dfe:	20 91 02 02 	lds	r18, 0x0202
     e02:	30 91 03 02 	lds	r19, 0x0203
     e06:	30 93 1c 02 	sts	0x021C, r19
     e0a:	20 93 1b 02 	sts	0x021B, r18
     e0e:	20 91 00 02 	lds	r18, 0x0200
     e12:	30 91 01 02 	lds	r19, 0x0201
     e16:	21 15       	cp	r18, r1
     e18:	31 05       	cpc	r19, r1
     e1a:	41 f4       	brne	.+16     	; 0xe2c <malloc+0xee>
     e1c:	2d b7       	in	r18, 0x3d	; 61
     e1e:	3e b7       	in	r19, 0x3e	; 62
     e20:	40 91 04 02 	lds	r20, 0x0204
     e24:	50 91 05 02 	lds	r21, 0x0205
     e28:	24 1b       	sub	r18, r20
     e2a:	35 0b       	sbc	r19, r21
     e2c:	e0 91 1b 02 	lds	r30, 0x021B
     e30:	f0 91 1c 02 	lds	r31, 0x021C
     e34:	e2 17       	cp	r30, r18
     e36:	f3 07       	cpc	r31, r19
     e38:	a0 f4       	brcc	.+40     	; 0xe62 <malloc+0x124>
     e3a:	2e 1b       	sub	r18, r30
     e3c:	3f 0b       	sbc	r19, r31
     e3e:	28 17       	cp	r18, r24
     e40:	39 07       	cpc	r19, r25
     e42:	78 f0       	brcs	.+30     	; 0xe62 <malloc+0x124>
     e44:	ac 01       	movw	r20, r24
     e46:	4e 5f       	subi	r20, 0xFE	; 254
     e48:	5f 4f       	sbci	r21, 0xFF	; 255
     e4a:	24 17       	cp	r18, r20
     e4c:	35 07       	cpc	r19, r21
     e4e:	48 f0       	brcs	.+18     	; 0xe62 <malloc+0x124>
     e50:	4e 0f       	add	r20, r30
     e52:	5f 1f       	adc	r21, r31
     e54:	50 93 1c 02 	sts	0x021C, r21
     e58:	40 93 1b 02 	sts	0x021B, r20
     e5c:	81 93       	st	Z+, r24
     e5e:	91 93       	st	Z+, r25
     e60:	02 c0       	rjmp	.+4      	; 0xe66 <malloc+0x128>
     e62:	e0 e0       	ldi	r30, 0x00	; 0
     e64:	f0 e0       	ldi	r31, 0x00	; 0
     e66:	cf 01       	movw	r24, r30
     e68:	df 91       	pop	r29
     e6a:	cf 91       	pop	r28
     e6c:	08 95       	ret

00000e6e <free>:
     e6e:	cf 93       	push	r28
     e70:	df 93       	push	r29
     e72:	00 97       	sbiw	r24, 0x00	; 0
     e74:	09 f4       	brne	.+2      	; 0xe78 <free+0xa>
     e76:	87 c0       	rjmp	.+270    	; 0xf86 <free+0x118>
     e78:	fc 01       	movw	r30, r24
     e7a:	32 97       	sbiw	r30, 0x02	; 2
     e7c:	13 82       	std	Z+3, r1	; 0x03
     e7e:	12 82       	std	Z+2, r1	; 0x02
     e80:	c0 91 1d 02 	lds	r28, 0x021D
     e84:	d0 91 1e 02 	lds	r29, 0x021E
     e88:	20 97       	sbiw	r28, 0x00	; 0
     e8a:	81 f4       	brne	.+32     	; 0xeac <free+0x3e>
     e8c:	20 81       	ld	r18, Z
     e8e:	31 81       	ldd	r19, Z+1	; 0x01
     e90:	28 0f       	add	r18, r24
     e92:	39 1f       	adc	r19, r25
     e94:	80 91 1b 02 	lds	r24, 0x021B
     e98:	90 91 1c 02 	lds	r25, 0x021C
     e9c:	82 17       	cp	r24, r18
     e9e:	93 07       	cpc	r25, r19
     ea0:	79 f5       	brne	.+94     	; 0xf00 <free+0x92>
     ea2:	f0 93 1c 02 	sts	0x021C, r31
     ea6:	e0 93 1b 02 	sts	0x021B, r30
     eaa:	6d c0       	rjmp	.+218    	; 0xf86 <free+0x118>
     eac:	de 01       	movw	r26, r28
     eae:	20 e0       	ldi	r18, 0x00	; 0
     eb0:	30 e0       	ldi	r19, 0x00	; 0
     eb2:	ae 17       	cp	r26, r30
     eb4:	bf 07       	cpc	r27, r31
     eb6:	50 f4       	brcc	.+20     	; 0xecc <free+0x5e>
     eb8:	12 96       	adiw	r26, 0x02	; 2
     eba:	4d 91       	ld	r20, X+
     ebc:	5c 91       	ld	r21, X
     ebe:	13 97       	sbiw	r26, 0x03	; 3
     ec0:	9d 01       	movw	r18, r26
     ec2:	41 15       	cp	r20, r1
     ec4:	51 05       	cpc	r21, r1
     ec6:	09 f1       	breq	.+66     	; 0xf0a <free+0x9c>
     ec8:	da 01       	movw	r26, r20
     eca:	f3 cf       	rjmp	.-26     	; 0xeb2 <free+0x44>
     ecc:	b3 83       	std	Z+3, r27	; 0x03
     ece:	a2 83       	std	Z+2, r26	; 0x02
     ed0:	40 81       	ld	r20, Z
     ed2:	51 81       	ldd	r21, Z+1	; 0x01
     ed4:	84 0f       	add	r24, r20
     ed6:	95 1f       	adc	r25, r21
     ed8:	8a 17       	cp	r24, r26
     eda:	9b 07       	cpc	r25, r27
     edc:	71 f4       	brne	.+28     	; 0xefa <free+0x8c>
     ede:	8d 91       	ld	r24, X+
     ee0:	9c 91       	ld	r25, X
     ee2:	11 97       	sbiw	r26, 0x01	; 1
     ee4:	84 0f       	add	r24, r20
     ee6:	95 1f       	adc	r25, r21
     ee8:	02 96       	adiw	r24, 0x02	; 2
     eea:	91 83       	std	Z+1, r25	; 0x01
     eec:	80 83       	st	Z, r24
     eee:	12 96       	adiw	r26, 0x02	; 2
     ef0:	8d 91       	ld	r24, X+
     ef2:	9c 91       	ld	r25, X
     ef4:	13 97       	sbiw	r26, 0x03	; 3
     ef6:	93 83       	std	Z+3, r25	; 0x03
     ef8:	82 83       	std	Z+2, r24	; 0x02
     efa:	21 15       	cp	r18, r1
     efc:	31 05       	cpc	r19, r1
     efe:	29 f4       	brne	.+10     	; 0xf0a <free+0x9c>
     f00:	f0 93 1e 02 	sts	0x021E, r31
     f04:	e0 93 1d 02 	sts	0x021D, r30
     f08:	3e c0       	rjmp	.+124    	; 0xf86 <free+0x118>
     f0a:	d9 01       	movw	r26, r18
     f0c:	13 96       	adiw	r26, 0x03	; 3
     f0e:	fc 93       	st	X, r31
     f10:	ee 93       	st	-X, r30
     f12:	12 97       	sbiw	r26, 0x02	; 2
     f14:	4d 91       	ld	r20, X+
     f16:	5d 91       	ld	r21, X+
     f18:	a4 0f       	add	r26, r20
     f1a:	b5 1f       	adc	r27, r21
     f1c:	ea 17       	cp	r30, r26
     f1e:	fb 07       	cpc	r31, r27
     f20:	79 f4       	brne	.+30     	; 0xf40 <free+0xd2>
     f22:	80 81       	ld	r24, Z
     f24:	91 81       	ldd	r25, Z+1	; 0x01
     f26:	84 0f       	add	r24, r20
     f28:	95 1f       	adc	r25, r21
     f2a:	02 96       	adiw	r24, 0x02	; 2
     f2c:	d9 01       	movw	r26, r18
     f2e:	11 96       	adiw	r26, 0x01	; 1
     f30:	9c 93       	st	X, r25
     f32:	8e 93       	st	-X, r24
     f34:	82 81       	ldd	r24, Z+2	; 0x02
     f36:	93 81       	ldd	r25, Z+3	; 0x03
     f38:	13 96       	adiw	r26, 0x03	; 3
     f3a:	9c 93       	st	X, r25
     f3c:	8e 93       	st	-X, r24
     f3e:	12 97       	sbiw	r26, 0x02	; 2
     f40:	e0 e0       	ldi	r30, 0x00	; 0
     f42:	f0 e0       	ldi	r31, 0x00	; 0
     f44:	8a 81       	ldd	r24, Y+2	; 0x02
     f46:	9b 81       	ldd	r25, Y+3	; 0x03
     f48:	00 97       	sbiw	r24, 0x00	; 0
     f4a:	19 f0       	breq	.+6      	; 0xf52 <free+0xe4>
     f4c:	fe 01       	movw	r30, r28
     f4e:	ec 01       	movw	r28, r24
     f50:	f9 cf       	rjmp	.-14     	; 0xf44 <free+0xd6>
     f52:	ce 01       	movw	r24, r28
     f54:	02 96       	adiw	r24, 0x02	; 2
     f56:	28 81       	ld	r18, Y
     f58:	39 81       	ldd	r19, Y+1	; 0x01
     f5a:	82 0f       	add	r24, r18
     f5c:	93 1f       	adc	r25, r19
     f5e:	20 91 1b 02 	lds	r18, 0x021B
     f62:	30 91 1c 02 	lds	r19, 0x021C
     f66:	28 17       	cp	r18, r24
     f68:	39 07       	cpc	r19, r25
     f6a:	69 f4       	brne	.+26     	; 0xf86 <free+0x118>
     f6c:	30 97       	sbiw	r30, 0x00	; 0
     f6e:	29 f4       	brne	.+10     	; 0xf7a <free+0x10c>
     f70:	10 92 1e 02 	sts	0x021E, r1
     f74:	10 92 1d 02 	sts	0x021D, r1
     f78:	02 c0       	rjmp	.+4      	; 0xf7e <free+0x110>
     f7a:	13 82       	std	Z+3, r1	; 0x03
     f7c:	12 82       	std	Z+2, r1	; 0x02
     f7e:	d0 93 1c 02 	sts	0x021C, r29
     f82:	c0 93 1b 02 	sts	0x021B, r28
     f86:	df 91       	pop	r29
     f88:	cf 91       	pop	r28
     f8a:	08 95       	ret

00000f8c <fdevopen>:
     f8c:	0f 93       	push	r16
     f8e:	1f 93       	push	r17
     f90:	cf 93       	push	r28
     f92:	df 93       	push	r29
     f94:	ec 01       	movw	r28, r24
     f96:	8b 01       	movw	r16, r22
     f98:	00 97       	sbiw	r24, 0x00	; 0
     f9a:	31 f4       	brne	.+12     	; 0xfa8 <fdevopen+0x1c>
     f9c:	61 15       	cp	r22, r1
     f9e:	71 05       	cpc	r23, r1
     fa0:	19 f4       	brne	.+6      	; 0xfa8 <fdevopen+0x1c>
     fa2:	80 e0       	ldi	r24, 0x00	; 0
     fa4:	90 e0       	ldi	r25, 0x00	; 0
     fa6:	37 c0       	rjmp	.+110    	; 0x1016 <fdevopen+0x8a>
     fa8:	6e e0       	ldi	r22, 0x0E	; 14
     faa:	70 e0       	ldi	r23, 0x00	; 0
     fac:	81 e0       	ldi	r24, 0x01	; 1
     fae:	90 e0       	ldi	r25, 0x00	; 0
     fb0:	64 d0       	rcall	.+200    	; 0x107a <calloc>
     fb2:	fc 01       	movw	r30, r24
     fb4:	00 97       	sbiw	r24, 0x00	; 0
     fb6:	a9 f3       	breq	.-22     	; 0xfa2 <fdevopen+0x16>
     fb8:	80 e8       	ldi	r24, 0x80	; 128
     fba:	83 83       	std	Z+3, r24	; 0x03
     fbc:	01 15       	cp	r16, r1
     fbe:	11 05       	cpc	r17, r1
     fc0:	71 f0       	breq	.+28     	; 0xfde <fdevopen+0x52>
     fc2:	13 87       	std	Z+11, r17	; 0x0b
     fc4:	02 87       	std	Z+10, r16	; 0x0a
     fc6:	81 e8       	ldi	r24, 0x81	; 129
     fc8:	83 83       	std	Z+3, r24	; 0x03
     fca:	80 91 1f 02 	lds	r24, 0x021F
     fce:	90 91 20 02 	lds	r25, 0x0220
     fd2:	89 2b       	or	r24, r25
     fd4:	21 f4       	brne	.+8      	; 0xfde <fdevopen+0x52>
     fd6:	f0 93 20 02 	sts	0x0220, r31
     fda:	e0 93 1f 02 	sts	0x021F, r30
     fde:	20 97       	sbiw	r28, 0x00	; 0
     fe0:	c9 f0       	breq	.+50     	; 0x1014 <fdevopen+0x88>
     fe2:	d1 87       	std	Z+9, r29	; 0x09
     fe4:	c0 87       	std	Z+8, r28	; 0x08
     fe6:	83 81       	ldd	r24, Z+3	; 0x03
     fe8:	82 60       	ori	r24, 0x02	; 2
     fea:	83 83       	std	Z+3, r24	; 0x03
     fec:	80 91 21 02 	lds	r24, 0x0221
     ff0:	90 91 22 02 	lds	r25, 0x0222
     ff4:	89 2b       	or	r24, r25
     ff6:	71 f4       	brne	.+28     	; 0x1014 <fdevopen+0x88>
     ff8:	f0 93 22 02 	sts	0x0222, r31
     ffc:	e0 93 21 02 	sts	0x0221, r30
    1000:	80 91 23 02 	lds	r24, 0x0223
    1004:	90 91 24 02 	lds	r25, 0x0224
    1008:	89 2b       	or	r24, r25
    100a:	21 f4       	brne	.+8      	; 0x1014 <fdevopen+0x88>
    100c:	f0 93 24 02 	sts	0x0224, r31
    1010:	e0 93 23 02 	sts	0x0223, r30
    1014:	cf 01       	movw	r24, r30
    1016:	df 91       	pop	r29
    1018:	cf 91       	pop	r28
    101a:	1f 91       	pop	r17
    101c:	0f 91       	pop	r16
    101e:	08 95       	ret

00001020 <puts>:
    1020:	0f 93       	push	r16
    1022:	1f 93       	push	r17
    1024:	cf 93       	push	r28
    1026:	df 93       	push	r29
    1028:	e0 91 21 02 	lds	r30, 0x0221
    102c:	f0 91 22 02 	lds	r31, 0x0222
    1030:	23 81       	ldd	r18, Z+3	; 0x03
    1032:	21 ff       	sbrs	r18, 1
    1034:	1b c0       	rjmp	.+54     	; 0x106c <puts+0x4c>
    1036:	ec 01       	movw	r28, r24
    1038:	00 e0       	ldi	r16, 0x00	; 0
    103a:	10 e0       	ldi	r17, 0x00	; 0
    103c:	89 91       	ld	r24, Y+
    103e:	60 91 21 02 	lds	r22, 0x0221
    1042:	70 91 22 02 	lds	r23, 0x0222
    1046:	db 01       	movw	r26, r22
    1048:	18 96       	adiw	r26, 0x08	; 8
    104a:	ed 91       	ld	r30, X+
    104c:	fc 91       	ld	r31, X
    104e:	19 97       	sbiw	r26, 0x09	; 9
    1050:	88 23       	and	r24, r24
    1052:	31 f0       	breq	.+12     	; 0x1060 <puts+0x40>
    1054:	19 95       	eicall
    1056:	89 2b       	or	r24, r25
    1058:	89 f3       	breq	.-30     	; 0x103c <puts+0x1c>
    105a:	0f ef       	ldi	r16, 0xFF	; 255
    105c:	1f ef       	ldi	r17, 0xFF	; 255
    105e:	ee cf       	rjmp	.-36     	; 0x103c <puts+0x1c>
    1060:	8a e0       	ldi	r24, 0x0A	; 10
    1062:	19 95       	eicall
    1064:	89 2b       	or	r24, r25
    1066:	11 f4       	brne	.+4      	; 0x106c <puts+0x4c>
    1068:	c8 01       	movw	r24, r16
    106a:	02 c0       	rjmp	.+4      	; 0x1070 <puts+0x50>
    106c:	8f ef       	ldi	r24, 0xFF	; 255
    106e:	9f ef       	ldi	r25, 0xFF	; 255
    1070:	df 91       	pop	r29
    1072:	cf 91       	pop	r28
    1074:	1f 91       	pop	r17
    1076:	0f 91       	pop	r16
    1078:	08 95       	ret

0000107a <calloc>:
    107a:	0f 93       	push	r16
    107c:	1f 93       	push	r17
    107e:	cf 93       	push	r28
    1080:	df 93       	push	r29
    1082:	86 9f       	mul	r24, r22
    1084:	80 01       	movw	r16, r0
    1086:	87 9f       	mul	r24, r23
    1088:	10 0d       	add	r17, r0
    108a:	96 9f       	mul	r25, r22
    108c:	10 0d       	add	r17, r0
    108e:	11 24       	eor	r1, r1
    1090:	c8 01       	movw	r24, r16
    1092:	55 de       	rcall	.-854    	; 0xd3e <malloc>
    1094:	ec 01       	movw	r28, r24
    1096:	00 97       	sbiw	r24, 0x00	; 0
    1098:	21 f0       	breq	.+8      	; 0x10a2 <calloc+0x28>
    109a:	a8 01       	movw	r20, r16
    109c:	60 e0       	ldi	r22, 0x00	; 0
    109e:	70 e0       	ldi	r23, 0x00	; 0
    10a0:	06 d0       	rcall	.+12     	; 0x10ae <memset>
    10a2:	ce 01       	movw	r24, r28
    10a4:	df 91       	pop	r29
    10a6:	cf 91       	pop	r28
    10a8:	1f 91       	pop	r17
    10aa:	0f 91       	pop	r16
    10ac:	08 95       	ret

000010ae <memset>:
    10ae:	dc 01       	movw	r26, r24
    10b0:	01 c0       	rjmp	.+2      	; 0x10b4 <memset+0x6>
    10b2:	6d 93       	st	X+, r22
    10b4:	41 50       	subi	r20, 0x01	; 1
    10b6:	50 40       	sbci	r21, 0x00	; 0
    10b8:	e0 f7       	brcc	.-8      	; 0x10b2 <memset+0x4>
    10ba:	08 95       	ret

000010bc <_exit>:
    10bc:	f8 94       	cli

000010be <__stop_program>:
    10be:	ff cf       	rjmp	.-2      	; 0x10be <__stop_program>
