Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 24 16:48:57 2022
| Host         : DESKTOP-Q90JH2A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              22 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  design_1_i/Mux8x7Seg_0/U0/CLK256Hz/sclk |                                         |                                         |                1 |              1 |         1.00 |
|  design_1_i/Mux8x7Seg_0/U0/CLK256Hz/sclk |                                         | RESET_IBUF                              |                2 |              4 |         2.00 |
|  design_1_i/Mux8x7Seg_0/U0/CLK256Hz/sclk | design_1_i/Mux8x7Seg_0/U0/AN[7]_i_2_n_0 |                                         |                3 |              4 |         1.33 |
|  design_1_i/Mux8x7Seg_0/U0/CLK256Hz/sclk | design_1_i/Mux8x7Seg_0/U0/AN[7]_i_2_n_0 | design_1_i/Mux8x7Seg_0/U0/AN[7]_i_1_n_0 |                2 |              7 |         3.50 |
|  CLK_IBUF                                |                                         | RESET_IBUF                              |                7 |             18 |         2.57 |
+------------------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+


