Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "F:/ZJU/2019aut-win/LCDF/Dinosaur/vgac_sim_isim_beh.exe" -prj "F:/ZJU/2019aut-win/LCDF/Dinosaur/vgac_sim_beh.prj" "work.vgac_sim" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "F:/ZJU/2019aut-win/LCDF/Dinosaur/vgac.v" into library work
Analyzing Verilog file "F:/ZJU/2019aut-win/LCDF/Dinosaur/vgac_sim.v" into library work
Analyzing Verilog file "E:/Software/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module vgac
Compiling module vgac_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable F:/ZJU/2019aut-win/LCDF/Dinosaur/vgac_sim_isim_beh.exe
Fuse Memory Usage: 28116 KB
Fuse CPU Usage: 280 ms
