$comment
	File created using the following command:
		vcd file HW1.msim.vcd -direction
$end
$date
	Tue May 23 00:01:40 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module HW1_vlg_vec_tst $end
$var reg 1 ! async_sig $end
$var reg 1 " outclk $end
$var wire 1 # out_sync_sig $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * out_sync_sig~output_o $end
$var wire 1 + outclk~input_o $end
$var wire 1 , async_sig~input_o $end
$var wire 1 - FDC_1_Q~q $end
$var wire 1 . FDC_Q1~q $end
$var wire 1 / FDC_Q2~q $end
$var wire 1 0 out_sync_sig~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
1'
1(
1)
0*
0+
0,
0-
0.
0/
00
$end
#10000
1!
1,
1.
#20000
1"
0!
1+
0,
1/
#40000
0"
0+
#60000
1"
1+
10
1*
1#
#80000
0"
0+
1-
0.
#100000
1"
1+
0/
#120000
0"
0+
#140000
1"
1+
00
0*
0#
#160000
0"
0+
0-
#170000
1!
1,
1.
#180000
1"
0!
1+
0,
1/
#200000
0"
0+
#220000
1"
1+
10
1*
1#
#240000
0"
0+
1-
0.
#260000
1"
1+
0/
#280000
0"
0+
#300000
1"
1+
00
0*
0#
#320000
0"
0+
0-
#330000
1!
1,
1.
#340000
1"
0!
1+
0,
1/
#360000
0"
0+
#380000
1"
1+
10
1*
1#
#400000
0"
0+
1-
0.
#410000
1!
1,
#420000
1"
0!
1+
0,
0/
#440000
0"
0+
#460000
1"
1+
00
0*
0#
#480000
1!
0"
1,
0+
0-
#490000
0!
0,
#500000
1"
1+
#520000
0"
0+
#540000
1"
1+
#560000
0"
0+
#580000
1"
1+
#600000
0"
0+
#620000
1"
1+
#640000
0"
0+
#660000
1"
1+
#680000
0"
0+
#700000
1"
1+
#720000
0"
0+
#730000
1!
1,
1.
#740000
1"
0!
1+
0,
1/
#760000
0"
0+
#780000
1"
1+
10
1*
1#
#800000
0"
0+
1-
0.
#820000
1"
1+
0/
#840000
0"
0+
#860000
1"
1+
00
0*
0#
#880000
0"
0+
0-
#890000
1!
1,
1.
#900000
1"
0!
1+
0,
1/
#920000
0"
0+
#940000
1"
1+
10
1*
1#
#960000
0"
0+
1-
0.
#980000
1"
1+
0/
#1000000
