$date
	Fri May 09 03:53:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module problem2_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1
1%
#2
1!
1$
0%
#3
1%
#4
0!
1#
0$
0%
#5
1%
#6
1$
0%
#7
1%
#8
1"
0#
0$
0%
#9
1%
#10
1$
0%
#11
1%
#12
1#
0$
0%
#13
1%
#14
1$
0%
#15
1%
