@book{pozar_2012, place={Hoboken, NJ}, title={Microwave engineering}, publisher={Wiley}, author={Pozar, David M.}, year={2012}}

@inproceedings{Razavi1996DesignOM,
  title={Design of monolithic phase-locked loops and clock recovery circuits tutorial},
  author={Behzad Razavi},
  year={1996}
}

@inbook{razavi_2017, place={Boston, MA}, title={16 Phase-Locked Loops}, booktitle={Design of analog CMOS integrated circuits}, publisher={McGraw-Hill}, author={Razavi, Behzad and Razavi, Behzad}}


@article{gardner_1980, title={Charge-Pump Phase-Lock Loops}, volume={28}, DOI={10.1109/tcom.1980.1094619}, number={11}, journal={IEEE Transactions on Communications}, author={Gardner, F.}, year={1980}, month={Nov}, pages={1849-1858}}

@article{brockett_1965, title={Poles, zeros, and feedback: State space interpretation}, volume={10}, DOI={10.1109/tac.1965.1098118}, number={2}, journal={IEEE Transactions on Automatic Control}, author={Brockett, R.}, year={1965}, pages={129-135}}

@article{perrott_2002, title={A modeling approach for $\Sigma-\Delta$ fractional-N frequency synthesizers allowing straightforward noise analysis}, volume={37}, DOI={10.1109/jssc.2002.800925}, number={8}, journal={IEEE Journal of Solid-State Circuits}, author={Perrott, M.h. and Trott, M.d. and Sodini, C.g.}, year={2002}, pages={1028-1038}}

@article{vannicola_varshney_1983, title={Spectral Dispersion of Modulated Signals Due to Oscillator Phase Instability: White and Random Walk Phase Model}, volume={31}, DOI={10.1109/tcom.1983.1095902}, number={7}, journal={IEEE Transactions on Communications}, author={Vannicola, V. and Varshney, P.}, year={1983}, pages={886-895}}

@article{spalvieri_2006, title={Optimal Loop Filter of the Discrete-time PLL in the Presence of Phase Noise}, DOI={10.1109/iscc.2006.115}, journal={11th IEEE Symposium on Computers and Communications (ISCC06)}, author={Spalvieri, A.}, year={2006}}

@article{leeson_1966, title={A simple model of feedback oscillator noise spectrum}, volume={54}, DOI={10.1109/proc.1966.4682}, number={2}, journal={Proceedings of the IEEE}, author={Leeson, D.b.}, year={1966}, pages={329-330}}

@article{lee_hajimiri_2000, title={Oscillator phase noise: a tutorial}, volume={35}, DOI={10.1109/4.826814}, number={3}, journal={IEEE Journal of Solid-State Circuits}, author={Lee, T.h. and Hajimiri, A.}, year={2000}, pages={326-336}}

@article{numerical_methods_2011, title={Chapter 15: Numerical Integration}, DOI={10.1137/9780898719987.ch15}, journal={A First Course in Numerical Methods}, year={2011}, pages={441-479}}

@inbook{proakis_1993_x, place={New York}, title={7 Implementation of Discrete-Time Systems}, booktitle={Digital signal processing: principles, algorithms, and applications}, publisher={Macmillan}, author={Proakis, John G. and Manolakis, Dimitris G.}, year={1993}}

@inbook{proakis_1993, place={New York}, title={7.3 Structures for IIR Systems}, booktitle={Digital signal processing: principles, algorithms, and applications}, publisher={Macmillan}, author={Proakis, John G. and Manolakis, Dimitris G.}, year={1993}}

@inbook{proakis_1993_bilinear, place={New York}, title={8.3.3 IIR Filter Design by the Bilinear Transformation}, booktitle={Digital signal processing: principles, algorithms, and applications}, publisher={Macmillan}, author={Proakis, John G. and Manolakis, Dimitris G.}, year={1993}}

@inbook{proakis_1993_psd, place={New York}, title={12 Power Spectrum Estimation}, booktitle={Digital signal processing: principles, algorithms, and applications}, publisher={Macmillan}, author={Proakis, John G. and Manolakis, Dimitris G.}, year={1993}}


@inbook{proakis_1993_z, place={New York}, title={3.1 The z-Transform}, booktitle={Digital signal processing: principles, algorithms, and applications}, publisher={Macmillan}, author={Proakis, John G. and Manolakis, Dimitris G.}, year={1993}}


@inbook{proakis_1993_fwe, place={New York}, title={7.7 ROUND-OFF EFFECTS IN DIGITAL FILTERS}, booktitle={Digital signal processing: principles, algorithms, and applications}, publisher={Macmillan}, author={Proakis, John G. and Manolakis, Dimitris G.}, year={1993}}

@inbook{ogata_2010, place={Boston}, title={5-7 Effects of Integral and Derivative Control Actions on System Performance}, booktitle={Modern control engineering}, publisher={Prentice Hall}, author={Ogata, Katsuhiko}, year={2010}}

@inbook{ogata_2010_pid, place={Boston}, title={Chapter 8 PID Controllers and Modified PID Controllers}, booktitle={Modern control engineering}, publisher={Prentice Hall}, author={Ogata, Katsuhiko}, year={2010}}

@inbook{ogata_2010_ss, place={Boston}, title={2-4 Modeling in State Space}, booktitle={Modern control engineering}, publisher={Prentice Hall}, author={Ogata, Katsuhiko}, year={2010}}

@inbook{ogata_2010_stability, place={Boston}, title={7-6 Stability Analysis}, booktitle={Modern control engineering}, publisher={Prentice Hall}, author={Ogata, Katsuhiko}, year={2010}}

@inbook{gardner_2005, place={Hoboken, NJ}, title={Chapter Two Loop Fundamentals}, booktitle={Phaselock techniques}, publisher={John Wiley}, author={Gardner, Floyd Martin}, year={2005}}

@misc{numpy.fft, title={numpy.fft.fft}, url={https://docs.scipy.org/doc/numpy/reference/generated/numpy.fft.fft.html}, journal={numpy.fft.fft - NumPy v1.17 Manual}}

@misc{scipy.signal, title={Signal processing (scipy.signal)}, url={https://docs.scipy.org/doc/scipy/reference/signal.html}, journal={Signal processing (scipy.signal) - SciPy v1.3.3 Reference Guide}}

@inbook{press_2007, place={Cambridge}, title={10.2 Golden Section Search in One Dimension}, booktitle={Numerical recipes: the art of scientific computing}, publisher={Cambridge University Press}, author={Press, William H. and Teukolsky, Saul Arno and Vetterling, William T. and Flannery, Brian P. and undefined, undefined undefined}, year={2007}}

@article{barzilai_borwein_1988, title={Two-Point Step Size Gradient Methods}, volume={8}, DOI={10.1093/imanum/8.1.141}, number={1}, journal={IMA Journal of Numerical Analysis}, author={Barzilai, Jonathan and Borwein, Jonathan M.}, year={1988}, pages={141-148}}

@article{perrott_2002_sim, title={Behavioral simulation of fractional-N frequency synthesizers and other PLL circuits}, volume={19}, DOI={10.1109/mdt.2002.1018136}, number={4}, journal={IEEE Design \& Test of Computers}, author={Perrott, M.h.}, year={2002}, pages={74-83}}

@article{kratyuk_2007, title={A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy}, volume={54}, DOI={10.1109/tcsii.2006.889443}, number={3}, journal={IEEE Transactions on Circuits and Systems II: Express Briefs}, author={Kratyuk, Volodymyr and Hanumolu, Pavan Kumar and Moon, Un-Ku and Mayaram, Kartikeya}, year={2007}, pages={247-251}}

@article{kumm_klingbeil_zipf_2010, title={An FPGA-Based Linear All-Digital Phase-Locked Loop}, volume={57}, DOI={10.1109/tcsi.2010.2046237}, number={9}, journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, author={Kumm, Martin and Klingbeil, Harald and Zipf, Peter}, year={2010}, pages={2487-2497}}

@article{chau_chen_2009, title={All-digital phase-locked loop with an adaptive bandwidth design procedure}, DOI={10.1109/ispacs.2009.5383893}, journal={2009 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)}, author={Chau, Yawgeng A. and Chen, Chen-Feng}, year={2009}}

@article{xiu_li_meiners_padakanti_2004, title={A Novel All-Digital PLL With Software Adaptive Filter}, volume={39}, DOI={10.1109/jssc.2003.822780}, number={3}, journal={IEEE Journal of Solid-State Circuits}, author={Xiu, L. and Li, W. and Meiners, J. and Padakanti, R.}, year={2004}, pages={476-483}}

@article{safwat_ghoneima_ismail_2011, title={A design methodology for a low power bang-bang all digital PLL based on digital loop filter programmable coefficients}, DOI={10.1109/iceac.2011.6136676}, journal={2011 International Conference on Energy Aware Computing}, author={Safwat, Sally and Ghoneima, Maged and Ismail, Yehea}, year={2011}}

@article{zanuso_2009, title={Noise Analysis and Minimization in Bang-Bang Digital PLLs}, volume={56}, DOI={10.1109/tcsii.2009.2032470}, number={11}, journal={IEEE Transactions on Circuits and Systems II: Express Briefs}, author={Zanuso, M. and Tasca, D. and Levantino, S. and Donadel, A. and Samori, C. and Lacaita, A.l.}, year={2009}, pages={835-839}}

@article{xu_abidi_2017, title={Design Methodology for Phase-Locked Loops Using Binary (Bang-Bang) Phase Detectors}, volume={64}, DOI={10.1109/tcsi.2017.2679683}, number={7}, journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, author={Xu, Hao and Abidi, Asad A.}, year={2017}, pages={1637-1650}}

@misc{python.org, title={Welcome to Python.org}, url={https://www.python.org/}, journal={Python.org}}

@article{hsu_straayer_perrott_2008, title={A Low-Noise Wide-BW 3.6-GHz Digital $\Delta\Sigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation}, volume={43}, DOI={10.1109/jssc.2008.2005704}, number={12}, journal={IEEE Journal of Solid-State Circuits}, author={Hsu, Chun-Ming and Straayer, Matthew Z. and Perrott, Michael H.}, year={2008}, pages={2776-2786}}

@article{temporiti_2009, title={A 3 GHz Fractional All-Digital PLL With a 1.8 MHz Bandwidth Implementing Spur Reduction Techniques}, volume={44}, DOI={10.1109/jssc.2008.2012363}, number={3}, journal={IEEE Journal of Solid-State Circuits}, author={Temporiti, Enrico and Weltin-Wu, Colin and Baldi, Daniele and Tonietto, Riccardo and Svelto, Francesco}, year={2009}, pages={824-834}}

@inbook{weste_harris_2011, place={Boston}, title={13.5.1.2 Divider}, booktitle={CMOS VLSI design: a circuits and systems perspective}, publisher={Addison Wesley}, author={Weste, Neil H. E. and Harris, David Money}, year={2011}}

@article{machado_cabral_alves_2019, title={All-Digital Time-to-Digital Converter Design Methodology Based on Structured Data Paths}, volume={7}, DOI={10.1109/access.2019.2933496}, journal={IEEE Access}, author={Machado, Rui and Cabral, Jorge and Alves, Filipe Serra}, year={2019}, pages={108447-108457}}

@article{shen_2014, title={Phase noise improvement and noise modeling of type-I ADPLL with non-linear quantization effects}, DOI={10.1109/norchip.2014.7004732}, journal={2014 Norchip}, author={Shen, Jue and Jonsson, Fredrik and Chen, Jian and Tenhunen, Hannu and Zheng, Lirong}, year={2014}}

@article{takinami_2011, title={A Distributed Oscillator Based All-Digital PLL With a 32-Phase Embedded Phase-to-Digital Converter}, volume={46}, DOI={10.1109/jssc.2011.2164011}, number={11}, journal={IEEE Journal of Solid-State Circuits}, author={Takinami, Koji and Strandberg, Richard and Liang, Paul C. P. and Mercey, Grégoire Le Grand De and Wong, Tony and Hassibi, Mahnaz}, year={2011}, pages={2650-660}}

@article{lu_andreani_2010, title={A high-resolution Vernier Gated-Ring-Oscillator TDC in 90-nm CMOS}, DOI={10.1109/norchip.2010.5669467}, journal={Norchip 2010}, author={Lu, Ping and Andreani, Pietro}, year={2010}}

@article{widrow_1961, title={Statistical analysis of amplitude-quantized sampled-data systems}, volume={79}, DOI={10.1109/tai.1961.6371702}, number={6}, journal={Transactions of the American Institute of Electrical Engineers, Part II: Applications and Industry}, author={Widrow, B.}, year={1961}, pages={555-568}}


@article{pengg_2013, title={A low power miniaturized 1.95mm2 fully integrated transceiver with fastPLL mode for IEEE 802.15.4/bluetooth smart and proprietary 2.4GHz applications}, DOI={10.1109/rfic.2013.6569525}, journal={2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)}, author={Pengg, Franz and Barras, David and Kucera, Martin and Scolari, Nicola and Vouilloz, Alexandre}, year={2013}}

@article{shi_2019, title={28.3 A 606$\mu$W mm-Scale Bluetooth Low-Energy Transmitter Using Co-Designed 3.5x3.5mm2 Loop Antenna and Transformer-Boost Power Oscillator}, DOI={10.1109/isscc.2019.8662333}, journal={2019 IEEE International Solid- State Circuits Conference - (ISSCC)}, author={Shi, Yao and Chen, Xing and Kim, Hun-Seok and Blaauw, David and Wentzloff, David}, year={2019}}

@article{chen_2019, title={Analysis and Design of an Ultra-Low-Power Bluetooth Low-Energy Transmitter With Ring Oscillator-Based ADPLL and 4$\times$ Frequency Edge Combiner}, volume={54}, DOI={10.1109/jssc.2019.2896404}, number={5}, journal={IEEE Journal of Solid-State Circuits}, author={Chen, Xing and Breiholz, Jacob and Yahya, Farah B. and Lukas, Christopher J. and Kim, Hun-Seok and Calhoun, Benton H. and Wentzloff, David D.}, year={2019}, pages={1339-350}}

@article{regulagadda_2018, title={A 550-$\mu$W, 2.4-GHz ZigBee/BLE Receiver Front End for IoT applications in 180-nm CMOS}, DOI={10.1109/newcas.2018.8585629}, journal={2018 16th IEEE International New Circuits and Systems Conference (NEWCAS)}, author={Regulagadda, Sesha Sairam and S, Nagaveni and Dutta, Ashudeb}, year={2018}}

@article{widrow_1956, title={A Study of Rough Amplitude Quantization by Means of Nyquist Sampling Theory}, volume={3}, DOI={10.1109/tct.1956.1086334}, number={4}, journal={IRE Transactions on Circuit Theory}, author={Widrow, B.}, year={1956}, pages={266–276}}

@article{toifl_1998, title={Analysis of parameter-independent PLLs with bang-bang phase-detectors}, DOI={10.1109/icecs.1998.814885}, journal={1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196)}, author={Toifl, T.h. and Moreira, P. and Marchioro, A. and Placidi, P.}}

@article{staszewski_balsara_2007, title={All-Digital PLL With Ultra Fast Settling}, volume={54}, DOI={10.1109/tcsii.2006.886896}, number={2}, journal={IEEE Transactions on Circuits and Systems II: Express Briefs}, author={Staszewski, Robert Bogdan and Balsara, Poras T.}, year={2007}, pages={181-185}}

@article{Tohidian2015,
  doi = {10.1109/lmwc.2015.2440663},
  url = {https://doi.org/10.1109/lmwc.2015.2440663},
  year = {2015},
  month = aug,
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
  volume = {25},
  number = {8},
  pages = {520--522},
  author = {Massoud Tohidian and S. Amir-Reza Ahmadi-Mehr and R. Bogdan Staszewski},
  title = {A Tiny Quadrature Oscillator Using Low-Q Series {LC} Tanks},
  journal = {{IEEE} Microwave and Wireless Components Letters}
}

@article{Navid2005,
  doi = {10.1109/jssc.2005.843591},
  url = {https://doi.org/10.1109/jssc.2005.843591},
  year = {2005},
  month = mar,
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
  volume = {40},
  number = {3},
  pages = {630--637},
  author = {R. Navid and T.H. Lee and R.W. Dutton},
  title = {Minimum achievable phase noise of {RC} oscillators},
  journal = {{IEEE} Journal of Solid-State Circuits}
}

@inproceedings{Wiatr2019,
  doi = {10.1109/essderc.2019.8901819},
  url = {https://doi.org/10.1109/essderc.2019.8901819},
  year = {2019},
  month = sep,
  publisher = {{IEEE}},
  author = {Maciej Wiatr and Sabine Kolodinski},
  title = {22FDX{\texttrademark} Technology and Add-on-Functionalities},
  booktitle = {{ESSDERC} 2019 - 49th European Solid-State Device Research Conference ({ESSDERC})}
}

@inproceedings{Planes2012,
  doi = {10.1109/vlsit.2012.6242497},
  url = {https://doi.org/10.1109/vlsit.2012.6242497},
  year = {2012},
  month = jun,
  publisher = {{IEEE}},
  author = {N. Planes and O. Weber and V. Barral and S. Haendler and D. Noblet and D. Croain and M. Bocat and P.-O. Sassoulas and X. Federspiel and A. Cros and A. Bajolet and E. Richard and B. Dumont and P. Perreau and D. Petit and D. Golanski and C. Fenouillet-Beranger and N. Guillot and M. Rafik and V. Huard and S. Puget and X. Montagner and M.-A. Jaud and O. Rozeau and O. Saxod and F. Wacquant and F. Monsieur and D. Barge and L. Pinzelli and M. Mellier and F. Boeuf and F. Arnaud and M. Haond},
  title = {28nm {FDSOI} technology platform for high-speed low-voltage digital applications},
  booktitle = {2012 Symposium on {VLSI} Technology ({VLSIT})}
}

@inproceedings{Jiang2017,
  doi = {10.1109/isscc.2017.7870438},
  url = {https://doi.org/10.1109/isscc.2017.7870438},
  year = {2017},
  month = feb,
  publisher = {{IEEE}},
  author = {Haowei Jiang and Po-Han Peter Wang and Li Gao and Pinar Sen and Young-Han Kim and Gabriel M. Rebeiz and Drew A. Hall and Patrick P. Mercier},
  title = {24.5 A 4.5nW wake-up radio with -69dBm sensitivity},
  booktitle = {2017 {IEEE} International Solid-State Circuits Conference ({ISSCC})}
}

@inproceedings{Sadagopan2017,
  doi = {10.1109/rfic.2017.7969047},
  url = {https://doi.org/10.1109/rfic.2017.7969047},
  year = {2017},
  month = jun,
  publisher = {{IEEE}},
  author = {Kamala Raghavan Sadagopan and Jian Kang and Sanket Jain and Yogesh Ramadass and Arun Natarajan},
  title = {A 365nW -61.5 {dBm} sensitivity,  1.875 cm2 2.4 {GHz} wake-up receiver with rectifier-antenna co-design for passive gain},
  booktitle = {2017 {IEEE} Radio Frequency Integrated Circuits Symposium ({RFIC})}
}

@book{Razavi2020,
  doi = {10.1017/9781108626200},
  url = {https://doi.org/10.1017/9781108626200},
  year = {2020},
  month = jan,
  publisher = {Cambridge University Press},
  author = {Behzad Razavi},
  title = {Design of {CMOS} Phase-Locked Loops}
}

@book{Me,
  year = {2019},
  month = dec,
  publisher = {Norwegian University of Science and Technology},
  author = {Cole Nielsen},
  title = {Python Framework for Design and Simulation of
Integer-N ADPLLs}
}

@incollection{Kinget1999,
  doi = {10.1007/978-1-4757-3047-0_17},
  url = {https://doi.org/10.1007/978-1-4757-3047-0_17},
  year = {1999},
  publisher = {Springer {US}},
  pages = {353--381},
  author = {Peter Kinget},
  title = {Integrated {GHz} Voltage Controlled Oscillators},
  booktitle = {Analog Circuit Design}
}

@article{XiangGao2009,
  doi = {10.1109/tcsii.2008.2010189},
  url = {https://doi.org/10.1109/tcsii.2008.2010189},
  year = {2009},
  month = feb,
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
  volume = {56},
  number = {2},
  pages = {117--121},
  author = {Xiang Gao and E.A.M. Klumperink and P.F.J. Geraedts and B. Nauta},
  title = {Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops},
  journal = {{IEEE} Transactions on Circuits and Systems {II}: Express Briefs}
}

@article{parseval_1799, title={Mémoire sur les séries et sur l'intégration complète d'une équation aux différences partielles linéaire du second ordre, à coefficients constants}, journal={ Mémoires présentés à l'Institut des Sciences, Lettres et Arts, par divers savants, et lus dans ses assemblées. Sciences, mathématiques et physiques.}, author={Parseval, Marc-Antoine}, year={1799}, month={Apr}, pages={638-648}}

@article{Hajimiri1998,
  doi = {10.1109/4.658619},
  url = {https://doi.org/10.1109/4.658619},
  year = {1998},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
  volume = {33},
  number = {2},
  pages = {179--194},
  author = {A. Hajimiri and T.H. Lee},
  title = {A general theory of phase noise in electrical oscillators},
  journal = {{IEEE} Journal of Solid-State Circuits}
}

@inproceedings{Gao2015,
  doi = {10.1109/cicc.2015.7338420},
  url = {https://doi.org/10.1109/cicc.2015.7338420},
  year = {2015},
  month = sep,
  publisher = {{IEEE}},
  author = {Xiang Gao and Eric Klumperink and Bram Nauta},
  title = {Sub-sampling {PLL} techniques},
  booktitle = {2015 {IEEE} Custom Integrated Circuits Conference ({CICC})}
}

@article{NavarroSoares1999,
  doi = {10.1109/4.736661},
  url = {https://doi.org/10.1109/4.736661},
  year = {1999},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
  volume = {34},
  number = {1},
  pages = {97--102},
  author = {J. Navarro Soares and W.A.M. Van Noije},
  title = {A 1.6-{GHz} dual modulus prescaler using the extended true-single-phase-clock {CMOS} circuit technique (E-{TSPC})},
  journal = {{IEEE} Journal of Solid-State Circuits}
}

@article{Yuan1989,
  doi = {10.1109/4.16303},
  url = {https://doi.org/10.1109/4.16303},
  year = {1989},
  month = feb,
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
  volume = {24},
  number = {1},
  pages = {62--70},
  author = {J. Yuan and C. Svensson},
  title = {High-speed {CMOS} circuit technique},
  journal = {{IEEE} Journal of Solid-State Circuits}
}

@article{Liu2020,
  doi = {10.1109/lssc.2020.2967744},
  url = {https://doi.org/10.1109/lssc.2020.2967744},
  year = {2020},
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
  volume = {3},
  pages = {34--37},
  author = {Bangan Liu and Yuncheng Zhang and Junjun Qiu and Hongye Huang and Zheng Sun and Dingxin Xu and Haosheng Zhang and Yun Wang and Jian Pang and Zheng Li and Xi Fu and Atsushi Shirane and Hitoshi Kurosu and Yoshinori Nakane and Shunichiro Masaki and Kenichi Okada},
  title = {A Fully-Synthesizable Fractional-N Injection-Locked {PLL} for Digital Clocking with Triangle/Sawtooth Spread-Spectrum Modulation Capability in 5-nm {CMOS}},
  journal = {{IEEE} Solid-State Circuits Letters}
}

@article{Liu2019,
  doi = {10.1109/jssc.2019.2936967},
  url = {https://doi.org/10.1109/jssc.2019.2936967},
  year = {2019},
  month = dec,
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
  volume = {54},
  number = {12},
  pages = {3478--3492},
  author = {Hanli Liu and Atsushi Shirane and Kenichi Okada and Zheng Sun and Hongye Huang and Wei Deng and Teerachot Siriburanon and Jian Pang and Yun Wang and Rui Wu and Teruki Someya},
  title = {A 265-$\mu$W Fractional-$N$  Digital {PLL} With Seamless Automatic Switching Sub-Sampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65-nm {CMOS}},
  journal = {{IEEE} Journal of Solid-State Circuits}
}

@inproceedings{Cui2007,
  doi = {10.1109/smic.2007.322764},
  url = {https://doi.org/10.1109/smic.2007.322764},
  year = {2007},
  month = jan,
  publisher = {{IEEE}},
  author = {Yan Cui and Guofu Niu and Ying Li and Stewart Taylor and Qingqing Liang and John Cressler},
  title = {On the Excess Noise Factors and Noise Parameter Equations for {RF} {CMOS}},
  booktitle = {2007 Topical Meeting on Silicon Monolithic Integrated Circuits in {RF} Systems}
}

@inproceedings{Koeppe,
  doi = {10.1109/cicc.2004.1358828},
  url = {https://doi.org/10.1109/cicc.2004.1358828},
  publisher = {{IEEE}},
  author = {J. Koeppe and R. Harjani},
  title = {Enhanced analytic noise model for {RF} {CMOS} design},
  booktitle = {Proceedings of the {IEEE} 2004 Custom Integrated Circuits Conference ({IEEE} Cat. No.04CH37571)}
}

@article{Antonopoulos2013,
  doi = {10.1109/ted.2013.2283511},
  url = {https://doi.org/10.1109/ted.2013.2283511},
  year = {2013},
  month = nov,
  publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
  volume = {60},
  number = {11},
  pages = {3726--3733},
  author = {Angelos Antonopoulos and Matthias Bucher and Kostas Papathanasiou and Nikolaos Mavredakis and Nikolaos Makris and Rupendra Kumar Sharma and Paulius Sakalas and Michael Schroter},
  title = {{CMOS} Small-Signal and Thermal Noise Modeling at High Frequencies},
  journal = {{IEEE} Transactions on Electron Devices}
}

@inproceedings{Jacquemod2019,
  doi = {10.1109/vlsi-soc.2019.8920390},
  url = {https://doi.org/10.1109/vlsi-soc.2019.8920390},
  year = {2019},
  month = oct,
  publisher = {{IEEE}},
  author = {G. Jacquemod and Z. Wei and Y. Leduc and E. de Foucauld and J. Prouvee and B. Blampey},
  title = {New design of analog and mixed-signal cells using back-gate cross-coupled structure},
  booktitle = {2019 {IFIP}/{IEEE} 27th International Conference on Very Large Scale Integration ({VLSI}-{SoC})}
}

@inproceedings{Zhang2019,
  doi = {10.23919/vlsic.2019.8778061},
  url = {https://doi.org/10.23919/vlsic.2019.8778061},
  year = {2019},
  month = jun,
  publisher = {{IEEE}},
  author = {Zhao Zhang and Guang Zhu and C. Patrick Yue},
  title = {A 0.25-0.4V,  Sub-0.11mW/{GHz},  0.15-1.6GHz {PLL} Using an Offset Dual-Path Loop Architecture with Dynamic Charge Pumps},
  booktitle = {2019 Symposium on {VLSI} Circuits}
}

@inproceedings{Xiang2020,
  doi = {10.1109/cicc48029.2020.9075897},
  url = {https://doi.org/10.1109/cicc48029.2020.9075897},
  year = {2020},
  month = mar,
  publisher = {{IEEE}},
  author = {Bo Xiang and Yongping Fan and James Ayers and James Shen and Dan Zhang},
  title = {A 0.5V-to-0.9V 0.2GHz-to-5GHz Ultra-Low-Power Digitally-Assisted Analog Ring {PLL} with Less Than 200ns Lock Time in 22nm {FinFET} {CMOS} Technology},
  booktitle = {2020 {IEEE} Custom Integrated Circuits Conference ({CICC})}
}

@inproceedings{Palaniappan2018,
  doi = {10.1109/norchip.2018.8573491},
  url = {https://doi.org/10.1109/norchip.2018.8573491},
  year = {2018},
  month = oct,
  publisher = {{IEEE}},
  author = {Arjun Ramaswami Palaniappan and Liter Siek},
  title = {A 0.0186 mm2,  0.65 V Supply,  9.53 ps {RMS} Jitter All-Digital {PLL} for Medical Implants},
  booktitle = {2018 {IEEE} Nordic Circuits and Systems Conference ({NORCAS}): {NORCHIP} and International Symposium of System-on-Chip ({SoC})}
}