<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Resume - Raghav Vasappanavara</title>
    <link rel="stylesheet" href="../style.css">
    <script type="module" src="../global.js"></script>
</head>
<body>
    <!-- Navigation will be generated by global.js -->

    <section class="highlights">
        <div class="container">
            <header style="text-align: center; margin-bottom: 3rem;">
                <h1>Raghav Vasappanavara</h1>
                <p style="font-size: 1.2rem; color: #667eea; margin: 1rem 0;">Sr Architect @ Cadence Design Systems | AI/ML in Silicon Engineering</p>
                <p style="color: #666;">
                    United States | 
                    <a href="https://linkedin.com/in/rvasappa" target="_blank" style="color: #667eea; text-decoration: none;">LinkedIn</a> | 
                    <a href="https://github.com/rvasappa-ucsd" target="_blank" style="color: #667eea; text-decoration: none;">GitHub</a>
                </p>
            </header>

            <section class="resume-section">
                <h2>Professional Summary</h2>
                <p>
                    A passionate engineer and problem solver with hands-on experience in ASIC/FPGA chip construction methodologies 
                    and capabilities of building/architecting seamless design execution frameworks from the ground up for different 
                    classes of design styles and foundry processes.
                </p>
                <p>
                    Accomplished IC professional with close to 2 decades of chip design experience and a data-driven mindset in 
                    driving difficult changes in end-to-end EDA (Electronic Design Automation) flow environments, infrastructure, 
                    people, and design methodology, translating to orders of efficiency and predictable paths for chip design 
                    execution at scale across multiple companies.
                </p>
                <p>
                    Currently architecting, developing, and deploying ML-based physical design workflows for PPA tuning at scale 
                    across SOC and IP products. Experienced in the definition and architecture of LLM infrastructure with GPUs and 
                    CPUs, with secure air-gapped access for protected enterprise data fine-tuning, indexing, and setting up Model 
                    Adaptation for EDA domains. Driving and developing AI assistant/agentic frameworks for chip design through 
                    actual show-and-tell approaches.
                </p>
            </section>

            <section class="resume-section">
                <h2>Education</h2>
                
                <article class="education-item">
                    <h3>Master of Science (MS) in Microelectronics and VLSI Design</h3>
                    <p class="institution">International Institute of Information Technology</p>
                    <p>Specialized in advanced microelectronics and VLSI design methodologies</p>
                </article>

                <article class="education-item">
                    <h3>Bachelor's Degree in Electrical and Electronics Engineering</h3>
                    <p class="institution">Andhra University</p>
                    <p>Foundation in electrical engineering principles and electronics</p>
                </article>
            </section>

            <section class="resume-section">
                <h2>Professional Experience</h2>

                <article class="experience-item">
                    <h3>Sr Design Engineering Architect</h3>
                    <p class="company">Cadence Design Systems</p>
                    <time datetime="2024-05">May 2024 - Present · 1 yr 6 mos</time>
                    <p><strong>Location:</strong> United States · Hybrid</p>
                    <ul>
                        <li>Responsible for Agentic AI Architecture and implementation for silicon engineering groups in partnership with CDNS EDA</li>
                        <li>Leading the development of AI assistant frameworks for chip design using Large Language Models (LLM)</li>
                        <li>Architecting ML-based workflows for physical design automation and optimization</li>
                        <li>Defining and implementing secure LLM infrastructure with GPUs/CPUs for enterprise EDA applications</li>
                    </ul>
                    <p><strong>Skills:</strong> Large Language Models (LLM), Machine Learning, GPU, PyTorch</p>
                </article>

                <article class="experience-item">
                    <h3>Principal Engineer</h3>
                    <p class="company">Intel Corporation</p>
                    <time datetime="2018-09">September 2018 - May 2024 · 5 yrs 9 mos</time>
                    <p><strong>Location:</strong> United States · Hybrid</p>
                    <ul>
                        <li>Core Architect and lead developer of Multi-vendor/Multi-foundry Physical design CAD framework supporting disaggregated product design environment at scale</li>
                        <li>Enabled predictable tapeouts of server, client, and networking SOCs supporting IDM2.0 vision for Intel</li>
                        <li>Achieved ~4x efficiency improvement compared to previous generation of tools, flows, and methodology (TFM)</li>
                        <li>Drove all technical pathfinding on Design System Innovations and mode of work transformation</li>
                        <li>Changed Intel engineer mindset for adopting best-in-class industry standard tools, flows, and methods through hands-on show-and-tell development and deployment at scale</li>
                    </ul>
                    <p><strong>Skills:</strong> EDA on Cloud, Cross-functional Team Leadership, TFM, Physical Design, VLSI CAD</p>
                </article>

                <article class="experience-item">
                    <h3>Staff Engineer</h3>
                    <p class="company">Qualcomm</p>
                    <time datetime="2017-05">May 2017 - August 2018 · 1 yr 4 mos</time>
                    <ul>
                        <li>Led the definition, development, and deployment of end-to-end power-aware flow for a smart speaker SOC that resulted in first-pass silicon</li>
                        <li>Structured, POC'd, and ported native infrastructure on bleeding edge technology</li>
                        <li>Scaled the path to enable seamless execution environment for design of adjacent market chips for QCOM</li>
                        <li>Drove EDA Vendor and Flow convergence, partnered with global CAD team in rolling out critical features to mainstream environment</li>
                        <li>Led EDA vendors, CAD/convergence support with "zero" escalations for entire physical design cycle to tapeout</li>
                    </ul>
                    <p><strong>Skills:</strong> VLSI CAD, Low-power Design, TFM, Physical Design</p>
                </article>

                <article class="experience-item">
                    <h3>Sr Design Engineer</h3>
                    <p class="company">Xilinx</p>
                    <time datetime="2010-05">May 2010 - May 2017 · 7 yrs 1 mo</time>
                    <ul>
                        <li>Worked with central CAD architecture team to help spec, develop, and prototype Full Chip SOC Top Down / Integration Flow</li>
                        <li>Developed methodology for early timing-aware FC/SOC floorplan, tile/feedthrough convergence and alignment including track planning across multiple COEs</li>
                        <li>Helped drive cell-based design methodology development, converged on flow/tool features, and deployed for flagship SOC program</li>
                        <li>Contributed to three generations of tapeouts for Xilinx products by developing seamless object-oriented CAD ware on various automated workflows</li>
                        <li>Provided solid flow infrastructure and tapeout methodology support for both SOC and Custom domains</li>
                    </ul>
                    <p><strong>Skills:</strong> Perforce, VLSI CAD, TFM, SOC Integration, Physical Design</p>
                </article>

                <article class="experience-item">
                    <h3>ASIC Design Engineer</h3>
                    <p class="company">Open-Silicon, Inc.</p>
                    <time datetime="2007">2007 - 2010 · 3 yrs</time>
                    <ul>
                        <li>Worked on ASIC Block RTL2GDS Execution and High-Speed IP Core Hardening</li>
                        <li>Enabled design automation support for Engineering across various programs</li>
                        <li>Built Library characterization flow from scratch and supported various recharacterization efforts driven by customer requirements</li>
                        <li>Contributed to new EDA tool evaluation and deployment</li>
                    </ul>
                    <p><strong>Skills:</strong> Electronic Circuits, TFM, ASIC Design</p>
                </article>
            </section>

            <section class="resume-section">
                <h2>Technical Skills</h2>
                <div class="skills-grid">
                    <div class="skill-category">
                        <h3>Core Expertise</h3>
                        <ul>
                            <li>TFM (Tools, Flows, Methodology)</li>
                            <li>EDA (Electronic Design Automation)</li>
                            <li>VLSI CAD</li>
                            <li>Machine Learning & Big Data</li>
                            <li>Full Chip SOC Physical Design</li>
                        </ul>
                    </div>
                    <div class="skill-category">
                        <h3>AI & Machine Learning</h3>
                        <ul>
                            <li>Large Language Models (LLM)</li>
                            <li>PyTorch</li>
                            <li>GPU Computing</li>
                            <li>Agentic AI Frameworks</li>
                            <li>ML for Physical Design</li>
                        </ul>
                    </div>
                    <div class="skill-category">
                        <h3>Physical Design & CAD</h3>
                        <ul>
                            <li>SOC Integration</li>
                            <li>Place & Route</li>
                            <li>Timing Analysis & Signoff</li>
                            <li>Power Analysis</li>
                            <li>Multi-foundry Flows</li>
                        </ul>
                    </div>
                    <div class="skill-category">
                        <h3>Infrastructure & Cloud</h3>
                        <ul>
                            <li>EDA on Cloud</li>
                            <li>Distributed Computing</li>
                            <li>Infrastructure Architecture</li>
                            <li>Perforce/Git</li>
                            <li>CI/CD for EDA</li>
                        </ul>
                    </div>
                    <div class="skill-category">
                        <h3>Programming & Scripting</h3>
                        <ul>
                            <li>Python</li>
                            <li>Perl</li>
                            <li>TCL/TK</li>
                            <li>Object-Oriented Design</li>
                            <li>Automation Framework Development</li>
                        </ul>
                    </div>
                    <div class="skill-category">
                        <h3>Leadership & Architecture</h3>
                        <ul>
                            <li>Cross-functional Team Leadership</li>
                            <li>Technical Pathfinding</li>
                            <li>Design System Innovation</li>
                            <li>Vendor Management</li>
                            <li>Methodology Transformation</li>
                        </ul>
                    </div>
                </div>
            </section>

            <section class="resume-section">
                <h2>Honors & Awards</h2>
                <ul>
                    <li><strong>Intel DTTC 2021 Excellence Award for Tools, Flows and Methodology Transformation</strong> - Issued by Kalyan Thumaty, CVP PESG Intel, <time datetime="2021-07">July 2021</time>
                        <br><em>Recognition at company level for backend TFM Impact and driving efficiency for Design Engineering Groups</em>
                    </li>
                    <li><strong>SEG Excellence Award for grounds up Tools, Flows and Methodology Transformation across multiple groups</strong> - Issued by Jim Keller, SVP SEG Intel, <time datetime="2020-06">June 2020</time>
                        <br><em>For leading and transforming central tools, flows and methodology architecture through grounds up development on backend side for next generation server/client chips</em>
                    </li>
                </ul>
            </section>

            <section class="resume-section">
                <h2>Professional Highlights</h2>
                <ul>
                    <li>Nearly 2 decades of hands-on chip design and EDA methodology experience</li>
                    <li>Successfully led multiple SOC tapeouts at Intel, Qualcomm, and Xilinx</li>
                    <li>Pioneered AI/ML integration in physical design workflows achieving significant PPA improvements</li>
                    <li>Built and deployed multi-vendor/multi-foundry CAD frameworks resulting in 4x efficiency gains</li>
                    <li>Architecting next-generation Agentic AI systems for silicon engineering automation</li>
                    <li>Recognized technical leader with excellence awards from Intel for methodology transformation</li>
                    <li>Expert in cross-functional leadership, vendor management, and large-scale system architecture</li>
                </ul>
            </section>

            <section class="resume-section">
                <h2>Recommendations</h2>
                <article style="background: #f8f9fa; padding: 1.5rem; border-radius: 8px; margin-bottom: 1rem; border-left: 4px solid #667eea;">
                    <p style="font-style: italic; margin-bottom: 1rem;">
                        "Raghav lead methodology development which was consumed by my team, and others. Raghav uses a combination 
                        of technical savvy, tenacious drive, and truly a customer sensitive approach to getting results. Raghav 
                        treated our team, and others across the company, as partners and a valuable voice which could genuinely 
                        influence development. Raghav is an outstanding technical leader."
                    </p>
                    <p style="margin: 0; font-weight: 600;">— Jeremy Sewall</p>
                    <p style="margin: 0; color: #666; font-size: 0.9rem;">Director, Networking Edge and Xeon group at Intel Corporation</p>
                </article>
            </section>

            <div style="text-align: center; margin-top: 3rem;">
                <a href="../contact/index.html" class="btn btn-primary" style="display: inline-block;">Contact Me</a>
            </div>
        </div>
    </section>

    <footer>
        <div class="container">
            <p>&copy; 2025 Raghav Vasappanavara. All rights reserved.</p>
            <div class="social-links">
                <a href="https://linkedin.com/in/rvasappa" target="_blank">LinkedIn</a>
                <a href="https://github.com/rvasappa-ucsd" target="_blank">GitHub</a>
            </div>
        </div>
    </footer>
</body>
</html>
