<root><simulation><result_generated_time />2023-05-16 18:12:33<layer><layer_spec />{'B': 1, 'K': 324, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6718464<total_data_size_element />{'W': 746496, 'I': 20736, 'O': 2916}<total_data_reuse />{'W': 9, 'I': 324.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />36/43</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [96, 1, 1], 'I': [864, 1, 1], 'O': [9, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 3), ('OY', 3)], []], [[('FY', 3)], [('C', 32)]], [], []]<I />[[], [[('FY', 3), ('OX', 3), ('OY', 3)], [('C', 32)]], [], []]<O />[[[('FY', 3)], [('C', 32)]], [[('OX', 3), ('OY', 3)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('K', 12)], [('C', 2), ('FX', 3), ('C', 2), ('C', 2), ('K', 9)], []]<I />[[('K', 3), ('K', 12), ('C', 2), ('FX', 3), ('C', 2), ('C', 2), ('K', 9)], [], []]<O />[[('K', 3), ('K', 12), ('C', 2), ('FX', 3), ('C', 2), ('C', 2)], [('K', 9)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [9.0, 1, 1, 1], 'I': [1.8, 180.0, 1.0, 1.0], 'O': [96.0, 24, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [288, 5971968, 5971968], 'I': [192, 165888, 165888], 'O': [288, 23328, 23328], 'O_partial': [288, 0, 0], 'O_final': [0, 23328, 23328]}<actual_mem_utilization_individual />{'W': [0.56, 0.18, 0.0], 'I': [0.38, 0.0, 0.0], 'O': [0.56, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.56, 0.18, 0.0], 'I': [0.38, 0.18, 0.0], 'O': [0.56, 0.18, 0.0]}<effective_mem_size_bit />{'W': [96, 2985984, 5971968], 'I': [192, 165888, 165888], 'O': [288, 2592, 23328], 'O_partial': [288, 0, 0], 'O_final': [0, 2592, 23328]}<total_unit_count />{'W': [864, 96, 1, 1], 'I': [864, 864, 1, 1], 'O': [864, 9, 1, 1]}<unique_unit_count />{'W': [96, 96, 1, 1], 'I': [480, 864, 1, 1], 'O': [9, 9, 1, 1]}<duplicate_unit_count />{'W': [9.0, 1.0, 1.0, 1.0], 'I': [1.8, 1.0, 1.0, 1.0], 'O': [96.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[746496, 746496], [746496, 746496], [746496, 0]]<I />[[103680, 20736], [20736, 20736], [20736, 0]]<O />[[(67068, 69984), (2916, 0)], [(0, 2916), (2916, 0)], [(0, 2916), (0, 0)]]<O_partial />[[(67068, 69984), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2916, 0)], [(0, 2916), (2916, 0)], [(0, 2916), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[93312, 93312], [11664, 11664], [2916, 0]]<I />[[12960, 2592], [324, 324], [81, 0]]<O />[[(8384, 8748), (364, 0)], [(0, 46), (46, 0)], [(0, 11), (0, 0)]]<O_partial />[([8384, 8748], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [364, 0]), ([0, 46], [46, 0]), ([0, 11], [0, 0])]</mem_access_count_word><mac_count><active />6718464<idle />1244160</mac_count></basic_info><energy><total_energy />14755238.7<mem_energy_breakdown><W />[65.4, 2311.7, 3883.7]<I />[5.3, 64.2, 107.9]<O />[6.1, 9.0, 15.2]</mem_energy_breakdown><MAC_energy><active_MAC />14686562.3<idle_MAC />62208.0<total />14748770.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.277<utilization_without_data_loading />0.5634<utilization_spatial />0.8438<utilization_temporal_with_data_loading />0.3283<mac_utilize_temporal_without_data_loading />0.6677</mac_array_utilization><latency><latency_cycle_with_data_loading />23688<latency_cycle_without_data_loading />11646<ideal_computing_cycle />7776<data_loading><load_cycle_total />12042<load_cycle_individual />{'W': [54, 11664, 0], 'I': [324, 324, 0]}<load_cycle_combined />{'W': 11664, 'I': 325}</data_loading><mem_stalling><mem_stall_cycle_total />3870<mem_stall_cycle_individual />{'W': [[-7775], [-6880, 3870], [-7776, -7776]], 'I': [[-7775], [-7776, -7776], [-7776, -7776]], 'O': [[-7776], [-288, -279], [-7730, -7765]]}<mem_stall_cycle_shared />{'W': [[-7775], [-6880, 3870], [0, 0]], 'I': [[-7775], [-7776, 3870], [0, 0]], 'O': [[-7776], [-288, -279], [-7730, -7765]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [288, 5971968, 5971968], 'I': [192, 165888, 165888], 'O': [288, 23328, 23328], 'O_partial': [288, 0, 0], 'O_final': [0, 23328, 23328]}<data_size_each_level_total />{'W': [27648, 5971968, 5971968], 'I': [165888, 165888, 165888], 'O': [2592, 23328, 23328]}<loop_cycles_each_level />{'W': [36, 7776, 7776], 'I': [7776, 7776, 7776], 'O': [864, 7776, 7776]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [24, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [768.0, 768.0], [768.0, 768.0]], 'I': [[4.4, 0.0], [21.3, 21.3], [21.3, 21.3]], 'O': [[8.0, 0.3], [3.0, 3.0], [3.0, 3.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [768.0, 768.0], [768.0, 768.0]], 'I': [[4.4, 0.2], [192.0, 21.3], [21.3, 21.3]], 'O': [[8.0, 8.0], [72.0, 3.0], [3.0, 3.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [768.0, 768.0], [768.0, 0]], 'I': [[4.4, 0.0], [21.3, 21.3], [21.3, 0]], 'O': [[8.0, 8.0], [72.0, 3.0], [3.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [792.3, 861.3], [789.3, 3.0]], 'I': [[4.4, 0.0], [792.3, 861.3], [789.3, 3.0]], 'O': [[8.0, 8.0], [792.3, 861.3], [789.3, 3.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 7776], [36, 36, 216], [7776, 7776, 1]], 'I': [[1, 1, 7776], [7776, 7776, 1], [7776, 7776, 1]], 'O': [[1, 1, 7776], [36, 864, 9], [7776, 7776, 1]]}<trans_time_real />{'W': [[0, 1, 7776], [[4, 36, 216], [54, 36, 216]], [[11664, 7776, 1], [2916, 7776, 1]]], 'I': [[0, 1, 7776], [[3, 7776, 1], [324, 7776, 1]], [[324, 7776, 1], [81, 7776, 1]]], 'O': [[0, 1, 7776], [[4, 864, 9], [5, 864, 9]], [[46, 7776, 1], [11, 7776, 1]]]}<single_stall_cycle />{'W': [[-1], [-32, 18], [3888, -4860]], 'I': [[-1], [-7773, -7452], [-7452, -7695]], 'O': [[-1], [-32, -31], [-7730, -7765]]}<single_stall_count />{'W': [7775, 215, 0], 'I': [7775, 0, 0], 'O': [7776, 9, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [46, 0]}, 1: {'W': [7740, 0], 'I': [0, 0], 'O': [45, 46]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-7776, -7776], [-7730, -7776]], 1: [[-36, -7776], [-7731, -7730]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>