
turret_servo_mss_design_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000057b8  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000528  200057b8  200057b8  0000d7b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000210  20005ce0  20005ce0  0000dce0  2**2
                  ALLOC
  3 .stack        00003000  20005ef0  20005ef0  0000dce0  2**0
                  ALLOC
  4 .comment      00000183  00000000  00000000  0000dce0  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000518  00000000  00000000  0000de63  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000a15  00000000  00000000  0000e37b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00007850  00000000  00000000  0000ed90  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000e0b  00000000  00000000  000165e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000320e  00000000  00000000  000173eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001748  00000000  00000000  0001a5fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00002a28  00000000  00000000  0001bd44  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001c58  00000000  00000000  0001e76c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 0003072a  00000000  00000000  000203c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  00050aee  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 000004e8  00000000  00000000  00050b13  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001ed9 	.word	0x20001ed9
2000006c:	20001f05 	.word	0x20001f05
20000070:	20002b91 	.word	0x20002b91
20000074:	20002bbd 	.word	0x20002bbd
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	200007c1 	.word	0x200007c1
20000094:	20000805 	.word	0x20000805
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	20000825 	.word	0x20000825
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>
20000344:	e7fe      	b.n	20000344 <I2C1_SMBus_IRQHandler+0x4>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>
2000034e:	e7fe      	b.n	2000034e <Fabric_IRQHandler+0x2>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20003709 	.word	0x20003709
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	200057b8 	.word	0x200057b8
20000450:	200057b8 	.word	0x200057b8
20000454:	200057b8 	.word	0x200057b8
20000458:	20005ce0 	.word	0x20005ce0
2000045c:	00000000 	.word	0x00000000
20000460:	20005ce0 	.word	0x20005ce0
20000464:	20005ef0 	.word	0x20005ef0
20000468:	20003a05 	.word	0x20003a05
2000046c:	200008f9 	.word	0x200008f9

20000470 <__do_global_dtors_aux>:
20000470:	f645 43e0 	movw	r3, #23776	; 0x5ce0
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f245 70b8 	movw	r0, #22456	; 0x57b8
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200004a0:	b480      	push	{r7}
200004a2:	b083      	sub	sp, #12
200004a4:	af00      	add	r7, sp, #0
200004a6:	4603      	mov	r3, r0
200004a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200004aa:	f24e 1300 	movw	r3, #57600	; 0xe100
200004ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004ba:	88f9      	ldrh	r1, [r7, #6]
200004bc:	f001 011f 	and.w	r1, r1, #31
200004c0:	f04f 0001 	mov.w	r0, #1
200004c4:	fa00 f101 	lsl.w	r1, r0, r1
200004c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200004cc:	f107 070c 	add.w	r7, r7, #12
200004d0:	46bd      	mov	sp, r7
200004d2:	bc80      	pop	{r7}
200004d4:	4770      	bx	lr
200004d6:	bf00      	nop

200004d8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200004d8:	b480      	push	{r7}
200004da:	b083      	sub	sp, #12
200004dc:	af00      	add	r7, sp, #0
200004de:	4603      	mov	r3, r0
200004e0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200004e2:	f24e 1300 	movw	r3, #57600	; 0xe100
200004e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004f2:	88f9      	ldrh	r1, [r7, #6]
200004f4:	f001 011f 	and.w	r1, r1, #31
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	fa00 f101 	lsl.w	r1, r0, r1
20000500:	f102 0220 	add.w	r2, r2, #32
20000504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000508:	f107 070c 	add.w	r7, r7, #12
2000050c:	46bd      	mov	sp, r7
2000050e:	bc80      	pop	{r7}
20000510:	4770      	bx	lr
20000512:	bf00      	nop

20000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000514:	b480      	push	{r7}
20000516:	b083      	sub	sp, #12
20000518:	af00      	add	r7, sp, #0
2000051a:	4603      	mov	r3, r0
2000051c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000051e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000522:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000052a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000052e:	88f9      	ldrh	r1, [r7, #6]
20000530:	f001 011f 	and.w	r1, r1, #31
20000534:	f04f 0001 	mov.w	r0, #1
20000538:	fa00 f101 	lsl.w	r1, r0, r1
2000053c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000544:	f107 070c 	add.w	r7, r7, #12
20000548:	46bd      	mov	sp, r7
2000054a:	bc80      	pop	{r7}
2000054c:	4770      	bx	lr
2000054e:	bf00      	nop

20000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20000550:	b580      	push	{r7, lr}
20000552:	b082      	sub	sp, #8
20000554:	af00      	add	r7, sp, #0
20000556:	4603      	mov	r3, r0
20000558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
2000055a:	f04f 0014 	mov.w	r0, #20
2000055e:	f7ff ffbb 	bl	200004d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20000562:	f242 0300 	movw	r3, #8192	; 0x2000
20000566:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000056a:	f242 0200 	movw	r2, #8192	; 0x2000
2000056e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000572:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20000578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
2000057a:	f245 0300 	movw	r3, #20480	; 0x5000
2000057e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000582:	f04f 0200 	mov.w	r2, #0
20000586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20000588:	f240 0300 	movw	r3, #0
2000058c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000590:	f04f 0200 	mov.w	r2, #0
20000594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20000598:	f240 0300 	movw	r3, #0
2000059c:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005a0:	f04f 0200 	mov.w	r2, #0
200005a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200005a8:	f240 0300 	movw	r3, #0
200005ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005b0:	79fa      	ldrb	r2, [r7, #7]
200005b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
200005b6:	f245 0300 	movw	r3, #20480	; 0x5000
200005ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
200005be:	f04f 0201 	mov.w	r2, #1
200005c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
200005c4:	f04f 0014 	mov.w	r0, #20
200005c8:	f7ff ffa4 	bl	20000514 <NVIC_ClearPendingIRQ>
}
200005cc:	f107 0708 	add.w	r7, r7, #8
200005d0:	46bd      	mov	sp, r7
200005d2:	bd80      	pop	{r7, pc}

200005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
200005d4:	b480      	push	{r7}
200005d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
200005d8:	f240 0300 	movw	r3, #0
200005dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005e0:	f04f 0201 	mov.w	r2, #1
200005e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200005e8:	46bd      	mov	sp, r7
200005ea:	bc80      	pop	{r7}
200005ec:	4770      	bx	lr
200005ee:	bf00      	nop

200005f0 <MSS_TIM1_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM1_stop() function disables Timer 1 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM1_stop( void )
{
200005f0:	b480      	push	{r7}
200005f2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 0U;    /* disable timer */
200005f4:	f240 0300 	movw	r3, #0
200005f8:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005fc:	f04f 0200 	mov.w	r2, #0
20000600:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20000604:	46bd      	mov	sp, r7
20000606:	bc80      	pop	{r7}
20000608:	4770      	bx	lr
2000060a:	bf00      	nop

2000060c <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
2000060c:	b480      	push	{r7}
2000060e:	b083      	sub	sp, #12
20000610:	af00      	add	r7, sp, #0
20000612:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
20000614:	f245 0300 	movw	r3, #20480	; 0x5000
20000618:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000061c:	687a      	ldr	r2, [r7, #4]
2000061e:	605a      	str	r2, [r3, #4]
}
20000620:	f107 070c 	add.w	r7, r7, #12
20000624:	46bd      	mov	sp, r7
20000626:	bc80      	pop	{r7}
20000628:	4770      	bx	lr
2000062a:	bf00      	nop

2000062c <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
2000062c:	b580      	push	{r7, lr}
2000062e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20000630:	f240 0300 	movw	r3, #0
20000634:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000638:	f04f 0201 	mov.w	r2, #1
2000063c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20000640:	f04f 0014 	mov.w	r0, #20
20000644:	f7ff ff2c 	bl	200004a0 <NVIC_EnableIRQ>
}
20000648:	bd80      	pop	{r7, pc}
2000064a:	bf00      	nop

2000064c <MSS_TIM1_disable_irq>:
  The MSS_TIM1_disable_irq() function is used to disable interrupt generation
  for Timer 1. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM1_disable_irq( void )
{
2000064c:	b580      	push	{r7, lr}
2000064e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 0U;
20000650:	f240 0300 	movw	r3, #0
20000654:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000658:	f04f 0200 	mov.w	r2, #0
2000065c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_DisableIRQ( Timer1_IRQn );
20000660:	f04f 0014 	mov.w	r0, #20
20000664:	f7ff ff38 	bl	200004d8 <NVIC_DisableIRQ>
}
20000668:	bd80      	pop	{r7, pc}
2000066a:	bf00      	nop

2000066c <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
2000066c:	b480      	push	{r7}
2000066e:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20000670:	f245 0300 	movw	r3, #20480	; 0x5000
20000674:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000678:	f04f 0201 	mov.w	r2, #1
2000067c:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
2000067e:	f3bf 8f4f 	dsb	sy
}
20000682:	46bd      	mov	sp, r7
20000684:	bc80      	pop	{r7}
20000686:	4770      	bx	lr

20000688 <MSS_TIM2_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM2_init( mss_timer_mode_t mode )
{
20000688:	b580      	push	{r7, lr}
2000068a:	b082      	sub	sp, #8
2000068c:	af00      	add	r7, sp, #0
2000068e:	4603      	mov	r3, r0
20000690:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer2_IRQn );             /* Disable timer 2 irq in the Cortex-M3 NVIC */  
20000692:	f04f 0015 	mov.w	r0, #21
20000696:	f7ff ff1f 	bl	200004d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
2000069a:	f242 0300 	movw	r3, #8192	; 0x2000
2000069e:	f2ce 0304 	movt	r3, #57348	; 0xe004
200006a2:	f242 0200 	movw	r2, #8192	; 0x2000
200006a6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200006aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
200006ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
200006b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
200006b2:	f245 0300 	movw	r3, #20480	; 0x5000
200006b6:	f2c4 0300 	movt	r3, #16384	; 0x4000
200006ba:	f04f 0200 	mov.w	r2, #0
200006be:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM2ENABLE = 0U;             /* disable timer */
200006c0:	f240 0300 	movw	r3, #0
200006c4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200006c8:	f04f 0200 	mov.w	r2, #0
200006cc:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
    TIMER_BITBAND->TIM2INTEN = 0U;              /* disable interrupt */
200006d0:	f240 0300 	movw	r3, #0
200006d4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200006d8:	f04f 0200 	mov.w	r2, #0
200006dc:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    TIMER_BITBAND->TIM2MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200006e0:	f240 0300 	movw	r3, #0
200006e4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200006e8:	79fa      	ldrb	r2, [r7, #7]
200006ea:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
    
    TIMER->TIM2_RIS = 1U;                       /* clear timer 2 interrupt */
200006ee:	f245 0300 	movw	r3, #20480	; 0x5000
200006f2:	f2c4 0300 	movt	r3, #16384	; 0x4000
200006f6:	f04f 0201 	mov.w	r2, #1
200006fa:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer2_IRQn );        /* clear timer 2 interrupt within NVIC */
200006fc:	f04f 0015 	mov.w	r0, #21
20000700:	f7ff ff08 	bl	20000514 <NVIC_ClearPendingIRQ>
}
20000704:	f107 0708 	add.w	r7, r7, #8
20000708:	46bd      	mov	sp, r7
2000070a:	bd80      	pop	{r7, pc}

2000070c <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
2000070c:	b480      	push	{r7}
2000070e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
20000710:	f240 0300 	movw	r3, #0
20000714:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000718:	f04f 0201 	mov.w	r2, #1
2000071c:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
20000720:	46bd      	mov	sp, r7
20000722:	bc80      	pop	{r7}
20000724:	4770      	bx	lr
20000726:	bf00      	nop

20000728 <MSS_TIM2_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM2_stop() function disables Timer 2 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM2_stop( void )
{
20000728:	b480      	push	{r7}
2000072a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 0U;    /* disable timer */
2000072c:	f240 0300 	movw	r3, #0
20000730:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000734:	f04f 0200 	mov.w	r2, #0
20000738:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
2000073c:	46bd      	mov	sp, r7
2000073e:	bc80      	pop	{r7}
20000740:	4770      	bx	lr
20000742:	bf00      	nop

20000744 <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
20000744:	b480      	push	{r7}
20000746:	b083      	sub	sp, #12
20000748:	af00      	add	r7, sp, #0
2000074a:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
2000074c:	f245 0300 	movw	r3, #20480	; 0x5000
20000750:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000754:	687a      	ldr	r2, [r7, #4]
20000756:	61da      	str	r2, [r3, #28]
}
20000758:	f107 070c 	add.w	r7, r7, #12
2000075c:	46bd      	mov	sp, r7
2000075e:	bc80      	pop	{r7}
20000760:	4770      	bx	lr
20000762:	bf00      	nop

20000764 <MSS_TIM2_enable_irq>:
  linkage, in the SmartFusion CMSIS-PAL. You must provide your own implementation
  of the Timer2_IRQHandler() function, that will override the default
  implementation, to suit your application.
 */
static __INLINE void MSS_TIM2_enable_irq(void)
{
20000764:	b580      	push	{r7, lr}
20000766:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 1U;
20000768:	f240 0300 	movw	r3, #0
2000076c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000770:	f04f 0201 	mov.w	r2, #1
20000774:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_EnableIRQ( Timer2_IRQn );
20000778:	f04f 0015 	mov.w	r0, #21
2000077c:	f7ff fe90 	bl	200004a0 <NVIC_EnableIRQ>
}
20000780:	bd80      	pop	{r7, pc}
20000782:	bf00      	nop

20000784 <MSS_TIM2_disable_irq>:
  The MSS_TIM2_disable_irq() function is used to disable interrupt generation
  for Timer 2. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM2_disable_irq(void)
{
20000784:	b580      	push	{r7, lr}
20000786:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 0U;
20000788:	f240 0300 	movw	r3, #0
2000078c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000790:	f04f 0200 	mov.w	r2, #0
20000794:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_DisableIRQ(Timer2_IRQn);
20000798:	f04f 0015 	mov.w	r0, #21
2000079c:	f7ff fe9c 	bl	200004d8 <NVIC_DisableIRQ>
}
200007a0:	bd80      	pop	{r7, pc}
200007a2:	bf00      	nop

200007a4 <MSS_TIM2_clear_irq>:
  implementation of the Timer2_IRQHandler() Timer 2 interrupt service routine
  (ISR) in order to prevent the same interrupt event re-triggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM2_clear_irq(void)
{
200007a4:	b480      	push	{r7}
200007a6:	af00      	add	r7, sp, #0
    TIMER->TIM2_RIS = 1U;
200007a8:	f245 0300 	movw	r3, #20480	; 0x5000
200007ac:	f2c4 0300 	movt	r3, #16384	; 0x4000
200007b0:	f04f 0201 	mov.w	r2, #1
200007b4:	629a      	str	r2, [r3, #40]	; 0x28
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
200007b6:	f3bf 8f4f 	dsb	sy
}
200007ba:	46bd      	mov	sp, r7
200007bc:	bc80      	pop	{r7}
200007be:	4770      	bx	lr

200007c0 <Timer1_IRQHandler>:
    	can_hit = 1;
    }
    NVIC_ClearPendingIRQ( Fabric_IRQn );
} */

void Timer1_IRQHandler( void ){
200007c0:	b580      	push	{r7, lr}
200007c2:	af00      	add	r7, sp, #0

	can_hit = 1;
200007c4:	f245 73bc 	movw	r3, #22460	; 0x57bc
200007c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007cc:	f04f 0201 	mov.w	r2, #1
200007d0:	601a      	str	r2, [r3, #0]
	MSS_TIM1_clear_irq();
200007d2:	f7ff ff4b 	bl	2000066c <MSS_TIM1_clear_irq>
	MSS_TIM1_stop();
200007d6:	f7ff ff0b 	bl	200005f0 <MSS_TIM1_stop>
	MSS_TIM1_disable_irq();
200007da:	f7ff ff37 	bl	2000064c <MSS_TIM1_disable_irq>
	if (myTank.health < DAMAGED_THRESH){ // When at DAMAGED_THRESH, reset running light to yellow
200007de:	f645 5384 	movw	r3, #23940	; 0x5d84
200007e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007e6:	685a      	ldr	r2, [r3, #4]
200007e8:	f245 53e0 	movw	r3, #21984	; 0x55e0
200007ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007f0:	681b      	ldr	r3, [r3, #0]
200007f2:	429a      	cmp	r2, r3
200007f4:	d202      	bcs.n	200007fc <Timer1_IRQHandler+0x3c>
		yellowLED();
200007f6:	f000 fde5 	bl	200013c4 <yellowLED>
200007fa:	e001      	b.n	20000800 <Timer1_IRQHandler+0x40>
	} else {
		greenLED();
200007fc:	f000 fc96 	bl	2000112c <greenLED>
	}

	//MSS_TIM1_load_immediate(root->time);
	//MSS_TIM1_start();
}
20000800:	bd80      	pop	{r7, pc}
20000802:	bf00      	nop

20000804 <Timer2_IRQHandler>:

void Timer2_IRQHandler( void ){
20000804:	b580      	push	{r7, lr}
20000806:	af00      	add	r7, sp, #0
	sound_done = 1;
20000808:	f245 73c0 	movw	r3, #22464	; 0x57c0
2000080c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000810:	f04f 0201 	mov.w	r2, #1
20000814:	601a      	str	r2, [r3, #0]
	MSS_TIM2_clear_irq();
20000816:	f7ff ffc5 	bl	200007a4 <MSS_TIM2_clear_irq>
	MSS_TIM2_stop();
2000081a:	f7ff ff85 	bl	20000728 <MSS_TIM2_stop>
	MSS_TIM2_disable_irq();
2000081e:	f7ff ffb1 	bl	20000784 <MSS_TIM2_disable_irq>
}
20000822:	bd80      	pop	{r7, pc}

20000824 <GPIO0_IRQHandler>:


__attribute__ ((interrupt)) void GPIO0_IRQHandler( void )
{
20000824:	4668      	mov	r0, sp
20000826:	f020 0107 	bic.w	r1, r0, #7
2000082a:	468d      	mov	sp, r1
2000082c:	b581      	push	{r0, r7, lr}
2000082e:	b083      	sub	sp, #12
20000830:	af00      	add	r7, sp, #0
	if (can_hit){
20000832:	f245 73bc 	movw	r3, #22460	; 0x57bc
20000836:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000083a:	681b      	ldr	r3, [r3, #0]
2000083c:	2b00      	cmp	r3, #0
2000083e:	d049      	beq.n	200008d4 <GPIO0_IRQHandler+0xb0>
		//volatile uint32_t * hitsAddr = (volatile uint32_t *)(HITS_ADDR);
		//hits = *hitsAddr;
		//hits++;
		//*hitsAddr = hits;
		//UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY));
		uint8_t tx_buff[2] = "q\n";
20000840:	f640 2371 	movw	r3, #2673	; 0xa71
20000844:	80bb      	strh	r3, [r7, #4]
		UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));	// play hit sound
20000846:	f107 0304 	add.w	r3, r7, #4
2000084a:	f645 5070 	movw	r0, #23920	; 0x5d70
2000084e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000852:	4619      	mov	r1, r3
20000854:	f04f 0202 	mov.w	r2, #2
20000858:	f002 fbe6 	bl	20003028 <UART_send>

		delay(1000000);
2000085c:	f244 2040 	movw	r0, #16960	; 0x4240
20000860:	f2c0 000f 	movt	r0, #15
20000864:	f000 feca 	bl	200015fc <delay>
		getHit();
20000868:	f000 fef4 	bl	20001654 <getHit>
		redLED(); //START LED
2000086c:	f000 fd04 	bl	20001278 <redLED>
		uint8_t tx_buff2[3] = "#1\n";
20000870:	f245 52e4 	movw	r2, #21988	; 0x55e4
20000874:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000878:	463b      	mov	r3, r7
2000087a:	6812      	ldr	r2, [r2, #0]
2000087c:	4611      	mov	r1, r2
2000087e:	8019      	strh	r1, [r3, #0]
20000880:	f103 0302 	add.w	r3, r3, #2
20000884:	ea4f 4212 	mov.w	r2, r2, lsr #16
20000888:	701a      	strb	r2, [r3, #0]
		UART_send(&g_uart,(const uint8_t *)&tx_buff2,sizeof(tx_buff2));	// play hit sound
2000088a:	463b      	mov	r3, r7
2000088c:	f645 5070 	movw	r0, #23920	; 0x5d70
20000890:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000894:	4619      	mov	r1, r3
20000896:	f04f 0203 	mov.w	r2, #3
2000089a:	f002 fbc5 	bl	20003028 <UART_send>

		// MSS timer start
		MSS_TIM1_init(1); // one shot
2000089e:	f04f 0001 	mov.w	r0, #1
200008a2:	f7ff fe55 	bl	20000550 <MSS_TIM1_init>
		MSS_TIM1_load_immediate(300000000); // 3 seconds
200008a6:	f24a 3000 	movw	r0, #41728	; 0xa300
200008aa:	f2c1 10e1 	movt	r0, #4577	; 0x11e1
200008ae:	f7ff fead 	bl	2000060c <MSS_TIM1_load_immediate>
		MSS_TIM1_start();
200008b2:	f7ff fe8f 	bl	200005d4 <MSS_TIM1_start>
		MSS_TIM1_enable_irq();
200008b6:	f7ff feb9 	bl	2000062c <MSS_TIM1_enable_irq>
		can_hit = 0; // Prevent from going in additional times
200008ba:	f245 73bc 	movw	r3, #22460	; 0x57bc
200008be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008c2:	f04f 0200 	mov.w	r2, #0
200008c6:	601a      	str	r2, [r3, #0]
		//NVIC_DisableIRQ(Fabric_IRQn); // Add interrupts to disable timer for certain period of time later
		delay(1000000);
200008c8:	f244 2040 	movw	r0, #16960	; 0x4240
200008cc:	f2c0 000f 	movt	r0, #15
200008d0:	f000 fe94 	bl	200015fc <delay>
	}
	MSS_GPIO_clear_irq(MSS_GPIO_0);
200008d4:	f04f 0000 	mov.w	r0, #0
200008d8:	f002 fa30 	bl	20002d3c <MSS_GPIO_clear_irq>
	MSS_GPIO_set_output(MSS_GPIO_0, 0);
200008dc:	f04f 0000 	mov.w	r0, #0
200008e0:	f04f 0100 	mov.w	r1, #0
200008e4:	f002 f9d8 	bl	20002c98 <MSS_GPIO_set_output>
}
200008e8:	f107 070c 	add.w	r7, r7, #12
200008ec:	46bd      	mov	sp, r7
200008ee:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
200008f2:	4685      	mov	sp, r0
200008f4:	4770      	bx	lr
200008f6:	bf00      	nop

200008f8 <main>:

int main()
{
200008f8:	b580      	push	{r7, lr}
200008fa:	b094      	sub	sp, #80	; 0x50
200008fc:	af02      	add	r7, sp, #8
	volatile uint32_t * rlAddr = (volatile uint32_t *)(0x40050010); // Right/Left Servo
200008fe:	f240 0310 	movw	r3, #16
20000902:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000906:	60fb      	str	r3, [r7, #12]
	volatile uint32_t * udAddr = (volatile uint32_t *)(0x40050014); // Up/Down Servo
20000908:	f240 0314 	movw	r3, #20
2000090c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000910:	613b      	str	r3, [r7, #16]
	volatile uint32_t * freqAddr = (volatile uint32_t *)(0x40050020); // Frequency of IR
20000912:	f240 0320 	movw	r3, #32
20000916:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000091a:	617b      	str	r3, [r7, #20]
	volatile uint32_t * hitsAddr = (volatile uint32_t *)(0x40050024); // hits IR
2000091c:	f240 0324 	movw	r3, #36	; 0x24
20000920:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000924:	61bb      	str	r3, [r7, #24]
	volatile uint32_t * motorAddr = (volatile uint32_t *) 0x40050034; // motor
20000926:	f240 0334 	movw	r3, #52	; 0x34
2000092a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000092e:	61fb      	str	r3, [r7, #28]
	volatile uint32_t * pulsewidthAddr = (volatile uint32_t *) 0x40050038; // pulse width motor
20000930:	f240 0338 	movw	r3, #56	; 0x38
20000934:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000938:	623b      	str	r3, [r7, #32]

	uint32_t joyVals = 0; // values from joysticks
2000093a:	f04f 0300 	mov.w	r3, #0
2000093e:	627b      	str	r3, [r7, #36]	; 0x24
	*hitsAddr = 0;
20000940:	69bb      	ldr	r3, [r7, #24]
20000942:	f04f 0200 	mov.w	r2, #0
20000946:	601a      	str	r2, [r3, #0]

	UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY)); // endable sound board UART
20000948:	f645 5070 	movw	r0, #23920	; 0x5d70
2000094c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000950:	f240 1100 	movw	r1, #256	; 0x100
20000954:	f2c4 0105 	movt	r1, #16389	; 0x4005
20000958:	f240 228a 	movw	r2, #650	; 0x28a
2000095c:	f04f 0301 	mov.w	r3, #1
20000960:	f002 fa14 	bl	20002d8c <UART_init>

	// SPI for LED
    greenLED(); //Initialize to greenLED
20000964:	f000 fbe2 	bl	2000112c <greenLED>
	// end SPI LED


	NVIC_EnableIRQ(Fabric_IRQn);
20000968:	f04f 001f 	mov.w	r0, #31
2000096c:	f7ff fd98 	bl	200004a0 <NVIC_EnableIRQ>
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_IRQ_EDGE_POSITIVE);
20000970:	f04f 0000 	mov.w	r0, #0
20000974:	f04f 0140 	mov.w	r1, #64	; 0x40
20000978:	f002 f970 	bl	20002c5c <MSS_GPIO_config>
	MSS_GPIO_enable_irq(MSS_GPIO_0);
2000097c:	f04f 0000 	mov.w	r0, #0
20000980:	f002 f9aa 	bl	20002cd8 <MSS_GPIO_enable_irq>

	//NVIC_EnableIRQ(GPIO0_IRQn);

	uint32_t udPos = 900000; // Start at 90 deg. (middle position)
20000984:	f64b 33a0 	movw	r3, #48032	; 0xbba0
20000988:	f2c0 030d 	movt	r3, #13
2000098c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t rlPos = 900000;
2000098e:	f64b 33a0 	movw	r3, #48032	; 0xbba0
20000992:	f2c0 030d 	movt	r3, #13
20000996:	62fb      	str	r3, [r7, #44]	; 0x2c

	// Initialize servo positions
	*udAddr = udPos;
20000998:	693b      	ldr	r3, [r7, #16]
2000099a:	6aba      	ldr	r2, [r7, #40]	; 0x28
2000099c:	601a      	str	r2, [r3, #0]
	*rlAddr = rlPos;
2000099e:	68fb      	ldr	r3, [r7, #12]
200009a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
200009a2:	601a      	str	r2, [r3, #0]

	//Setup SPI stuff
	setupSPI();
200009a4:	f000 fa3c 	bl	20000e20 <setupSPI>


	// Initialize UART for xBees
	MSS_UART_init(&g_mss_uart1, MSS_UART_57600_BAUD,
200009a8:	f645 5090 	movw	r0, #23952	; 0x5d90
200009ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009b0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200009b4:	f04f 0203 	mov.w	r2, #3
200009b8:	f000 ff46 	bl	20001848 <MSS_UART_init>
			 MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT );


	MSS_UART_set_rx_handler( &g_mss_uart1,uart1_rx_handler,
200009bc:	f645 5090 	movw	r0, #23952	; 0x5d90
200009c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009c4:	f241 41f9 	movw	r1, #5369	; 0x14f9
200009c8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200009cc:	f04f 0280 	mov.w	r2, #128	; 0x80
200009d0:	f001 fa2e 	bl	20001e30 <MSS_UART_set_rx_handler>
			MSS_UART_FIFO_EIGHT_BYTES );


	//Initialize Tank
	myTank.health = 100;
200009d4:	f645 5384 	movw	r3, #23940	; 0x5d84
200009d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009dc:	f04f 0264 	mov.w	r2, #100	; 0x64
200009e0:	605a      	str	r2, [r3, #4]
	myTank.MAX_HEALTH = 100;
200009e2:	f645 5384 	movw	r3, #23940	; 0x5d84
200009e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009ea:	f04f 0264 	mov.w	r2, #100	; 0x64
200009ee:	601a      	str	r2, [r3, #0]


	//Full Polling: put in while 1 loop
	while(1) {
		
		master_tx_buffer[0] = 0x80;
200009f0:	f645 5378 	movw	r3, #23928	; 0x5d78
200009f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009f8:	f06f 027f 	mvn.w	r2, #127	; 0x7f
200009fc:	701a      	strb	r2, [r3, #0]
		master_tx_buffer[1] = 0x42;
200009fe:	f645 5378 	movw	r3, #23928	; 0x5d78
20000a02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a06:	f04f 0242 	mov.w	r2, #66	; 0x42
20000a0a:	705a      	strb	r2, [r3, #1]
		master_tx_buffer[2] = 0x00;
20000a0c:	f645 5378 	movw	r3, #23928	; 0x5d78
20000a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a14:	f04f 0200 	mov.w	r2, #0
20000a18:	709a      	strb	r2, [r3, #2]
		master_tx_buffer[3] = 0x00;
20000a1a:	f645 5378 	movw	r3, #23928	; 0x5d78
20000a1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a22:	f04f 0200 	mov.w	r2, #0
20000a26:	70da      	strb	r2, [r3, #3]
		master_tx_buffer[4] = 0x00;
20000a28:	f645 5378 	movw	r3, #23928	; 0x5d78
20000a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a30:	f04f 0200 	mov.w	r2, #0
20000a34:	711a      	strb	r2, [r3, #4]
		master_tx_buffer[5] = 0x00;
20000a36:	f645 5378 	movw	r3, #23928	; 0x5d78
20000a3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a3e:	f04f 0200 	mov.w	r2, #0
20000a42:	715a      	strb	r2, [r3, #5]
		master_tx_buffer[6] = 0x00;
20000a44:	f645 5378 	movw	r3, #23928	; 0x5d78
20000a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a4c:	f04f 0200 	mov.w	r2, #0
20000a50:	719a      	strb	r2, [r3, #6]
		master_tx_buffer[7] = 0x00;
20000a52:	f645 5378 	movw	r3, #23928	; 0x5d78
20000a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a5a:	f04f 0200 	mov.w	r2, #0
20000a5e:	71da      	strb	r2, [r3, #7]
		master_tx_buffer[8] = 0x00;
20000a60:	f645 5378 	movw	r3, #23928	; 0x5d78
20000a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a68:	f04f 0200 	mov.w	r2, #0
20000a6c:	721a      	strb	r2, [r3, #8]

		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000a6e:	f645 50e0 	movw	r0, #24032	; 0x5de0
20000a72:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a76:	f04f 0100 	mov.w	r1, #0
20000a7a:	f001 fc8b 	bl	20002394 <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_block
20000a7e:	f04f 0306 	mov.w	r3, #6
20000a82:	9300      	str	r3, [sp, #0]
20000a84:	f645 50e0 	movw	r0, #24032	; 0x5de0
20000a88:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a8c:	f645 5178 	movw	r1, #23928	; 0x5d78
20000a90:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000a94:	f04f 0203 	mov.w	r2, #3
20000a98:	f645 5364 	movw	r3, #23908	; 0x5d64
20000a9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aa0:	f001 fd44 	bl	2000252c <MSS_SPI_transfer_block>
			3, 	//3 bytes of command
			&master_rx_buffer,
			6 	//6 bytes of command
		);

		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000aa4:	f645 50e0 	movw	r0, #24032	; 0x5de0
20000aa8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000aac:	f04f 0100 	mov.w	r1, #0
20000ab0:	f001 fcf4 	bl	2000249c <MSS_SPI_clear_slave_select>

		int up = (master_rx_buffer[1] & (1 << 4)) != 0;
20000ab4:	f645 5364 	movw	r3, #23908	; 0x5d64
20000ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000abc:	785b      	ldrb	r3, [r3, #1]
20000abe:	f003 0310 	and.w	r3, r3, #16
20000ac2:	2b00      	cmp	r3, #0
20000ac4:	bf0c      	ite	eq
20000ac6:	2300      	moveq	r3, #0
20000ac8:	2301      	movne	r3, #1
20000aca:	633b      	str	r3, [r7, #48]	; 0x30
		int down = (master_rx_buffer[1] & (1 << 6)) != 0;
20000acc:	f645 5364 	movw	r3, #23908	; 0x5d64
20000ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ad4:	785b      	ldrb	r3, [r3, #1]
20000ad6:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000ada:	2b00      	cmp	r3, #0
20000adc:	bf0c      	ite	eq
20000ade:	2300      	moveq	r3, #0
20000ae0:	2301      	movne	r3, #1
20000ae2:	637b      	str	r3, [r7, #52]	; 0x34
		int left = (master_rx_buffer[1] & (1 << 5)) != 0;
20000ae4:	f645 5364 	movw	r3, #23908	; 0x5d64
20000ae8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aec:	785b      	ldrb	r3, [r3, #1]
20000aee:	f003 0320 	and.w	r3, r3, #32
20000af2:	2b00      	cmp	r3, #0
20000af4:	bf0c      	ite	eq
20000af6:	2300      	moveq	r3, #0
20000af8:	2301      	movne	r3, #1
20000afa:	63bb      	str	r3, [r7, #56]	; 0x38
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
20000afc:	f645 5364 	movw	r3, #23908	; 0x5d64
20000b00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b04:	785b      	ldrb	r3, [r3, #1]
20000b06:	b25b      	sxtb	r3, r3
20000b08:	ea4f 73d3 	mov.w	r3, r3, lsr #31
20000b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;
20000b0e:	f645 5364 	movw	r3, #23908	; 0x5d64
20000b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b16:	785b      	ldrb	r3, [r3, #1]
20000b18:	f003 0302 	and.w	r3, r3, #2
20000b1c:	2b00      	cmp	r3, #0
20000b1e:	bf0c      	ite	eq
20000b20:	2300      	moveq	r3, #0
20000b22:	2301      	movne	r3, #1
20000b24:	643b      	str	r3, [r7, #64]	; 0x40


		//UP/DOWN (turret)
		if (up == 0 && down) { //UP
20000b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20000b28:	2b00      	cmp	r3, #0
20000b2a:	d120      	bne.n	20000b6e <main+0x276>
20000b2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
20000b2e:	2b00      	cmp	r3, #0
20000b30:	d01d      	beq.n	20000b6e <main+0x276>
			if (udPos == 1000000){ // At max, stay
20000b32:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000b34:	f244 2340 	movw	r3, #16960	; 0x4240
20000b38:	f2c0 030f 	movt	r3, #15
20000b3c:	429a      	cmp	r2, r3
20000b3e:	d104      	bne.n	20000b4a <main+0x252>
				*udAddr = 1000000 / 1000;
20000b40:	693b      	ldr	r3, [r7, #16]
20000b42:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
20000b46:	601a      	str	r2, [r3, #0]
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;


		//UP/DOWN (turret)
		if (up == 0 && down) { //UP
20000b48:	e034      	b.n	20000bb4 <main+0x2bc>
			if (udPos == 1000000){ // At max, stay
				*udAddr = 1000000 / 1000;
			} 
			else {
				udPos += 10000;
20000b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
20000b4c:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
20000b50:	f103 0310 	add.w	r3, r3, #16
20000b54:	62bb      	str	r3, [r7, #40]	; 0x28
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
20000b56:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000b58:	f644 53d3 	movw	r3, #19923	; 0x4dd3
20000b5c:	f2c1 0362 	movt	r3, #4194	; 0x1062
20000b60:	fba3 1302 	umull	r1, r3, r3, r2
20000b64:	ea4f 1293 	mov.w	r2, r3, lsr #6
20000b68:	693b      	ldr	r3, [r7, #16]
20000b6a:	601a      	str	r2, [r3, #0]
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;


		//UP/DOWN (turret)
		if (up == 0 && down) { //UP
20000b6c:	e022      	b.n	20000bb4 <main+0x2bc>
				udPos += 10000;
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
			}
			//LED += 1;
		} 
		else if (down == 0 && up) { // down
20000b6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
20000b70:	2b00      	cmp	r3, #0
20000b72:	d11f      	bne.n	20000bb4 <main+0x2bc>
20000b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20000b76:	2b00      	cmp	r3, #0
20000b78:	d01c      	beq.n	20000bb4 <main+0x2bc>
			if (udPos == 800000){ // At min, stay
20000b7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000b7c:	f243 5300 	movw	r3, #13568	; 0x3500
20000b80:	f2c0 030c 	movt	r3, #12
20000b84:	429a      	cmp	r2, r3
20000b86:	d104      	bne.n	20000b92 <main+0x29a>
				*udAddr = 800000 / 1000;
20000b88:	693b      	ldr	r3, [r7, #16]
20000b8a:	f44f 7248 	mov.w	r2, #800	; 0x320
20000b8e:	601a      	str	r2, [r3, #0]
20000b90:	e010      	b.n	20000bb4 <main+0x2bc>
			} 
			else {
				udPos -= 10000;
20000b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
20000b94:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
20000b98:	f1a3 0310 	sub.w	r3, r3, #16
20000b9c:	62bb      	str	r3, [r7, #40]	; 0x28
				*udAddr = udPos / 1000;
20000b9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000ba0:	f644 53d3 	movw	r3, #19923	; 0x4dd3
20000ba4:	f2c1 0362 	movt	r3, #4194	; 0x1062
20000ba8:	fba3 1302 	umull	r1, r3, r3, r2
20000bac:	ea4f 1293 	mov.w	r2, r3, lsr #6
20000bb0:	693b      	ldr	r3, [r7, #16]
20000bb2:	601a      	str	r2, [r3, #0]
			}
		}
		// LEFT/RIGHT (turret)
		if (left == 0 && right) { //LEFT
20000bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
20000bb6:	2b00      	cmp	r3, #0
20000bb8:	d11c      	bne.n	20000bf4 <main+0x2fc>
20000bba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
20000bbc:	2b00      	cmp	r3, #0
20000bbe:	d019      	beq.n	20000bf4 <main+0x2fc>
			if (rlPos == 0){ // At min, stay
20000bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20000bc2:	2b00      	cmp	r3, #0
20000bc4:	d104      	bne.n	20000bd0 <main+0x2d8>
				*rlAddr = 0;
20000bc6:	68fb      	ldr	r3, [r7, #12]
20000bc8:	f04f 0200 	mov.w	r2, #0
20000bcc:	601a      	str	r2, [r3, #0]
				udPos -= 10000;
				*udAddr = udPos / 1000;
			}
		}
		// LEFT/RIGHT (turret)
		if (left == 0 && right) { //LEFT
20000bce:	e034      	b.n	20000c3a <main+0x342>
			if (rlPos == 0){ // At min, stay
				*rlAddr = 0;
			} 
			else {
				rlPos -= 10000;
20000bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20000bd2:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
20000bd6:	f1a3 0310 	sub.w	r3, r3, #16
20000bda:	62fb      	str	r3, [r7, #44]	; 0x2c
				*rlAddr = rlPos / 1000;
20000bdc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
20000bde:	f644 53d3 	movw	r3, #19923	; 0x4dd3
20000be2:	f2c1 0362 	movt	r3, #4194	; 0x1062
20000be6:	fba3 1302 	umull	r1, r3, r3, r2
20000bea:	ea4f 1293 	mov.w	r2, r3, lsr #6
20000bee:	68fb      	ldr	r3, [r7, #12]
20000bf0:	601a      	str	r2, [r3, #0]
				udPos -= 10000;
				*udAddr = udPos / 1000;
			}
		}
		// LEFT/RIGHT (turret)
		if (left == 0 && right) { //LEFT
20000bf2:	e022      	b.n	20000c3a <main+0x342>
			else {
				rlPos -= 10000;
				*rlAddr = rlPos / 1000;
			}
		} 
		else if (right == 0 && left) { //RIGHT
20000bf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
20000bf6:	2b00      	cmp	r3, #0
20000bf8:	d11f      	bne.n	20000c3a <main+0x342>
20000bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
20000bfc:	2b00      	cmp	r3, #0
20000bfe:	d01c      	beq.n	20000c3a <main+0x342>
			if (rlPos == 1800000){ // At max, stay
20000c00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
20000c02:	f247 7340 	movw	r3, #30528	; 0x7740
20000c06:	f2c0 031b 	movt	r3, #27
20000c0a:	429a      	cmp	r2, r3
20000c0c:	d104      	bne.n	20000c18 <main+0x320>
				*rlAddr = 1800000 / 1000;
20000c0e:	68fb      	ldr	r3, [r7, #12]
20000c10:	f44f 62e1 	mov.w	r2, #1800	; 0x708
20000c14:	601a      	str	r2, [r3, #0]
20000c16:	e010      	b.n	20000c3a <main+0x342>
			} 
			else {
				rlPos += 10000;
20000c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20000c1a:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
20000c1e:	f103 0310 	add.w	r3, r3, #16
20000c22:	62fb      	str	r3, [r7, #44]	; 0x2c
				*rlAddr = rlPos / 1000; // Divide by 1000 for smoother turning
20000c24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
20000c26:	f644 53d3 	movw	r3, #19923	; 0x4dd3
20000c2a:	f2c1 0362 	movt	r3, #4194	; 0x1062
20000c2e:	fba3 1302 	umull	r1, r3, r3, r2
20000c32:	ea4f 1293 	mov.w	r2, r3, lsr #6
20000c36:	68fb      	ldr	r3, [r7, #12]
20000c38:	601a      	str	r2, [r3, #0]
			}
		}

		// Shoot
		if (fire == 0){
20000c3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
20000c3c:	2b00      	cmp	r3, #0
20000c3e:	d153      	bne.n	20000ce8 <main+0x3f0>
			*freqAddr = 56;
20000c40:	697b      	ldr	r3, [r7, #20]
20000c42:	f04f 0238 	mov.w	r2, #56	; 0x38
20000c46:	601a      	str	r2, [r3, #0]
			if (sound_done) {
20000c48:	f245 73c0 	movw	r3, #22464	; 0x57c0
20000c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c50:	681b      	ldr	r3, [r3, #0]
20000c52:	2b00      	cmp	r3, #0
20000c54:	d04d      	beq.n	20000cf2 <main+0x3fa>
				uint8_t tx_buff0[2] = "q\n";
20000c56:	f640 2371 	movw	r3, #2673	; 0xa71
20000c5a:	813b      	strh	r3, [r7, #8]
				UART_send(&g_uart,(const uint8_t *)&tx_buff0,sizeof(tx_buff0));	// play hit sound
20000c5c:	f107 0308 	add.w	r3, r7, #8
20000c60:	f645 5070 	movw	r0, #23920	; 0x5d70
20000c64:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c68:	4619      	mov	r1, r3
20000c6a:	f04f 0202 	mov.w	r2, #2
20000c6e:	f002 f9db 	bl	20003028 <UART_send>

				delay(1000000);
20000c72:	f244 2040 	movw	r0, #16960	; 0x4240
20000c76:	f2c0 000f 	movt	r0, #15
20000c7a:	f000 fcbf 	bl	200015fc <delay>

				uint8_t tx_buff[3] = "#0\n";
20000c7e:	f245 52e8 	movw	r2, #21992	; 0x55e8
20000c82:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000c86:	f107 0304 	add.w	r3, r7, #4
20000c8a:	6812      	ldr	r2, [r2, #0]
20000c8c:	4611      	mov	r1, r2
20000c8e:	8019      	strh	r1, [r3, #0]
20000c90:	f103 0302 	add.w	r3, r3, #2
20000c94:	ea4f 4212 	mov.w	r2, r2, lsr #16
20000c98:	701a      	strb	r2, [r3, #0]
				UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));
20000c9a:	f107 0304 	add.w	r3, r7, #4
20000c9e:	f645 5070 	movw	r0, #23920	; 0x5d70
20000ca2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ca6:	4619      	mov	r1, r3
20000ca8:	f04f 0203 	mov.w	r2, #3
20000cac:	f002 f9bc 	bl	20003028 <UART_send>

				delay(1000000);
20000cb0:	f244 2040 	movw	r0, #16960	; 0x4240
20000cb4:	f2c0 000f 	movt	r0, #15
20000cb8:	f000 fca0 	bl	200015fc <delay>

				MSS_TIM2_init(1); // one shot
20000cbc:	f04f 0001 	mov.w	r0, #1
20000cc0:	f7ff fce2 	bl	20000688 <MSS_TIM2_init>
				MSS_TIM2_load_immediate(10000000); // .1 seconds
20000cc4:	f249 6080 	movw	r0, #38528	; 0x9680
20000cc8:	f2c0 0098 	movt	r0, #152	; 0x98
20000ccc:	f7ff fd3a 	bl	20000744 <MSS_TIM2_load_immediate>
				MSS_TIM2_start();
20000cd0:	f7ff fd1c 	bl	2000070c <MSS_TIM2_start>
				MSS_TIM2_enable_irq();
20000cd4:	f7ff fd46 	bl	20000764 <MSS_TIM2_enable_irq>
				sound_done = 0;
20000cd8:	f245 73c0 	movw	r3, #22464	; 0x57c0
20000cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ce0:	f04f 0200 	mov.w	r2, #0
20000ce4:	601a      	str	r2, [r3, #0]
20000ce6:	e005      	b.n	20000cf4 <main+0x3fc>
			}

		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
20000ce8:	697b      	ldr	r3, [r7, #20]
20000cea:	f04f 0200 	mov.w	r2, #0
20000cee:	601a      	str	r2, [r3, #0]
20000cf0:	e000      	b.n	20000cf4 <main+0x3fc>

				MSS_TIM2_init(1); // one shot
				MSS_TIM2_load_immediate(10000000); // .1 seconds
				MSS_TIM2_start();
				MSS_TIM2_enable_irq();
				sound_done = 0;
20000cf2:	bf00      	nop

		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
		}

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
20000cf4:	f645 5364 	movw	r3, #23908	; 0x5d64
20000cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cfc:	78db      	ldrb	r3, [r3, #3]
20000cfe:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		int8_t left_y = master_rx_buffer[5];
20000d02:	f645 5364 	movw	r3, #23908	; 0x5d64
20000d06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d0a:	795b      	ldrb	r3, [r3, #5]
20000d0c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
20000d10:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000d14:	2b00      	cmp	r3, #0
20000d16:	d107      	bne.n	20000d28 <main+0x430>
20000d18:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000d1c:	2b00      	cmp	r3, #0
20000d1e:	d103      	bne.n	20000d28 <main+0x430>
			joyVals = 0b1010;
20000d20:	f04f 030a 	mov.w	r3, #10
20000d24:	627b      	str	r3, [r7, #36]	; 0x24

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
		int8_t left_y = master_rx_buffer[5];


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
20000d26:	e06a      	b.n	20000dfe <main+0x506>
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
20000d28:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000d2c:	2b00      	cmp	r3, #0
20000d2e:	d108      	bne.n	20000d42 <main+0x44a>
20000d30:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000d34:	f113 0f02 	cmn.w	r3, #2
20000d38:	d103      	bne.n	20000d42 <main+0x44a>
			joyVals = 0b1011;
20000d3a:	f04f 030b 	mov.w	r3, #11
20000d3e:	627b      	str	r3, [r7, #36]	; 0x24


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
20000d40:	e05d      	b.n	20000dfe <main+0x506>
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
20000d42:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000d46:	2b00      	cmp	r3, #0
20000d48:	d108      	bne.n	20000d5c <main+0x464>
20000d4a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
20000d52:	d103      	bne.n	20000d5c <main+0x464>
			joyVals = 0b1001;
20000d54:	f04f 0309 	mov.w	r3, #9
20000d58:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
20000d5a:	e050      	b.n	20000dfe <main+0x506>
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
20000d5c:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000d60:	f1b3 3fff 	cmp.w	r3, #4294967295
20000d64:	d107      	bne.n	20000d76 <main+0x47e>
20000d66:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000d6a:	2b00      	cmp	r3, #0
20000d6c:	d103      	bne.n	20000d76 <main+0x47e>
			joyVals = 0b0110;
20000d6e:	f04f 0306 	mov.w	r3, #6
20000d72:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
20000d74:	e043      	b.n	20000dfe <main+0x506>
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
20000d76:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
20000d7e:	d108      	bne.n	20000d92 <main+0x49a>
20000d80:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000d84:	f1b3 3fff 	cmp.w	r3, #4294967295
20000d88:	d103      	bne.n	20000d92 <main+0x49a>
			joyVals = 0b0101;
20000d8a:	f04f 0305 	mov.w	r3, #5
20000d8e:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
20000d90:	e035      	b.n	20000dfe <main+0x506>
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
20000d92:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000d96:	f1b3 3fff 	cmp.w	r3, #4294967295
20000d9a:	d108      	bne.n	20000dae <main+0x4b6>
20000d9c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000da0:	f113 0f02 	cmn.w	r3, #2
20000da4:	d103      	bne.n	20000dae <main+0x4b6>
			joyVals = 0b0111;
20000da6:	f04f 0307 	mov.w	r3, #7
20000daa:	627b      	str	r3, [r7, #36]	; 0x24
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
20000dac:	e027      	b.n	20000dfe <main+0x506>
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
20000dae:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000db2:	f113 0f02 	cmn.w	r3, #2
20000db6:	d107      	bne.n	20000dc8 <main+0x4d0>
20000db8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000dbc:	2b00      	cmp	r3, #0
20000dbe:	d103      	bne.n	20000dc8 <main+0x4d0>
			joyVals = 0b1110;
20000dc0:	f04f 030e 	mov.w	r3, #14
20000dc4:	627b      	str	r3, [r7, #36]	; 0x24

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
20000dc6:	e01a      	b.n	20000dfe <main+0x506>
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
20000dc8:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000dcc:	f113 0f02 	cmn.w	r3, #2
20000dd0:	d108      	bne.n	20000de4 <main+0x4ec>
20000dd2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
20000dda:	d103      	bne.n	20000de4 <main+0x4ec>
			joyVals = 0b1101;
20000ddc:	f04f 030d 	mov.w	r3, #13
20000de0:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
20000de2:	e00c      	b.n	20000dfe <main+0x506>
			joyVals = 0b1101;
		}
		else if((right_y == -2) && (left_y == -2)){ //robot fullstop
20000de4:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000de8:	f113 0f02 	cmn.w	r3, #2
20000dec:	d107      	bne.n	20000dfe <main+0x506>
20000dee:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000df2:	f113 0f02 	cmn.w	r3, #2
20000df6:	d102      	bne.n	20000dfe <main+0x506>
			joyVals = 0b1111;
20000df8:	f04f 030f 	mov.w	r3, #15
20000dfc:	627b      	str	r3, [r7, #36]	; 0x24
		}
		*motorAddr = joyVals;
20000dfe:	69fb      	ldr	r3, [r7, #28]
20000e00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20000e02:	601a      	str	r2, [r3, #0]

		changeSpeed(pulsewidthAddr, 90000); //change this number to fix pwm of motors
20000e04:	6a38      	ldr	r0, [r7, #32]
20000e06:	f645 7190 	movw	r1, #24464	; 0x5f90
20000e0a:	f2c0 0101 	movt	r1, #1
20000e0e:	f000 f97f 	bl	20001110 <changeSpeed>
		delay(100000);
20000e12:	f248 60a0 	movw	r0, #34464	; 0x86a0
20000e16:	f2c0 0001 	movt	r0, #1
20000e1a:	f000 fbef 	bl	200015fc <delay>
	}
20000e1e:	e5e7      	b.n	200009f0 <main+0xf8>

20000e20 <setupSPI>:

	return 0;
}

void setupSPI(void) {
20000e20:	b580      	push	{r7, lr}
20000e22:	b084      	sub	sp, #16
20000e24:	af02      	add	r7, sp, #8
	//Initial short polling for refresh and initiation
	master_tx_buffer[0] = 0x80;
20000e26:	f645 5378 	movw	r3, #23928	; 0x5d78
20000e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e2e:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000e32:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x42;
20000e34:	f645 5378 	movw	r3, #23928	; 0x5d78
20000e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e3c:	f04f 0242 	mov.w	r2, #66	; 0x42
20000e40:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
20000e42:	f645 5378 	movw	r3, #23928	; 0x5d78
20000e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e4a:	f04f 0200 	mov.w	r2, #0
20000e4e:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0xFF;
20000e50:	f645 5378 	movw	r3, #23928	; 0x5d78
20000e54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e58:	f04f 32ff 	mov.w	r2, #4294967295
20000e5c:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xFF;
20000e5e:	f645 5378 	movw	r3, #23928	; 0x5d78
20000e62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e66:	f04f 32ff 	mov.w	r2, #4294967295
20000e6a:	711a      	strb	r2, [r3, #4]

	MSS_SPI_init(&g_mss_spi1);
20000e6c:	f645 50e0 	movw	r0, #24032	; 0x5de0
20000e70:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e74:	f001 f8b4 	bl	20001fe0 <MSS_SPI_init>
	MSS_SPI_configure_master_mode
20000e78:	f04f 0308 	mov.w	r3, #8
20000e7c:	9300      	str	r3, [sp, #0]
20000e7e:	f645 50e0 	movw	r0, #24032	; 0x5de0
20000e82:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e86:	f04f 0100 	mov.w	r1, #0
20000e8a:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
20000e8e:	f04f 0307 	mov.w	r3, #7
20000e92:	f001 f9ef 	bl	20002274 <MSS_SPI_configure_master_mode>
		MSS_SPI_MODE3,
		MSS_SPI_PCLK_DIV_256,
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000e96:	f645 50e0 	movw	r0, #24032	; 0x5de0
20000e9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e9e:	f04f 0100 	mov.w	r1, #0
20000ea2:	f001 fa77 	bl	20002394 <MSS_SPI_set_slave_select>
	int i = 3;
20000ea6:	f04f 0303 	mov.w	r3, #3
20000eaa:	607b      	str	r3, [r7, #4]
	while(i) {
20000eac:	e016      	b.n	20000edc <setupSPI+0xbc>
		MSS_SPI_transfer_block
20000eae:	f04f 0305 	mov.w	r3, #5
20000eb2:	9300      	str	r3, [sp, #0]
20000eb4:	f645 50e0 	movw	r0, #24032	; 0x5de0
20000eb8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ebc:	f645 5178 	movw	r1, #23928	; 0x5d78
20000ec0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000ec4:	f04f 0205 	mov.w	r2, #5
20000ec8:	f645 5364 	movw	r3, #23908	; 0x5d64
20000ecc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ed0:	f001 fb2c 	bl	2000252c <MSS_SPI_transfer_block>
			&master_tx_buffer,
			5, 	//5 bytes of command
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
20000ed4:	687b      	ldr	r3, [r7, #4]
20000ed6:	f103 33ff 	add.w	r3, r3, #4294967295
20000eda:	607b      	str	r3, [r7, #4]
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	int i = 3;
	while(i) {
20000edc:	687b      	ldr	r3, [r7, #4]
20000ede:	2b00      	cmp	r3, #0
20000ee0:	d1e5      	bne.n	20000eae <setupSPI+0x8e>
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000ee2:	f645 50e0 	movw	r0, #24032	; 0x5de0
20000ee6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000eea:	f04f 0100 	mov.w	r1, #0
20000eee:	f001 fad5 	bl	2000249c <MSS_SPI_clear_slave_select>


	//Enter Config Mode
	master_tx_buffer[0] = 0x80;
20000ef2:	f645 5378 	movw	r3, #23928	; 0x5d78
20000ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000efa:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000efe:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
20000f00:	f645 5378 	movw	r3, #23928	; 0x5d78
20000f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f08:	f06f 023d 	mvn.w	r2, #61	; 0x3d
20000f0c:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
20000f0e:	f645 5378 	movw	r3, #23928	; 0x5d78
20000f12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f16:	f04f 0200 	mov.w	r2, #0
20000f1a:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80;
20000f1c:	f645 5378 	movw	r3, #23928	; 0x5d78
20000f20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f24:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000f28:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x00;
20000f2a:	f645 5378 	movw	r3, #23928	; 0x5d78
20000f2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f32:	f04f 0200 	mov.w	r2, #0
20000f36:	711a      	strb	r2, [r3, #4]
	
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000f38:	f645 50e0 	movw	r0, #24032	; 0x5de0
20000f3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f40:	f04f 0100 	mov.w	r1, #0
20000f44:	f001 fa26 	bl	20002394 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
20000f48:	f04f 0305 	mov.w	r3, #5
20000f4c:	9300      	str	r3, [sp, #0]
20000f4e:	f645 50e0 	movw	r0, #24032	; 0x5de0
20000f52:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f56:	f645 5178 	movw	r1, #23928	; 0x5d78
20000f5a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000f5e:	f04f 0205 	mov.w	r2, #5
20000f62:	f645 5364 	movw	r3, #23908	; 0x5d64
20000f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f6a:	f001 fadf 	bl	2000252c <MSS_SPI_transfer_block>
		&master_tx_buffer,
		5, 	//5 bytes of command
		&master_rx_buffer,
		5	//5 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000f6e:	f645 50e0 	movw	r0, #24032	; 0x5de0
20000f72:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f76:	f04f 0100 	mov.w	r1, #0
20000f7a:	f001 fa8f 	bl	2000249c <MSS_SPI_clear_slave_select>

	//Select Mode: Digital or Analog
	master_tx_buffer[0] = 0x80;
20000f7e:	f645 5378 	movw	r3, #23928	; 0x5d78
20000f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f86:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000f8a:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x22;
20000f8c:	f645 5378 	movw	r3, #23928	; 0x5d78
20000f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f94:	f04f 0222 	mov.w	r2, #34	; 0x22
20000f98:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
20000f9a:	f645 5378 	movw	r3, #23928	; 0x5d78
20000f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fa2:	f04f 0200 	mov.w	r2, #0
20000fa6:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80; //0x01 = analog, 0x00 = digital
20000fa8:	f645 5378 	movw	r3, #23928	; 0x5d78
20000fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fb0:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000fb4:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xc0; //0x03 = lock mode
20000fb6:	f645 5378 	movw	r3, #23928	; 0x5d78
20000fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fbe:	f06f 023f 	mvn.w	r2, #63	; 0x3f
20000fc2:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x00;
20000fc4:	f645 5378 	movw	r3, #23928	; 0x5d78
20000fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fcc:	f04f 0200 	mov.w	r2, #0
20000fd0:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x00;
20000fd2:	f645 5378 	movw	r3, #23928	; 0x5d78
20000fd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fda:	f04f 0200 	mov.w	r2, #0
20000fde:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x00;
20000fe0:	f645 5378 	movw	r3, #23928	; 0x5d78
20000fe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fe8:	f04f 0200 	mov.w	r2, #0
20000fec:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x00;
20000fee:	f645 5378 	movw	r3, #23928	; 0x5d78
20000ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ff6:	f04f 0200 	mov.w	r2, #0
20000ffa:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000ffc:	f645 50e0 	movw	r0, #24032	; 0x5de0
20001000:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001004:	f04f 0100 	mov.w	r1, #0
20001008:	f001 f9c4 	bl	20002394 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
2000100c:	f04f 0309 	mov.w	r3, #9
20001010:	9300      	str	r3, [sp, #0]
20001012:	f645 50e0 	movw	r0, #24032	; 0x5de0
20001016:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000101a:	f645 5178 	movw	r1, #23928	; 0x5d78
2000101e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001022:	f04f 0209 	mov.w	r2, #9
20001026:	f645 5364 	movw	r3, #23908	; 0x5d64
2000102a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000102e:	f001 fa7d 	bl	2000252c <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9,	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20001032:	f645 50e0 	movw	r0, #24032	; 0x5de0
20001036:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000103a:	f04f 0100 	mov.w	r1, #0
2000103e:	f001 fa2d 	bl	2000249c <MSS_SPI_clear_slave_select>

	//Exit Config
	master_tx_buffer[0] = 0x80;
20001042:	f645 5378 	movw	r3, #23928	; 0x5d78
20001046:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000104a:	f06f 027f 	mvn.w	r2, #127	; 0x7f
2000104e:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
20001050:	f645 5378 	movw	r3, #23928	; 0x5d78
20001054:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001058:	f06f 023d 	mvn.w	r2, #61	; 0x3d
2000105c:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
2000105e:	f645 5378 	movw	r3, #23928	; 0x5d78
20001062:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001066:	f04f 0200 	mov.w	r2, #0
2000106a:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x00;
2000106c:	f645 5378 	movw	r3, #23928	; 0x5d78
20001070:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001074:	f04f 0200 	mov.w	r2, #0
20001078:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x5A;
2000107a:	f645 5378 	movw	r3, #23928	; 0x5d78
2000107e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001082:	f04f 025a 	mov.w	r2, #90	; 0x5a
20001086:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x5A;
20001088:	f645 5378 	movw	r3, #23928	; 0x5d78
2000108c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001090:	f04f 025a 	mov.w	r2, #90	; 0x5a
20001094:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x5A;
20001096:	f645 5378 	movw	r3, #23928	; 0x5d78
2000109a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000109e:	f04f 025a 	mov.w	r2, #90	; 0x5a
200010a2:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x5A;
200010a4:	f645 5378 	movw	r3, #23928	; 0x5d78
200010a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ac:	f04f 025a 	mov.w	r2, #90	; 0x5a
200010b0:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x5A;
200010b2:	f645 5378 	movw	r3, #23928	; 0x5d78
200010b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ba:	f04f 025a 	mov.w	r2, #90	; 0x5a
200010be:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
200010c0:	f645 50e0 	movw	r0, #24032	; 0x5de0
200010c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010c8:	f04f 0100 	mov.w	r1, #0
200010cc:	f001 f962 	bl	20002394 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
200010d0:	f04f 0309 	mov.w	r3, #9
200010d4:	9300      	str	r3, [sp, #0]
200010d6:	f645 50e0 	movw	r0, #24032	; 0x5de0
200010da:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010de:	f645 5178 	movw	r1, #23928	; 0x5d78
200010e2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200010e6:	f04f 0209 	mov.w	r2, #9
200010ea:	f645 5364 	movw	r3, #23908	; 0x5d64
200010ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010f2:	f001 fa1b 	bl	2000252c <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9, 	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
200010f6:	f645 50e0 	movw	r0, #24032	; 0x5de0
200010fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010fe:	f04f 0100 	mov.w	r1, #0
20001102:	f001 f9cb 	bl	2000249c <MSS_SPI_clear_slave_select>

}
20001106:	f107 0708 	add.w	r7, r7, #8
2000110a:	46bd      	mov	sp, r7
2000110c:	bd80      	pop	{r7, pc}
2000110e:	bf00      	nop

20001110 <changeSpeed>:
void changeSpeed( volatile uint32_t* speedPtr, int speed ){
20001110:	b480      	push	{r7}
20001112:	b083      	sub	sp, #12
20001114:	af00      	add	r7, sp, #0
20001116:	6078      	str	r0, [r7, #4]
20001118:	6039      	str	r1, [r7, #0]

	*speedPtr = speed;
2000111a:	683a      	ldr	r2, [r7, #0]
2000111c:	687b      	ldr	r3, [r7, #4]
2000111e:	601a      	str	r2, [r3, #0]

	return;
}
20001120:	f107 070c 	add.w	r7, r7, #12
20001124:	46bd      	mov	sp, r7
20001126:	bc80      	pop	{r7}
20001128:	4770      	bx	lr
2000112a:	bf00      	nop

2000112c <greenLED>:

void greenLED(void) {
2000112c:	b580      	push	{r7, lr}
2000112e:	b082      	sub	sp, #8
20001130:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
20001132:	f04f 0300 	mov.w	r3, #0
20001136:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
20001138:	f645 501c 	movw	r0, #23836	; 0x5d1c
2000113c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001140:	f240 2100 	movw	r1, #512	; 0x200
20001144:	f2c4 0105 	movt	r1, #16389	; 0x4005
20001148:	f04f 0201 	mov.w	r2, #1
2000114c:	f002 f81a 	bl	20003184 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
20001150:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001154:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001158:	f002 f8e2 	bl	20003320 <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000115c:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001160:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001164:	f04f 0100 	mov.w	r1, #0
20001168:	f002 f932 	bl	200033d0 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
2000116c:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001170:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001174:	6879      	ldr	r1, [r7, #4]
20001176:	f002 fa37 	bl	200035e8 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000117a:	f645 501c 	movw	r0, #23836	; 0x5d1c
2000117e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001182:	f04f 0100 	mov.w	r1, #0
20001186:	f002 f9a7 	bl	200034d8 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000118a:	f645 501c 	movw	r0, #23836	; 0x5d1c
2000118e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001192:	f04f 0100 	mov.w	r1, #0
20001196:	f002 f91b 	bl	200033d0 <SPI_set_slave_select>
	master_tx_frame_led = G;
2000119a:	f240 0300 	movw	r3, #0
2000119e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
200011a2:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200011a4:	f645 501c 	movw	r0, #23836	; 0x5d1c
200011a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011ac:	6879      	ldr	r1, [r7, #4]
200011ae:	f002 fa1b 	bl	200035e8 <SPI_transfer_frame>
	master_tx_frame_led = G;
200011b2:	f240 0300 	movw	r3, #0
200011b6:	f6cf 73ff 	movt	r3, #65535	; 0xffff
200011ba:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200011bc:	f645 501c 	movw	r0, #23836	; 0x5d1c
200011c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011c4:	6879      	ldr	r1, [r7, #4]
200011c6:	f002 fa0f 	bl	200035e8 <SPI_transfer_frame>
	master_tx_frame_led = G;
200011ca:	f240 0300 	movw	r3, #0
200011ce:	f6cf 73ff 	movt	r3, #65535	; 0xffff
200011d2:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200011d4:	f645 501c 	movw	r0, #23836	; 0x5d1c
200011d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011dc:	6879      	ldr	r1, [r7, #4]
200011de:	f002 fa03 	bl	200035e8 <SPI_transfer_frame>
	master_tx_frame_led = G;
200011e2:	f240 0300 	movw	r3, #0
200011e6:	f6cf 73ff 	movt	r3, #65535	; 0xffff
200011ea:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200011ec:	f645 501c 	movw	r0, #23836	; 0x5d1c
200011f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011f4:	6879      	ldr	r1, [r7, #4]
200011f6:	f002 f9f7 	bl	200035e8 <SPI_transfer_frame>
	master_tx_frame_led = G;
200011fa:	f240 0300 	movw	r3, #0
200011fe:	f6cf 73ff 	movt	r3, #65535	; 0xffff
20001202:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001204:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001208:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000120c:	6879      	ldr	r1, [r7, #4]
2000120e:	f002 f9eb 	bl	200035e8 <SPI_transfer_frame>
	master_tx_frame_led = G;
20001212:	f240 0300 	movw	r3, #0
20001216:	f6cf 73ff 	movt	r3, #65535	; 0xffff
2000121a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
2000121c:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001220:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001224:	6879      	ldr	r1, [r7, #4]
20001226:	f002 f9df 	bl	200035e8 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000122a:	f645 501c 	movw	r0, #23836	; 0x5d1c
2000122e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001232:	f04f 0100 	mov.w	r1, #0
20001236:	f002 f94f 	bl	200034d8 <SPI_clear_slave_select>

	master_tx_frame_led = end;
2000123a:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
2000123e:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001240:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001244:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001248:	f04f 0100 	mov.w	r1, #0
2000124c:	f002 f8c0 	bl	200033d0 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001250:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001254:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001258:	6879      	ldr	r1, [r7, #4]
2000125a:	f002 f9c5 	bl	200035e8 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000125e:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001262:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001266:	f04f 0100 	mov.w	r1, #0
2000126a:	f002 f935 	bl	200034d8 <SPI_clear_slave_select>
}
2000126e:	f107 0708 	add.w	r7, r7, #8
20001272:	46bd      	mov	sp, r7
20001274:	bd80      	pop	{r7, pc}
20001276:	bf00      	nop

20001278 <redLED>:

void redLED(void) {
20001278:	b580      	push	{r7, lr}
2000127a:	b082      	sub	sp, #8
2000127c:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
2000127e:	f04f 0300 	mov.w	r3, #0
20001282:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
20001284:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001288:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000128c:	f240 2100 	movw	r1, #512	; 0x200
20001290:	f2c4 0105 	movt	r1, #16389	; 0x4005
20001294:	f04f 0201 	mov.w	r2, #1
20001298:	f001 ff74 	bl	20003184 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
2000129c:	f645 501c 	movw	r0, #23836	; 0x5d1c
200012a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012a4:	f002 f83c 	bl	20003320 <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
200012a8:	f645 501c 	movw	r0, #23836	; 0x5d1c
200012ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012b0:	f04f 0100 	mov.w	r1, #0
200012b4:	f002 f88c 	bl	200033d0 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200012b8:	f645 501c 	movw	r0, #23836	; 0x5d1c
200012bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012c0:	6879      	ldr	r1, [r7, #4]
200012c2:	f002 f991 	bl	200035e8 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
200012c6:	f645 501c 	movw	r0, #23836	; 0x5d1c
200012ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012ce:	f04f 0100 	mov.w	r1, #0
200012d2:	f002 f901 	bl	200034d8 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
200012d6:	f645 501c 	movw	r0, #23836	; 0x5d1c
200012da:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012de:	f04f 0100 	mov.w	r1, #0
200012e2:	f002 f875 	bl	200033d0 <SPI_set_slave_select>
	master_tx_frame_led = R;
200012e6:	f240 03ff 	movw	r3, #255	; 0xff
200012ea:	f6cf 7300 	movt	r3, #65280	; 0xff00
200012ee:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200012f0:	f645 501c 	movw	r0, #23836	; 0x5d1c
200012f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012f8:	6879      	ldr	r1, [r7, #4]
200012fa:	f002 f975 	bl	200035e8 <SPI_transfer_frame>
	master_tx_frame_led = R;
200012fe:	f240 03ff 	movw	r3, #255	; 0xff
20001302:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001306:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001308:	f645 501c 	movw	r0, #23836	; 0x5d1c
2000130c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001310:	6879      	ldr	r1, [r7, #4]
20001312:	f002 f969 	bl	200035e8 <SPI_transfer_frame>
	master_tx_frame_led = R;
20001316:	f240 03ff 	movw	r3, #255	; 0xff
2000131a:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000131e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001320:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001324:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001328:	6879      	ldr	r1, [r7, #4]
2000132a:	f002 f95d 	bl	200035e8 <SPI_transfer_frame>
	master_tx_frame_led = R;
2000132e:	f240 03ff 	movw	r3, #255	; 0xff
20001332:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001336:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001338:	f645 501c 	movw	r0, #23836	; 0x5d1c
2000133c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001340:	6879      	ldr	r1, [r7, #4]
20001342:	f002 f951 	bl	200035e8 <SPI_transfer_frame>
	master_tx_frame_led = R;
20001346:	f240 03ff 	movw	r3, #255	; 0xff
2000134a:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000134e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001350:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001354:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001358:	6879      	ldr	r1, [r7, #4]
2000135a:	f002 f945 	bl	200035e8 <SPI_transfer_frame>
	master_tx_frame_led = R;
2000135e:	f240 03ff 	movw	r3, #255	; 0xff
20001362:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001366:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001368:	f645 501c 	movw	r0, #23836	; 0x5d1c
2000136c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001370:	6879      	ldr	r1, [r7, #4]
20001372:	f002 f939 	bl	200035e8 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001376:	f645 501c 	movw	r0, #23836	; 0x5d1c
2000137a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000137e:	f04f 0100 	mov.w	r1, #0
20001382:	f002 f8a9 	bl	200034d8 <SPI_clear_slave_select>

	master_tx_frame_led = end;
20001386:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
2000138a:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000138c:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001390:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001394:	f04f 0100 	mov.w	r1, #0
20001398:	f002 f81a 	bl	200033d0 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
2000139c:	f645 501c 	movw	r0, #23836	; 0x5d1c
200013a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013a4:	6879      	ldr	r1, [r7, #4]
200013a6:	f002 f91f 	bl	200035e8 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
200013aa:	f645 501c 	movw	r0, #23836	; 0x5d1c
200013ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013b2:	f04f 0100 	mov.w	r1, #0
200013b6:	f002 f88f 	bl	200034d8 <SPI_clear_slave_select>
}
200013ba:	f107 0708 	add.w	r7, r7, #8
200013be:	46bd      	mov	sp, r7
200013c0:	bd80      	pop	{r7, pc}
200013c2:	bf00      	nop

200013c4 <yellowLED>:
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
}

void yellowLED(void) {
200013c4:	b580      	push	{r7, lr}
200013c6:	b082      	sub	sp, #8
200013c8:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
200013ca:	f04f 0300 	mov.w	r3, #0
200013ce:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
200013d0:	f645 501c 	movw	r0, #23836	; 0x5d1c
200013d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013d8:	f240 2100 	movw	r1, #512	; 0x200
200013dc:	f2c4 0105 	movt	r1, #16389	; 0x4005
200013e0:	f04f 0201 	mov.w	r2, #1
200013e4:	f001 fece 	bl	20003184 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
200013e8:	f645 501c 	movw	r0, #23836	; 0x5d1c
200013ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013f0:	f001 ff96 	bl	20003320 <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
200013f4:	f645 501c 	movw	r0, #23836	; 0x5d1c
200013f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013fc:	f04f 0100 	mov.w	r1, #0
20001400:	f001 ffe6 	bl	200033d0 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001404:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001408:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000140c:	6879      	ldr	r1, [r7, #4]
2000140e:	f002 f8eb 	bl	200035e8 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001412:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001416:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000141a:	f04f 0100 	mov.w	r1, #0
2000141e:	f002 f85b 	bl	200034d8 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001422:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001426:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000142a:	f04f 0100 	mov.w	r1, #0
2000142e:	f001 ffcf 	bl	200033d0 <SPI_set_slave_select>
	master_tx_frame_led = Y;
20001432:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
20001436:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001438:	f645 501c 	movw	r0, #23836	; 0x5d1c
2000143c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001440:	6879      	ldr	r1, [r7, #4]
20001442:	f002 f8d1 	bl	200035e8 <SPI_transfer_frame>
	master_tx_frame_led = Y;
20001446:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
2000144a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
2000144c:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001450:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001454:	6879      	ldr	r1, [r7, #4]
20001456:	f002 f8c7 	bl	200035e8 <SPI_transfer_frame>
	master_tx_frame_led = Y;
2000145a:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
2000145e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001460:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001464:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001468:	6879      	ldr	r1, [r7, #4]
2000146a:	f002 f8bd 	bl	200035e8 <SPI_transfer_frame>
	master_tx_frame_led = Y;
2000146e:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
20001472:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001474:	f645 501c 	movw	r0, #23836	; 0x5d1c
20001478:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000147c:	6879      	ldr	r1, [r7, #4]
2000147e:	f002 f8b3 	bl	200035e8 <SPI_transfer_frame>
	master_tx_frame_led = Y;
20001482:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
20001486:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001488:	f645 501c 	movw	r0, #23836	; 0x5d1c
2000148c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001490:	6879      	ldr	r1, [r7, #4]
20001492:	f002 f8a9 	bl	200035e8 <SPI_transfer_frame>
	master_tx_frame_led = Y;
20001496:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
2000149a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
2000149c:	f645 501c 	movw	r0, #23836	; 0x5d1c
200014a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014a4:	6879      	ldr	r1, [r7, #4]
200014a6:	f002 f89f 	bl	200035e8 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
200014aa:	f645 501c 	movw	r0, #23836	; 0x5d1c
200014ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014b2:	f04f 0100 	mov.w	r1, #0
200014b6:	f002 f80f 	bl	200034d8 <SPI_clear_slave_select>

	master_tx_frame_led = end;
200014ba:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
200014be:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
200014c0:	f645 501c 	movw	r0, #23836	; 0x5d1c
200014c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014c8:	f04f 0100 	mov.w	r1, #0
200014cc:	f001 ff80 	bl	200033d0 <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200014d0:	f645 501c 	movw	r0, #23836	; 0x5d1c
200014d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014d8:	6879      	ldr	r1, [r7, #4]
200014da:	f002 f885 	bl	200035e8 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
200014de:	f645 501c 	movw	r0, #23836	; 0x5d1c
200014e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014e6:	f04f 0100 	mov.w	r1, #0
200014ea:	f001 fff5 	bl	200034d8 <SPI_clear_slave_select>
}
200014ee:	f107 0708 	add.w	r7, r7, #8
200014f2:	46bd      	mov	sp, r7
200014f4:	bd80      	pop	{r7, pc}
200014f6:	bf00      	nop

200014f8 <uart1_rx_handler>:


//UART interrupt handler for xBee module
void uart1_rx_handler( mss_uart_instance_t * this_uart) {
200014f8:	b580      	push	{r7, lr}
200014fa:	b088      	sub	sp, #32
200014fc:	af00      	add	r7, sp, #0
200014fe:	6078      	str	r0, [r7, #4]
	uint8_t receive[16] = { };
20001500:	f107 0308 	add.w	r3, r7, #8
20001504:	f04f 0200 	mov.w	r2, #0
20001508:	601a      	str	r2, [r3, #0]
2000150a:	f103 0304 	add.w	r3, r3, #4
2000150e:	f04f 0200 	mov.w	r2, #0
20001512:	601a      	str	r2, [r3, #0]
20001514:	f103 0304 	add.w	r3, r3, #4
20001518:	f04f 0200 	mov.w	r2, #0
2000151c:	601a      	str	r2, [r3, #0]
2000151e:	f103 0304 	add.w	r3, r3, #4
20001522:	f04f 0200 	mov.w	r2, #0
20001526:	601a      	str	r2, [r3, #0]
20001528:	f103 0304 	add.w	r3, r3, #4
	int rx_size =  MSS_UART_get_rx(this_uart, receive, sizeof(receive));
2000152c:	f107 0308 	add.w	r3, r7, #8
20001530:	6878      	ldr	r0, [r7, #4]
20001532:	4619      	mov	r1, r3
20001534:	f04f 0210 	mov.w	r2, #16
20001538:	f000 fafa 	bl	20001b30 <MSS_UART_get_rx>
2000153c:	4603      	mov	r3, r0
2000153e:	61bb      	str	r3, [r7, #24]
	if (rx_size) {

	}
	int type =  receive[4];
20001540:	7b3b      	ldrb	r3, [r7, #12]
20001542:	61fb      	str	r3, [r7, #28]
	if (type == 1){
20001544:	69fb      	ldr	r3, [r7, #28]
20001546:	2b01      	cmp	r3, #1
20001548:	d106      	bne.n	20001558 <uart1_rx_handler+0x60>
		printf("1\r\n");
2000154a:	f245 50ec 	movw	r0, #21996	; 0x55ec
2000154e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001552:	f002 fb25 	bl	20003ba0 <puts>
20001556:	e012      	b.n	2000157e <uart1_rx_handler+0x86>
		//HANDLE CASES FOR POWERUPS HERE
	}
	else if (type == 2) {
20001558:	69fb      	ldr	r3, [r7, #28]
2000155a:	2b02      	cmp	r3, #2
2000155c:	d106      	bne.n	2000156c <uart1_rx_handler+0x74>
		printf("2\r\n");
2000155e:	f245 50f0 	movw	r0, #22000	; 0x55f0
20001562:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001566:	f002 fb1b 	bl	20003ba0 <puts>
2000156a:	e008      	b.n	2000157e <uart1_rx_handler+0x86>
	}
	else if (type == 3) {
2000156c:	69fb      	ldr	r3, [r7, #28]
2000156e:	2b03      	cmp	r3, #3
20001570:	d105      	bne.n	2000157e <uart1_rx_handler+0x86>
		printf("3\r\n");
20001572:	f245 50f4 	movw	r0, #22004	; 0x55f4
20001576:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000157a:	f002 fb11 	bl	20003ba0 <puts>
	}
	reset();
2000157e:	f000 f857 	bl	20001630 <reset>

}
20001582:	f107 0720 	add.w	r7, r7, #32
20001586:	46bd      	mov	sp, r7
20001588:	bd80      	pop	{r7, pc}
2000158a:	bf00      	nop

2000158c <printToXBee>:
void printToXBee() {
2000158c:	b580      	push	{r7, lr}
2000158e:	b084      	sub	sp, #16
20001590:	af00      	add	r7, sp, #0
	 uint8_t health_msg[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
20001592:	f04f 0300 	mov.w	r3, #0
20001596:	713b      	strb	r3, [r7, #4]
20001598:	f04f 0300 	mov.w	r3, #0
2000159c:	717b      	strb	r3, [r7, #5]
2000159e:	f04f 0300 	mov.w	r3, #0
200015a2:	71bb      	strb	r3, [r7, #6]
200015a4:	f04f 0300 	mov.w	r3, #0
200015a8:	71fb      	strb	r3, [r7, #7]
200015aa:	f04f 0300 	mov.w	r3, #0
200015ae:	723b      	strb	r3, [r7, #8]
200015b0:	f04f 0300 	mov.w	r3, #0
200015b4:	727b      	strb	r3, [r7, #9]
200015b6:	f04f 0300 	mov.w	r3, #0
200015ba:	72bb      	strb	r3, [r7, #10]
200015bc:	f04f 0300 	mov.w	r3, #0
200015c0:	72fb      	strb	r3, [r7, #11]
200015c2:	f04f 0300 	mov.w	r3, #0
200015c6:	733b      	strb	r3, [r7, #12]
200015c8:	f04f 0300 	mov.w	r3, #0
200015cc:	737b      	strb	r3, [r7, #13]
	 health_msg[4] = myTank.health;
200015ce:	f645 5384 	movw	r3, #23940	; 0x5d84
200015d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015d6:	685b      	ldr	r3, [r3, #4]
200015d8:	b2db      	uxtb	r3, r3
200015da:	723b      	strb	r3, [r7, #8]
	 MSS_UART_polled_tx(&g_mss_uart1, health_msg, sizeof(health_msg) );
200015dc:	f107 0304 	add.w	r3, r7, #4
200015e0:	f645 5090 	movw	r0, #23952	; 0x5d90
200015e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015e8:	4619      	mov	r1, r3
200015ea:	f04f 020a 	mov.w	r2, #10
200015ee:	f000 fa2d 	bl	20001a4c <MSS_UART_polled_tx>
}
200015f2:	f107 0710 	add.w	r7, r7, #16
200015f6:	46bd      	mov	sp, r7
200015f8:	bd80      	pop	{r7, pc}
200015fa:	bf00      	nop

200015fc <delay>:

//Delay function for delaying stuff
void delay(int time) {
200015fc:	b480      	push	{r7}
200015fe:	b085      	sub	sp, #20
20001600:	af00      	add	r7, sp, #0
20001602:	6078      	str	r0, [r7, #4]

	volatile int dC; //delayCounter
	int temp = 0;
20001604:	f04f 0300 	mov.w	r3, #0
20001608:	60fb      	str	r3, [r7, #12]

	for ( dC = 0; dC < time; dC++ ){
2000160a:	f04f 0300 	mov.w	r3, #0
2000160e:	60bb      	str	r3, [r7, #8]
20001610:	e005      	b.n	2000161e <delay+0x22>
		temp = dC;
20001612:	68bb      	ldr	r3, [r7, #8]
20001614:	60fb      	str	r3, [r7, #12]
void delay(int time) {

	volatile int dC; //delayCounter
	int temp = 0;

	for ( dC = 0; dC < time; dC++ ){
20001616:	68bb      	ldr	r3, [r7, #8]
20001618:	f103 0301 	add.w	r3, r3, #1
2000161c:	60bb      	str	r3, [r7, #8]
2000161e:	68ba      	ldr	r2, [r7, #8]
20001620:	687b      	ldr	r3, [r7, #4]
20001622:	429a      	cmp	r2, r3
20001624:	dbf5      	blt.n	20001612 <delay+0x16>
		temp = dC;
	}
}
20001626:	f107 0714 	add.w	r7, r7, #20
2000162a:	46bd      	mov	sp, r7
2000162c:	bc80      	pop	{r7}
2000162e:	4770      	bx	lr

20001630 <reset>:

void reset() {
20001630:	b580      	push	{r7, lr}
20001632:	af00      	add	r7, sp, #0
	myTank.health = myTank.MAX_HEALTH;
20001634:	f645 5384 	movw	r3, #23940	; 0x5d84
20001638:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000163c:	681a      	ldr	r2, [r3, #0]
2000163e:	f645 5384 	movw	r3, #23940	; 0x5d84
20001642:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001646:	605a      	str	r2, [r3, #4]
	greenLED();
20001648:	f7ff fd70 	bl	2000112c <greenLED>
	printToXBee();
2000164c:	f7ff ff9e 	bl	2000158c <printToXBee>

}
20001650:	bd80      	pop	{r7, pc}
20001652:	bf00      	nop

20001654 <getHit>:
void getHit( ) {
20001654:	b580      	push	{r7, lr}
20001656:	af00      	add	r7, sp, #0

    if (myTank.health == 0) {
20001658:	f645 5384 	movw	r3, #23940	; 0x5d84
2000165c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001660:	685b      	ldr	r3, [r3, #4]
20001662:	2b00      	cmp	r3, #0
20001664:	d00e      	beq.n	20001684 <getHit+0x30>
    	return;
    }

    myTank.health = myTank.health - 5;
20001666:	f645 5384 	movw	r3, #23940	; 0x5d84
2000166a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000166e:	685b      	ldr	r3, [r3, #4]
20001670:	f1a3 0205 	sub.w	r2, r3, #5
20001674:	f645 5384 	movw	r3, #23940	; 0x5d84
20001678:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000167c:	605a      	str	r2, [r3, #4]
	printToXBee();
2000167e:	f7ff ff85 	bl	2000158c <printToXBee>
20001682:	e000      	b.n	20001686 <getHit+0x32>

}
void getHit( ) {

    if (myTank.health == 0) {
    	return;
20001684:	bf00      	nop
    }

    myTank.health = myTank.health - 5;
	printToXBee();
}
20001686:	bd80      	pop	{r7, pc}

20001688 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20001688:	b480      	push	{r7}
2000168a:	b083      	sub	sp, #12
2000168c:	af00      	add	r7, sp, #0
2000168e:	6078      	str	r0, [r7, #4]
    return -1;
20001690:	f04f 33ff 	mov.w	r3, #4294967295
}
20001694:	4618      	mov	r0, r3
20001696:	f107 070c 	add.w	r7, r7, #12
2000169a:	46bd      	mov	sp, r7
2000169c:	bc80      	pop	{r7}
2000169e:	4770      	bx	lr

200016a0 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
200016a0:	b480      	push	{r7}
200016a2:	b083      	sub	sp, #12
200016a4:	af00      	add	r7, sp, #0
200016a6:	6078      	str	r0, [r7, #4]
200016a8:	e7fe      	b.n	200016a8 <_exit+0x8>
200016aa:	bf00      	nop

200016ac <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
200016ac:	b480      	push	{r7}
200016ae:	b083      	sub	sp, #12
200016b0:	af00      	add	r7, sp, #0
200016b2:	6078      	str	r0, [r7, #4]
200016b4:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
200016b6:	683b      	ldr	r3, [r7, #0]
200016b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
200016bc:	605a      	str	r2, [r3, #4]
    return 0;
200016be:	f04f 0300 	mov.w	r3, #0
}
200016c2:	4618      	mov	r0, r3
200016c4:	f107 070c 	add.w	r7, r7, #12
200016c8:	46bd      	mov	sp, r7
200016ca:	bc80      	pop	{r7}
200016cc:	4770      	bx	lr
200016ce:	bf00      	nop

200016d0 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
200016d0:	b480      	push	{r7}
200016d2:	b083      	sub	sp, #12
200016d4:	af00      	add	r7, sp, #0
200016d6:	6078      	str	r0, [r7, #4]
    return 1;
200016d8:	f04f 0301 	mov.w	r3, #1
}
200016dc:	4618      	mov	r0, r3
200016de:	f107 070c 	add.w	r7, r7, #12
200016e2:	46bd      	mov	sp, r7
200016e4:	bc80      	pop	{r7}
200016e6:	4770      	bx	lr

200016e8 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
200016e8:	b480      	push	{r7}
200016ea:	b085      	sub	sp, #20
200016ec:	af00      	add	r7, sp, #0
200016ee:	60f8      	str	r0, [r7, #12]
200016f0:	60b9      	str	r1, [r7, #8]
200016f2:	607a      	str	r2, [r7, #4]
    return 0;
200016f4:	f04f 0300 	mov.w	r3, #0
}
200016f8:	4618      	mov	r0, r3
200016fa:	f107 0714 	add.w	r7, r7, #20
200016fe:	46bd      	mov	sp, r7
20001700:	bc80      	pop	{r7}
20001702:	4770      	bx	lr

20001704 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20001704:	b480      	push	{r7}
20001706:	b085      	sub	sp, #20
20001708:	af00      	add	r7, sp, #0
2000170a:	60f8      	str	r0, [r7, #12]
2000170c:	60b9      	str	r1, [r7, #8]
2000170e:	607a      	str	r2, [r7, #4]
    return 0;
20001710:	f04f 0300 	mov.w	r3, #0
}
20001714:	4618      	mov	r0, r3
20001716:	f107 0714 	add.w	r7, r7, #20
2000171a:	46bd      	mov	sp, r7
2000171c:	bc80      	pop	{r7}
2000171e:	4770      	bx	lr

20001720 <_write_r>:
 * all files, including stdout—so if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001720:	b480      	push	{r7}
20001722:	b085      	sub	sp, #20
20001724:	af00      	add	r7, sp, #0
20001726:	60f8      	str	r0, [r7, #12]
20001728:	60b9      	str	r1, [r7, #8]
2000172a:	607a      	str	r2, [r7, #4]
2000172c:	603b      	str	r3, [r7, #0]
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
2000172e:	f04f 0300 	mov.w	r3, #0
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001732:	4618      	mov	r0, r3
20001734:	f107 0714 	add.w	r7, r7, #20
20001738:	46bd      	mov	sp, r7
2000173a:	bc80      	pop	{r7}
2000173c:	4770      	bx	lr
2000173e:	bf00      	nop

20001740 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20001740:	b580      	push	{r7, lr}
20001742:	b084      	sub	sp, #16
20001744:	af00      	add	r7, sp, #0
20001746:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001748:	f645 43e4 	movw	r3, #23780	; 0x5ce4
2000174c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001750:	681b      	ldr	r3, [r3, #0]
20001752:	2b00      	cmp	r3, #0
20001754:	d108      	bne.n	20001768 <_sbrk+0x28>
    {
      heap_end = &_end;
20001756:	f645 43e4 	movw	r3, #23780	; 0x5ce4
2000175a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000175e:	f645 62f0 	movw	r2, #24304	; 0x5ef0
20001762:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001766:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001768:	f645 43e4 	movw	r3, #23780	; 0x5ce4
2000176c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001770:	681b      	ldr	r3, [r3, #0]
20001772:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20001774:	f3ef 8308 	mrs	r3, MSP
20001778:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
2000177a:	f645 43e4 	movw	r3, #23780	; 0x5ce4
2000177e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001782:	681a      	ldr	r2, [r3, #0]
20001784:	687b      	ldr	r3, [r7, #4]
20001786:	441a      	add	r2, r3
20001788:	68fb      	ldr	r3, [r7, #12]
2000178a:	429a      	cmp	r2, r3
2000178c:	d90f      	bls.n	200017ae <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
2000178e:	f04f 0000 	mov.w	r0, #0
20001792:	f04f 0101 	mov.w	r1, #1
20001796:	f245 52f8 	movw	r2, #22008	; 0x55f8
2000179a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000179e:	f04f 0319 	mov.w	r3, #25
200017a2:	f7ff ffbd 	bl	20001720 <_write_r>
      _exit (1);
200017a6:	f04f 0001 	mov.w	r0, #1
200017aa:	f7ff ff79 	bl	200016a0 <_exit>
    }
  
    heap_end += incr;
200017ae:	f645 43e4 	movw	r3, #23780	; 0x5ce4
200017b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017b6:	681a      	ldr	r2, [r3, #0]
200017b8:	687b      	ldr	r3, [r7, #4]
200017ba:	441a      	add	r2, r3
200017bc:	f645 43e4 	movw	r3, #23780	; 0x5ce4
200017c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017c4:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
200017c6:	68bb      	ldr	r3, [r7, #8]
}
200017c8:	4618      	mov	r0, r3
200017ca:	f107 0710 	add.w	r7, r7, #16
200017ce:	46bd      	mov	sp, r7
200017d0:	bd80      	pop	{r7, pc}
200017d2:	bf00      	nop

200017d4 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200017d4:	b480      	push	{r7}
200017d6:	b083      	sub	sp, #12
200017d8:	af00      	add	r7, sp, #0
200017da:	4603      	mov	r3, r0
200017dc:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200017de:	f24e 1300 	movw	r3, #57600	; 0xe100
200017e2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200017e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200017ea:	ea4f 1252 	mov.w	r2, r2, lsr #5
200017ee:	88f9      	ldrh	r1, [r7, #6]
200017f0:	f001 011f 	and.w	r1, r1, #31
200017f4:	f04f 0001 	mov.w	r0, #1
200017f8:	fa00 f101 	lsl.w	r1, r0, r1
200017fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001800:	f107 070c 	add.w	r7, r7, #12
20001804:	46bd      	mov	sp, r7
20001806:	bc80      	pop	{r7}
20001808:	4770      	bx	lr
2000180a:	bf00      	nop

2000180c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000180c:	b480      	push	{r7}
2000180e:	b083      	sub	sp, #12
20001810:	af00      	add	r7, sp, #0
20001812:	4603      	mov	r3, r0
20001814:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001816:	f24e 1300 	movw	r3, #57600	; 0xe100
2000181a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000181e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001822:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001826:	88f9      	ldrh	r1, [r7, #6]
20001828:	f001 011f 	and.w	r1, r1, #31
2000182c:	f04f 0001 	mov.w	r0, #1
20001830:	fa00 f101 	lsl.w	r1, r0, r1
20001834:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001838:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000183c:	f107 070c 	add.w	r7, r7, #12
20001840:	46bd      	mov	sp, r7
20001842:	bc80      	pop	{r7}
20001844:	4770      	bx	lr
20001846:	bf00      	nop

20001848 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001848:	b580      	push	{r7, lr}
2000184a:	b088      	sub	sp, #32
2000184c:	af00      	add	r7, sp, #0
2000184e:	60f8      	str	r0, [r7, #12]
20001850:	60b9      	str	r1, [r7, #8]
20001852:	4613      	mov	r3, r2
20001854:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20001856:	f04f 0301 	mov.w	r3, #1
2000185a:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
2000185c:	f04f 0300 	mov.w	r3, #0
20001860:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001862:	68fa      	ldr	r2, [r7, #12]
20001864:	f645 53b8 	movw	r3, #23992	; 0x5db8
20001868:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000186c:	429a      	cmp	r2, r3
2000186e:	d007      	beq.n	20001880 <MSS_UART_init+0x38>
20001870:	68fa      	ldr	r2, [r7, #12]
20001872:	f645 5390 	movw	r3, #23952	; 0x5d90
20001876:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000187a:	429a      	cmp	r2, r3
2000187c:	d000      	beq.n	20001880 <MSS_UART_init+0x38>
2000187e:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001880:	68bb      	ldr	r3, [r7, #8]
20001882:	2b00      	cmp	r3, #0
20001884:	d100      	bne.n	20001888 <MSS_UART_init+0x40>
20001886:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001888:	f001 ff44 	bl	20003714 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
2000188c:	68fa      	ldr	r2, [r7, #12]
2000188e:	f645 53b8 	movw	r3, #23992	; 0x5db8
20001892:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001896:	429a      	cmp	r2, r3
20001898:	d12e      	bne.n	200018f8 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
2000189a:	68fb      	ldr	r3, [r7, #12]
2000189c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
200018a0:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
200018a2:	68fb      	ldr	r3, [r7, #12]
200018a4:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
200018a8:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
200018aa:	68fb      	ldr	r3, [r7, #12]
200018ac:	f04f 020a 	mov.w	r2, #10
200018b0:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
200018b2:	f245 73cc 	movw	r3, #22476	; 0x57cc
200018b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018ba:	681b      	ldr	r3, [r3, #0]
200018bc:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
200018be:	f242 0300 	movw	r3, #8192	; 0x2000
200018c2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200018c6:	f242 0200 	movw	r2, #8192	; 0x2000
200018ca:	f2ce 0204 	movt	r2, #57348	; 0xe004
200018ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
200018d0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200018d4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
200018d6:	f04f 000a 	mov.w	r0, #10
200018da:	f7ff ff97 	bl	2000180c <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
200018de:	f242 0300 	movw	r3, #8192	; 0x2000
200018e2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200018e6:	f242 0200 	movw	r2, #8192	; 0x2000
200018ea:	f2ce 0204 	movt	r2, #57348	; 0xe004
200018ee:	6b12      	ldr	r2, [r2, #48]	; 0x30
200018f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200018f4:	631a      	str	r2, [r3, #48]	; 0x30
200018f6:	e031      	b.n	2000195c <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
200018f8:	68fa      	ldr	r2, [r7, #12]
200018fa:	f240 0300 	movw	r3, #0
200018fe:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001902:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001904:	68fa      	ldr	r2, [r7, #12]
20001906:	f240 0300 	movw	r3, #0
2000190a:	f2c4 2320 	movt	r3, #16928	; 0x4220
2000190e:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20001910:	68fb      	ldr	r3, [r7, #12]
20001912:	f04f 020b 	mov.w	r2, #11
20001916:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20001918:	f245 73d0 	movw	r3, #22480	; 0x57d0
2000191c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001920:	681b      	ldr	r3, [r3, #0]
20001922:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001924:	f242 0300 	movw	r3, #8192	; 0x2000
20001928:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000192c:	f242 0200 	movw	r2, #8192	; 0x2000
20001930:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001934:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001936:	f442 7280 	orr.w	r2, r2, #256	; 0x100
2000193a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
2000193c:	f04f 000b 	mov.w	r0, #11
20001940:	f7ff ff64 	bl	2000180c <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001944:	f242 0300 	movw	r3, #8192	; 0x2000
20001948:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000194c:	f242 0200 	movw	r2, #8192	; 0x2000
20001950:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001954:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001956:	f422 7280 	bic.w	r2, r2, #256	; 0x100
2000195a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
2000195c:	68fb      	ldr	r3, [r7, #12]
2000195e:	681b      	ldr	r3, [r3, #0]
20001960:	f04f 0200 	mov.w	r2, #0
20001964:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001966:	68bb      	ldr	r3, [r7, #8]
20001968:	2b00      	cmp	r3, #0
2000196a:	d021      	beq.n	200019b0 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
2000196c:	69ba      	ldr	r2, [r7, #24]
2000196e:	68bb      	ldr	r3, [r7, #8]
20001970:	fbb2 f3f3 	udiv	r3, r2, r3
20001974:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20001976:	69fb      	ldr	r3, [r7, #28]
20001978:	f003 0308 	and.w	r3, r3, #8
2000197c:	2b00      	cmp	r3, #0
2000197e:	d006      	beq.n	2000198e <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001980:	69fb      	ldr	r3, [r7, #28]
20001982:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001986:	f103 0301 	add.w	r3, r3, #1
2000198a:	61fb      	str	r3, [r7, #28]
2000198c:	e003      	b.n	20001996 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
2000198e:	69fb      	ldr	r3, [r7, #28]
20001990:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001994:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001996:	69fa      	ldr	r2, [r7, #28]
20001998:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000199c:	429a      	cmp	r2, r3
2000199e:	d900      	bls.n	200019a2 <MSS_UART_init+0x15a>
200019a0:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
200019a2:	69fa      	ldr	r2, [r7, #28]
200019a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
200019a8:	429a      	cmp	r2, r3
200019aa:	d801      	bhi.n	200019b0 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
200019ac:	69fb      	ldr	r3, [r7, #28]
200019ae:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
200019b0:	68fb      	ldr	r3, [r7, #12]
200019b2:	685b      	ldr	r3, [r3, #4]
200019b4:	f04f 0201 	mov.w	r2, #1
200019b8:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
200019bc:	68fb      	ldr	r3, [r7, #12]
200019be:	681b      	ldr	r3, [r3, #0]
200019c0:	8afa      	ldrh	r2, [r7, #22]
200019c2:	ea4f 2212 	mov.w	r2, r2, lsr #8
200019c6:	b292      	uxth	r2, r2
200019c8:	b2d2      	uxtb	r2, r2
200019ca:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
200019cc:	68fb      	ldr	r3, [r7, #12]
200019ce:	681b      	ldr	r3, [r3, #0]
200019d0:	8afa      	ldrh	r2, [r7, #22]
200019d2:	b2d2      	uxtb	r2, r2
200019d4:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
200019d6:	68fb      	ldr	r3, [r7, #12]
200019d8:	685b      	ldr	r3, [r3, #4]
200019da:	f04f 0200 	mov.w	r2, #0
200019de:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
200019e2:	68fb      	ldr	r3, [r7, #12]
200019e4:	681b      	ldr	r3, [r3, #0]
200019e6:	79fa      	ldrb	r2, [r7, #7]
200019e8:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
200019ea:	68fb      	ldr	r3, [r7, #12]
200019ec:	681b      	ldr	r3, [r3, #0]
200019ee:	f04f 020e 	mov.w	r2, #14
200019f2:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
200019f4:	68fb      	ldr	r3, [r7, #12]
200019f6:	685b      	ldr	r3, [r3, #4]
200019f8:	f04f 0200 	mov.w	r2, #0
200019fc:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001a00:	68fb      	ldr	r3, [r7, #12]
20001a02:	f04f 0200 	mov.w	r2, #0
20001a06:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001a08:	68fb      	ldr	r3, [r7, #12]
20001a0a:	f04f 0200 	mov.w	r2, #0
20001a0e:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20001a10:	68fb      	ldr	r3, [r7, #12]
20001a12:	f04f 0200 	mov.w	r2, #0
20001a16:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001a18:	68fb      	ldr	r3, [r7, #12]
20001a1a:	f04f 0200 	mov.w	r2, #0
20001a1e:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20001a20:	68fa      	ldr	r2, [r7, #12]
20001a22:	f641 5329 	movw	r3, #7465	; 0x1d29
20001a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a2a:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001a2c:	68fb      	ldr	r3, [r7, #12]
20001a2e:	f04f 0200 	mov.w	r2, #0
20001a32:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001a34:	68fb      	ldr	r3, [r7, #12]
20001a36:	f04f 0200 	mov.w	r2, #0
20001a3a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001a3c:	68fb      	ldr	r3, [r7, #12]
20001a3e:	f04f 0200 	mov.w	r2, #0
20001a42:	729a      	strb	r2, [r3, #10]
}
20001a44:	f107 0720 	add.w	r7, r7, #32
20001a48:	46bd      	mov	sp, r7
20001a4a:	bd80      	pop	{r7, pc}

20001a4c <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001a4c:	b480      	push	{r7}
20001a4e:	b089      	sub	sp, #36	; 0x24
20001a50:	af00      	add	r7, sp, #0
20001a52:	60f8      	str	r0, [r7, #12]
20001a54:	60b9      	str	r1, [r7, #8]
20001a56:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20001a58:	f04f 0300 	mov.w	r3, #0
20001a5c:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001a5e:	68fa      	ldr	r2, [r7, #12]
20001a60:	f645 53b8 	movw	r3, #23992	; 0x5db8
20001a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a68:	429a      	cmp	r2, r3
20001a6a:	d007      	beq.n	20001a7c <MSS_UART_polled_tx+0x30>
20001a6c:	68fa      	ldr	r2, [r7, #12]
20001a6e:	f645 5390 	movw	r3, #23952	; 0x5d90
20001a72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a76:	429a      	cmp	r2, r3
20001a78:	d000      	beq.n	20001a7c <MSS_UART_polled_tx+0x30>
20001a7a:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001a7c:	68bb      	ldr	r3, [r7, #8]
20001a7e:	2b00      	cmp	r3, #0
20001a80:	d100      	bne.n	20001a84 <MSS_UART_polled_tx+0x38>
20001a82:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001a84:	687b      	ldr	r3, [r7, #4]
20001a86:	2b00      	cmp	r3, #0
20001a88:	d100      	bne.n	20001a8c <MSS_UART_polled_tx+0x40>
20001a8a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001a8c:	68fa      	ldr	r2, [r7, #12]
20001a8e:	f645 53b8 	movw	r3, #23992	; 0x5db8
20001a92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a96:	429a      	cmp	r2, r3
20001a98:	d006      	beq.n	20001aa8 <MSS_UART_polled_tx+0x5c>
20001a9a:	68fa      	ldr	r2, [r7, #12]
20001a9c:	f645 5390 	movw	r3, #23952	; 0x5d90
20001aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001aa4:	429a      	cmp	r2, r3
20001aa6:	d13d      	bne.n	20001b24 <MSS_UART_polled_tx+0xd8>
20001aa8:	68bb      	ldr	r3, [r7, #8]
20001aaa:	2b00      	cmp	r3, #0
20001aac:	d03a      	beq.n	20001b24 <MSS_UART_polled_tx+0xd8>
20001aae:	687b      	ldr	r3, [r7, #4]
20001ab0:	2b00      	cmp	r3, #0
20001ab2:	d037      	beq.n	20001b24 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001ab4:	68fb      	ldr	r3, [r7, #12]
20001ab6:	681b      	ldr	r3, [r3, #0]
20001ab8:	7d1b      	ldrb	r3, [r3, #20]
20001aba:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20001abc:	68fb      	ldr	r3, [r7, #12]
20001abe:	7a9a      	ldrb	r2, [r3, #10]
20001ac0:	7efb      	ldrb	r3, [r7, #27]
20001ac2:	ea42 0303 	orr.w	r3, r2, r3
20001ac6:	b2da      	uxtb	r2, r3
20001ac8:	68fb      	ldr	r3, [r7, #12]
20001aca:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20001acc:	7efb      	ldrb	r3, [r7, #27]
20001ace:	f003 0320 	and.w	r3, r3, #32
20001ad2:	2b00      	cmp	r3, #0
20001ad4:	d023      	beq.n	20001b1e <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20001ad6:	f04f 0310 	mov.w	r3, #16
20001ada:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001adc:	687b      	ldr	r3, [r7, #4]
20001ade:	2b0f      	cmp	r3, #15
20001ae0:	d801      	bhi.n	20001ae6 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20001ae2:	687b      	ldr	r3, [r7, #4]
20001ae4:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001ae6:	f04f 0300 	mov.w	r3, #0
20001aea:	617b      	str	r3, [r7, #20]
20001aec:	e00e      	b.n	20001b0c <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001aee:	68fb      	ldr	r3, [r7, #12]
20001af0:	681b      	ldr	r3, [r3, #0]
20001af2:	68b9      	ldr	r1, [r7, #8]
20001af4:	693a      	ldr	r2, [r7, #16]
20001af6:	440a      	add	r2, r1
20001af8:	7812      	ldrb	r2, [r2, #0]
20001afa:	701a      	strb	r2, [r3, #0]
20001afc:	693b      	ldr	r3, [r7, #16]
20001afe:	f103 0301 	add.w	r3, r3, #1
20001b02:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001b04:	697b      	ldr	r3, [r7, #20]
20001b06:	f103 0301 	add.w	r3, r3, #1
20001b0a:	617b      	str	r3, [r7, #20]
20001b0c:	697a      	ldr	r2, [r7, #20]
20001b0e:	69fb      	ldr	r3, [r7, #28]
20001b10:	429a      	cmp	r2, r3
20001b12:	d3ec      	bcc.n	20001aee <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20001b14:	687a      	ldr	r2, [r7, #4]
20001b16:	697b      	ldr	r3, [r7, #20]
20001b18:	ebc3 0302 	rsb	r3, r3, r2
20001b1c:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20001b1e:	687b      	ldr	r3, [r7, #4]
20001b20:	2b00      	cmp	r3, #0
20001b22:	d1c7      	bne.n	20001ab4 <MSS_UART_polled_tx+0x68>
    }
}
20001b24:	f107 0724 	add.w	r7, r7, #36	; 0x24
20001b28:	46bd      	mov	sp, r7
20001b2a:	bc80      	pop	{r7}
20001b2c:	4770      	bx	lr
20001b2e:	bf00      	nop

20001b30 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20001b30:	b480      	push	{r7}
20001b32:	b087      	sub	sp, #28
20001b34:	af00      	add	r7, sp, #0
20001b36:	60f8      	str	r0, [r7, #12]
20001b38:	60b9      	str	r1, [r7, #8]
20001b3a:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
20001b3c:	f04f 0300 	mov.w	r3, #0
20001b40:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
20001b42:	f04f 0300 	mov.w	r3, #0
20001b46:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001b48:	68fa      	ldr	r2, [r7, #12]
20001b4a:	f645 53b8 	movw	r3, #23992	; 0x5db8
20001b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b52:	429a      	cmp	r2, r3
20001b54:	d007      	beq.n	20001b66 <MSS_UART_get_rx+0x36>
20001b56:	68fa      	ldr	r2, [r7, #12]
20001b58:	f645 5390 	movw	r3, #23952	; 0x5d90
20001b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b60:	429a      	cmp	r2, r3
20001b62:	d000      	beq.n	20001b66 <MSS_UART_get_rx+0x36>
20001b64:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20001b66:	68bb      	ldr	r3, [r7, #8]
20001b68:	2b00      	cmp	r3, #0
20001b6a:	d100      	bne.n	20001b6e <MSS_UART_get_rx+0x3e>
20001b6c:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20001b6e:	687b      	ldr	r3, [r7, #4]
20001b70:	2b00      	cmp	r3, #0
20001b72:	d100      	bne.n	20001b76 <MSS_UART_get_rx+0x46>
20001b74:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001b76:	68fa      	ldr	r2, [r7, #12]
20001b78:	f645 53b8 	movw	r3, #23992	; 0x5db8
20001b7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b80:	429a      	cmp	r2, r3
20001b82:	d006      	beq.n	20001b92 <MSS_UART_get_rx+0x62>
20001b84:	68fa      	ldr	r2, [r7, #12]
20001b86:	f645 5390 	movw	r3, #23952	; 0x5d90
20001b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b8e:	429a      	cmp	r2, r3
20001b90:	d134      	bne.n	20001bfc <MSS_UART_get_rx+0xcc>
20001b92:	68bb      	ldr	r3, [r7, #8]
20001b94:	2b00      	cmp	r3, #0
20001b96:	d031      	beq.n	20001bfc <MSS_UART_get_rx+0xcc>
20001b98:	687b      	ldr	r3, [r7, #4]
20001b9a:	2b00      	cmp	r3, #0
20001b9c:	d02e      	beq.n	20001bfc <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20001b9e:	68fb      	ldr	r3, [r7, #12]
20001ba0:	681b      	ldr	r3, [r3, #0]
20001ba2:	7d1b      	ldrb	r3, [r3, #20]
20001ba4:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20001ba6:	68fb      	ldr	r3, [r7, #12]
20001ba8:	7a9a      	ldrb	r2, [r3, #10]
20001baa:	7dfb      	ldrb	r3, [r7, #23]
20001bac:	ea42 0303 	orr.w	r3, r2, r3
20001bb0:	b2da      	uxtb	r2, r3
20001bb2:	68fb      	ldr	r3, [r7, #12]
20001bb4:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001bb6:	e017      	b.n	20001be8 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20001bb8:	68ba      	ldr	r2, [r7, #8]
20001bba:	693b      	ldr	r3, [r7, #16]
20001bbc:	4413      	add	r3, r2
20001bbe:	68fa      	ldr	r2, [r7, #12]
20001bc0:	6812      	ldr	r2, [r2, #0]
20001bc2:	7812      	ldrb	r2, [r2, #0]
20001bc4:	b2d2      	uxtb	r2, r2
20001bc6:	701a      	strb	r2, [r3, #0]
            ++rx_size;
20001bc8:	693b      	ldr	r3, [r7, #16]
20001bca:	f103 0301 	add.w	r3, r3, #1
20001bce:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
20001bd0:	68fb      	ldr	r3, [r7, #12]
20001bd2:	681b      	ldr	r3, [r3, #0]
20001bd4:	7d1b      	ldrb	r3, [r3, #20]
20001bd6:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
20001bd8:	68fb      	ldr	r3, [r7, #12]
20001bda:	7a9a      	ldrb	r2, [r3, #10]
20001bdc:	7dfb      	ldrb	r3, [r7, #23]
20001bde:	ea42 0303 	orr.w	r3, r2, r3
20001be2:	b2da      	uxtb	r2, r3
20001be4:	68fb      	ldr	r3, [r7, #12]
20001be6:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001be8:	7dfb      	ldrb	r3, [r7, #23]
20001bea:	f003 0301 	and.w	r3, r3, #1
20001bee:	b2db      	uxtb	r3, r3
20001bf0:	2b00      	cmp	r3, #0
20001bf2:	d003      	beq.n	20001bfc <MSS_UART_get_rx+0xcc>
20001bf4:	693a      	ldr	r2, [r7, #16]
20001bf6:	687b      	ldr	r3, [r7, #4]
20001bf8:	429a      	cmp	r2, r3
20001bfa:	d3dd      	bcc.n	20001bb8 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
20001bfc:	693b      	ldr	r3, [r7, #16]
}
20001bfe:	4618      	mov	r0, r3
20001c00:	f107 071c 	add.w	r7, r7, #28
20001c04:	46bd      	mov	sp, r7
20001c06:	bc80      	pop	{r7}
20001c08:	4770      	bx	lr
20001c0a:	bf00      	nop

20001c0c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001c0c:	b580      	push	{r7, lr}
20001c0e:	b084      	sub	sp, #16
20001c10:	af00      	add	r7, sp, #0
20001c12:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001c14:	687a      	ldr	r2, [r7, #4]
20001c16:	f645 53b8 	movw	r3, #23992	; 0x5db8
20001c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c1e:	429a      	cmp	r2, r3
20001c20:	d007      	beq.n	20001c32 <MSS_UART_isr+0x26>
20001c22:	687a      	ldr	r2, [r7, #4]
20001c24:	f645 5390 	movw	r3, #23952	; 0x5d90
20001c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c2c:	429a      	cmp	r2, r3
20001c2e:	d000      	beq.n	20001c32 <MSS_UART_isr+0x26>
20001c30:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001c32:	687a      	ldr	r2, [r7, #4]
20001c34:	f645 53b8 	movw	r3, #23992	; 0x5db8
20001c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c3c:	429a      	cmp	r2, r3
20001c3e:	d006      	beq.n	20001c4e <MSS_UART_isr+0x42>
20001c40:	687a      	ldr	r2, [r7, #4]
20001c42:	f645 5390 	movw	r3, #23952	; 0x5d90
20001c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c4a:	429a      	cmp	r2, r3
20001c4c:	d167      	bne.n	20001d1e <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001c4e:	687b      	ldr	r3, [r7, #4]
20001c50:	681b      	ldr	r3, [r3, #0]
20001c52:	7a1b      	ldrb	r3, [r3, #8]
20001c54:	b2db      	uxtb	r3, r3
20001c56:	f003 030f 	and.w	r3, r3, #15
20001c5a:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20001c5c:	7bfb      	ldrb	r3, [r7, #15]
20001c5e:	2b0c      	cmp	r3, #12
20001c60:	d854      	bhi.n	20001d0c <MSS_UART_isr+0x100>
20001c62:	a201      	add	r2, pc, #4	; (adr r2, 20001c68 <MSS_UART_isr+0x5c>)
20001c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001c68:	20001c9d 	.word	0x20001c9d
20001c6c:	20001d0d 	.word	0x20001d0d
20001c70:	20001cb9 	.word	0x20001cb9
20001c74:	20001d0d 	.word	0x20001d0d
20001c78:	20001cd5 	.word	0x20001cd5
20001c7c:	20001d0d 	.word	0x20001d0d
20001c80:	20001cf1 	.word	0x20001cf1
20001c84:	20001d0d 	.word	0x20001d0d
20001c88:	20001d0d 	.word	0x20001d0d
20001c8c:	20001d0d 	.word	0x20001d0d
20001c90:	20001d0d 	.word	0x20001d0d
20001c94:	20001d0d 	.word	0x20001d0d
20001c98:	20001cd5 	.word	0x20001cd5
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001c9c:	687b      	ldr	r3, [r7, #4]
20001c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001ca0:	2b00      	cmp	r3, #0
20001ca2:	d100      	bne.n	20001ca6 <MSS_UART_isr+0x9a>
20001ca4:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20001ca6:	687b      	ldr	r3, [r7, #4]
20001ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001caa:	2b00      	cmp	r3, #0
20001cac:	d030      	beq.n	20001d10 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001cae:	687b      	ldr	r3, [r7, #4]
20001cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001cb2:	6878      	ldr	r0, [r7, #4]
20001cb4:	4798      	blx	r3
                }
            }
            break;
20001cb6:	e032      	b.n	20001d1e <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20001cb8:	687b      	ldr	r3, [r7, #4]
20001cba:	6a1b      	ldr	r3, [r3, #32]
20001cbc:	2b00      	cmp	r3, #0
20001cbe:	d100      	bne.n	20001cc2 <MSS_UART_isr+0xb6>
20001cc0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20001cc2:	687b      	ldr	r3, [r7, #4]
20001cc4:	6a1b      	ldr	r3, [r3, #32]
20001cc6:	2b00      	cmp	r3, #0
20001cc8:	d024      	beq.n	20001d14 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20001cca:	687b      	ldr	r3, [r7, #4]
20001ccc:	6a1b      	ldr	r3, [r3, #32]
20001cce:	6878      	ldr	r0, [r7, #4]
20001cd0:	4798      	blx	r3
                }
            }
            break;
20001cd2:	e024      	b.n	20001d1e <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001cd4:	687b      	ldr	r3, [r7, #4]
20001cd6:	69db      	ldr	r3, [r3, #28]
20001cd8:	2b00      	cmp	r3, #0
20001cda:	d100      	bne.n	20001cde <MSS_UART_isr+0xd2>
20001cdc:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20001cde:	687b      	ldr	r3, [r7, #4]
20001ce0:	69db      	ldr	r3, [r3, #28]
20001ce2:	2b00      	cmp	r3, #0
20001ce4:	d018      	beq.n	20001d18 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20001ce6:	687b      	ldr	r3, [r7, #4]
20001ce8:	69db      	ldr	r3, [r3, #28]
20001cea:	6878      	ldr	r0, [r7, #4]
20001cec:	4798      	blx	r3
                }
            }
            break;
20001cee:	e016      	b.n	20001d1e <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001cf0:	687b      	ldr	r3, [r7, #4]
20001cf2:	699b      	ldr	r3, [r3, #24]
20001cf4:	2b00      	cmp	r3, #0
20001cf6:	d100      	bne.n	20001cfa <MSS_UART_isr+0xee>
20001cf8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20001cfa:	687b      	ldr	r3, [r7, #4]
20001cfc:	699b      	ldr	r3, [r3, #24]
20001cfe:	2b00      	cmp	r3, #0
20001d00:	d00c      	beq.n	20001d1c <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20001d02:	687b      	ldr	r3, [r7, #4]
20001d04:	699b      	ldr	r3, [r3, #24]
20001d06:	6878      	ldr	r0, [r7, #4]
20001d08:	4798      	blx	r3
                }
            }
            break;
20001d0a:	e008      	b.n	20001d1e <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001d0c:	be00      	bkpt	0x0000
20001d0e:	e006      	b.n	20001d1e <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20001d10:	bf00      	nop
20001d12:	e004      	b.n	20001d1e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20001d14:	bf00      	nop
20001d16:	e002      	b.n	20001d1e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20001d18:	bf00      	nop
20001d1a:	e000      	b.n	20001d1e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20001d1c:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20001d1e:	f107 0710 	add.w	r7, r7, #16
20001d22:	46bd      	mov	sp, r7
20001d24:	bd80      	pop	{r7, pc}
20001d26:	bf00      	nop

20001d28 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001d28:	b480      	push	{r7}
20001d2a:	b087      	sub	sp, #28
20001d2c:	af00      	add	r7, sp, #0
20001d2e:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001d30:	687a      	ldr	r2, [r7, #4]
20001d32:	f645 53b8 	movw	r3, #23992	; 0x5db8
20001d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d3a:	429a      	cmp	r2, r3
20001d3c:	d007      	beq.n	20001d4e <default_tx_handler+0x26>
20001d3e:	687a      	ldr	r2, [r7, #4]
20001d40:	f645 5390 	movw	r3, #23952	; 0x5d90
20001d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d48:	429a      	cmp	r2, r3
20001d4a:	d000      	beq.n	20001d4e <default_tx_handler+0x26>
20001d4c:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20001d4e:	687b      	ldr	r3, [r7, #4]
20001d50:	68db      	ldr	r3, [r3, #12]
20001d52:	2b00      	cmp	r3, #0
20001d54:	d100      	bne.n	20001d58 <default_tx_handler+0x30>
20001d56:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001d58:	687b      	ldr	r3, [r7, #4]
20001d5a:	691b      	ldr	r3, [r3, #16]
20001d5c:	2b00      	cmp	r3, #0
20001d5e:	d100      	bne.n	20001d62 <default_tx_handler+0x3a>
20001d60:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001d62:	687a      	ldr	r2, [r7, #4]
20001d64:	f645 53b8 	movw	r3, #23992	; 0x5db8
20001d68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d6c:	429a      	cmp	r2, r3
20001d6e:	d006      	beq.n	20001d7e <default_tx_handler+0x56>
20001d70:	687a      	ldr	r2, [r7, #4]
20001d72:	f645 5390 	movw	r3, #23952	; 0x5d90
20001d76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d7a:	429a      	cmp	r2, r3
20001d7c:	d152      	bne.n	20001e24 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20001d7e:	687b      	ldr	r3, [r7, #4]
20001d80:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001d82:	2b00      	cmp	r3, #0
20001d84:	d04e      	beq.n	20001e24 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20001d86:	687b      	ldr	r3, [r7, #4]
20001d88:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001d8a:	2b00      	cmp	r3, #0
20001d8c:	d04a      	beq.n	20001e24 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001d8e:	687b      	ldr	r3, [r7, #4]
20001d90:	681b      	ldr	r3, [r3, #0]
20001d92:	7d1b      	ldrb	r3, [r3, #20]
20001d94:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20001d96:	687b      	ldr	r3, [r7, #4]
20001d98:	7a9a      	ldrb	r2, [r3, #10]
20001d9a:	7afb      	ldrb	r3, [r7, #11]
20001d9c:	ea42 0303 	orr.w	r3, r2, r3
20001da0:	b2da      	uxtb	r2, r3
20001da2:	687b      	ldr	r3, [r7, #4]
20001da4:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001da6:	7afb      	ldrb	r3, [r7, #11]
20001da8:	f003 0320 	and.w	r3, r3, #32
20001dac:	2b00      	cmp	r3, #0
20001dae:	d029      	beq.n	20001e04 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20001db0:	f04f 0310 	mov.w	r3, #16
20001db4:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20001db6:	687b      	ldr	r3, [r7, #4]
20001db8:	691a      	ldr	r2, [r3, #16]
20001dba:	687b      	ldr	r3, [r7, #4]
20001dbc:	695b      	ldr	r3, [r3, #20]
20001dbe:	ebc3 0302 	rsb	r3, r3, r2
20001dc2:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001dc4:	697b      	ldr	r3, [r7, #20]
20001dc6:	2b0f      	cmp	r3, #15
20001dc8:	d801      	bhi.n	20001dce <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20001dca:	697b      	ldr	r3, [r7, #20]
20001dcc:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001dce:	f04f 0300 	mov.w	r3, #0
20001dd2:	60fb      	str	r3, [r7, #12]
20001dd4:	e012      	b.n	20001dfc <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20001dd6:	687b      	ldr	r3, [r7, #4]
20001dd8:	681b      	ldr	r3, [r3, #0]
20001dda:	687a      	ldr	r2, [r7, #4]
20001ddc:	68d1      	ldr	r1, [r2, #12]
20001dde:	687a      	ldr	r2, [r7, #4]
20001de0:	6952      	ldr	r2, [r2, #20]
20001de2:	440a      	add	r2, r1
20001de4:	7812      	ldrb	r2, [r2, #0]
20001de6:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20001de8:	687b      	ldr	r3, [r7, #4]
20001dea:	695b      	ldr	r3, [r3, #20]
20001dec:	f103 0201 	add.w	r2, r3, #1
20001df0:	687b      	ldr	r3, [r7, #4]
20001df2:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001df4:	68fb      	ldr	r3, [r7, #12]
20001df6:	f103 0301 	add.w	r3, r3, #1
20001dfa:	60fb      	str	r3, [r7, #12]
20001dfc:	68fa      	ldr	r2, [r7, #12]
20001dfe:	693b      	ldr	r3, [r7, #16]
20001e00:	429a      	cmp	r2, r3
20001e02:	d3e8      	bcc.n	20001dd6 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001e04:	687b      	ldr	r3, [r7, #4]
20001e06:	695a      	ldr	r2, [r3, #20]
20001e08:	687b      	ldr	r3, [r7, #4]
20001e0a:	691b      	ldr	r3, [r3, #16]
20001e0c:	429a      	cmp	r2, r3
20001e0e:	d109      	bne.n	20001e24 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001e10:	687b      	ldr	r3, [r7, #4]
20001e12:	f04f 0200 	mov.w	r2, #0
20001e16:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001e18:	687b      	ldr	r3, [r7, #4]
20001e1a:	685b      	ldr	r3, [r3, #4]
20001e1c:	f04f 0200 	mov.w	r2, #0
20001e20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20001e24:	f107 071c 	add.w	r7, r7, #28
20001e28:	46bd      	mov	sp, r7
20001e2a:	bc80      	pop	{r7}
20001e2c:	4770      	bx	lr
20001e2e:	bf00      	nop

20001e30 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20001e30:	b580      	push	{r7, lr}
20001e32:	b084      	sub	sp, #16
20001e34:	af00      	add	r7, sp, #0
20001e36:	60f8      	str	r0, [r7, #12]
20001e38:	60b9      	str	r1, [r7, #8]
20001e3a:	4613      	mov	r3, r2
20001e3c:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001e3e:	68fa      	ldr	r2, [r7, #12]
20001e40:	f645 53b8 	movw	r3, #23992	; 0x5db8
20001e44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e48:	429a      	cmp	r2, r3
20001e4a:	d007      	beq.n	20001e5c <MSS_UART_set_rx_handler+0x2c>
20001e4c:	68fa      	ldr	r2, [r7, #12]
20001e4e:	f645 5390 	movw	r3, #23952	; 0x5d90
20001e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e56:	429a      	cmp	r2, r3
20001e58:	d000      	beq.n	20001e5c <MSS_UART_set_rx_handler+0x2c>
20001e5a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001e5c:	68bb      	ldr	r3, [r7, #8]
20001e5e:	2b00      	cmp	r3, #0
20001e60:	d100      	bne.n	20001e64 <MSS_UART_set_rx_handler+0x34>
20001e62:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
20001e64:	79fb      	ldrb	r3, [r7, #7]
20001e66:	2bc0      	cmp	r3, #192	; 0xc0
20001e68:	d900      	bls.n	20001e6c <MSS_UART_set_rx_handler+0x3c>
20001e6a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001e6c:	68fa      	ldr	r2, [r7, #12]
20001e6e:	f645 53b8 	movw	r3, #23992	; 0x5db8
20001e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e76:	429a      	cmp	r2, r3
20001e78:	d006      	beq.n	20001e88 <MSS_UART_set_rx_handler+0x58>
20001e7a:	68fa      	ldr	r2, [r7, #12]
20001e7c:	f645 5390 	movw	r3, #23952	; 0x5d90
20001e80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e84:	429a      	cmp	r2, r3
20001e86:	d123      	bne.n	20001ed0 <MSS_UART_set_rx_handler+0xa0>
20001e88:	68bb      	ldr	r3, [r7, #8]
20001e8a:	2b00      	cmp	r3, #0
20001e8c:	d020      	beq.n	20001ed0 <MSS_UART_set_rx_handler+0xa0>
20001e8e:	79fb      	ldrb	r3, [r7, #7]
20001e90:	2bc0      	cmp	r3, #192	; 0xc0
20001e92:	d81d      	bhi.n	20001ed0 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
20001e94:	68fb      	ldr	r3, [r7, #12]
20001e96:	68ba      	ldr	r2, [r7, #8]
20001e98:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
20001e9a:	68fb      	ldr	r3, [r7, #12]
20001e9c:	681a      	ldr	r2, [r3, #0]
20001e9e:	79fb      	ldrb	r3, [r7, #7]
20001ea0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
20001ea4:	f043 030a 	orr.w	r3, r3, #10
20001ea8:	b2db      	uxtb	r3, r3
20001eaa:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001eac:	68fb      	ldr	r3, [r7, #12]
20001eae:	891b      	ldrh	r3, [r3, #8]
20001eb0:	b21b      	sxth	r3, r3
20001eb2:	4618      	mov	r0, r3
20001eb4:	f7ff fcaa 	bl	2000180c <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
20001eb8:	68fb      	ldr	r3, [r7, #12]
20001eba:	685b      	ldr	r3, [r3, #4]
20001ebc:	f04f 0201 	mov.w	r2, #1
20001ec0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001ec4:	68fb      	ldr	r3, [r7, #12]
20001ec6:	891b      	ldrh	r3, [r3, #8]
20001ec8:	b21b      	sxth	r3, r3
20001eca:	4618      	mov	r0, r3
20001ecc:	f7ff fc82 	bl	200017d4 <NVIC_EnableIRQ>
    }
}
20001ed0:	f107 0710 	add.w	r7, r7, #16
20001ed4:	46bd      	mov	sp, r7
20001ed6:	bd80      	pop	{r7, pc}

20001ed8 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001ed8:	4668      	mov	r0, sp
20001eda:	f020 0107 	bic.w	r1, r0, #7
20001ede:	468d      	mov	sp, r1
20001ee0:	b589      	push	{r0, r3, r7, lr}
20001ee2:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20001ee4:	f645 50b8 	movw	r0, #23992	; 0x5db8
20001ee8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001eec:	f7ff fe8e 	bl	20001c0c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20001ef0:	f04f 000a 	mov.w	r0, #10
20001ef4:	f7ff fc8a 	bl	2000180c <NVIC_ClearPendingIRQ>
}
20001ef8:	46bd      	mov	sp, r7
20001efa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001efe:	4685      	mov	sp, r0
20001f00:	4770      	bx	lr
20001f02:	bf00      	nop

20001f04 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20001f04:	4668      	mov	r0, sp
20001f06:	f020 0107 	bic.w	r1, r0, #7
20001f0a:	468d      	mov	sp, r1
20001f0c:	b589      	push	{r0, r3, r7, lr}
20001f0e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20001f10:	f645 5090 	movw	r0, #23952	; 0x5d90
20001f14:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f18:	f7ff fe78 	bl	20001c0c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20001f1c:	f04f 000b 	mov.w	r0, #11
20001f20:	f7ff fc74 	bl	2000180c <NVIC_ClearPendingIRQ>
}
20001f24:	46bd      	mov	sp, r7
20001f26:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001f2a:	4685      	mov	sp, r0
20001f2c:	4770      	bx	lr
20001f2e:	bf00      	nop

20001f30 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001f30:	b480      	push	{r7}
20001f32:	b083      	sub	sp, #12
20001f34:	af00      	add	r7, sp, #0
20001f36:	4603      	mov	r3, r0
20001f38:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001f3a:	f24e 1300 	movw	r3, #57600	; 0xe100
20001f3e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001f42:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001f46:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001f4a:	88f9      	ldrh	r1, [r7, #6]
20001f4c:	f001 011f 	and.w	r1, r1, #31
20001f50:	f04f 0001 	mov.w	r0, #1
20001f54:	fa00 f101 	lsl.w	r1, r0, r1
20001f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001f5c:	f107 070c 	add.w	r7, r7, #12
20001f60:	46bd      	mov	sp, r7
20001f62:	bc80      	pop	{r7}
20001f64:	4770      	bx	lr
20001f66:	bf00      	nop

20001f68 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001f68:	b480      	push	{r7}
20001f6a:	b083      	sub	sp, #12
20001f6c:	af00      	add	r7, sp, #0
20001f6e:	4603      	mov	r3, r0
20001f70:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001f72:	f24e 1300 	movw	r3, #57600	; 0xe100
20001f76:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001f7a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001f7e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001f82:	88f9      	ldrh	r1, [r7, #6]
20001f84:	f001 011f 	and.w	r1, r1, #31
20001f88:	f04f 0001 	mov.w	r0, #1
20001f8c:	fa00 f101 	lsl.w	r1, r0, r1
20001f90:	f102 0220 	add.w	r2, r2, #32
20001f94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001f98:	f107 070c 	add.w	r7, r7, #12
20001f9c:	46bd      	mov	sp, r7
20001f9e:	bc80      	pop	{r7}
20001fa0:	4770      	bx	lr
20001fa2:	bf00      	nop

20001fa4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001fa4:	b480      	push	{r7}
20001fa6:	b083      	sub	sp, #12
20001fa8:	af00      	add	r7, sp, #0
20001faa:	4603      	mov	r3, r0
20001fac:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001fae:	f24e 1300 	movw	r3, #57600	; 0xe100
20001fb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001fb6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001fba:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001fbe:	88f9      	ldrh	r1, [r7, #6]
20001fc0:	f001 011f 	and.w	r1, r1, #31
20001fc4:	f04f 0001 	mov.w	r0, #1
20001fc8:	fa00 f101 	lsl.w	r1, r0, r1
20001fcc:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001fd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001fd4:	f107 070c 	add.w	r7, r7, #12
20001fd8:	46bd      	mov	sp, r7
20001fda:	bc80      	pop	{r7}
20001fdc:	4770      	bx	lr
20001fde:	bf00      	nop

20001fe0 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20001fe0:	b580      	push	{r7, lr}
20001fe2:	b084      	sub	sp, #16
20001fe4:	af00      	add	r7, sp, #0
20001fe6:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001fe8:	687a      	ldr	r2, [r7, #4]
20001fea:	f645 6364 	movw	r3, #24164	; 0x5e64
20001fee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ff2:	429a      	cmp	r2, r3
20001ff4:	d007      	beq.n	20002006 <MSS_SPI_init+0x26>
20001ff6:	687a      	ldr	r2, [r7, #4]
20001ff8:	f645 53e0 	movw	r3, #24032	; 0x5de0
20001ffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002000:	429a      	cmp	r2, r3
20002002:	d000      	beq.n	20002006 <MSS_SPI_init+0x26>
20002004:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002006:	687b      	ldr	r3, [r7, #4]
20002008:	889b      	ldrh	r3, [r3, #4]
2000200a:	b21b      	sxth	r3, r3
2000200c:	4618      	mov	r0, r3
2000200e:	f7ff ffab 	bl	20001f68 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
20002012:	6878      	ldr	r0, [r7, #4]
20002014:	f04f 0100 	mov.w	r1, #0
20002018:	f04f 0284 	mov.w	r2, #132	; 0x84
2000201c:	f001 fd1a 	bl	20003a54 <memset>
    
    this_spi->cmd_done = 1u;
20002020:	687b      	ldr	r3, [r7, #4]
20002022:	f04f 0201 	mov.w	r2, #1
20002026:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002028:	f04f 0300 	mov.w	r3, #0
2000202c:	81fb      	strh	r3, [r7, #14]
2000202e:	e00d      	b.n	2000204c <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20002030:	89fb      	ldrh	r3, [r7, #14]
20002032:	687a      	ldr	r2, [r7, #4]
20002034:	f103 0306 	add.w	r3, r3, #6
20002038:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000203c:	4413      	add	r3, r2
2000203e:	f04f 32ff 	mov.w	r2, #4294967295
20002042:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002044:	89fb      	ldrh	r3, [r7, #14]
20002046:	f103 0301 	add.w	r3, r3, #1
2000204a:	81fb      	strh	r3, [r7, #14]
2000204c:	89fb      	ldrh	r3, [r7, #14]
2000204e:	2b07      	cmp	r3, #7
20002050:	d9ee      	bls.n	20002030 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
20002052:	687a      	ldr	r2, [r7, #4]
20002054:	f645 6364 	movw	r3, #24164	; 0x5e64
20002058:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000205c:	429a      	cmp	r2, r3
2000205e:	d126      	bne.n	200020ae <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20002060:	687a      	ldr	r2, [r7, #4]
20002062:	f241 0300 	movw	r3, #4096	; 0x1000
20002066:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000206a:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
2000206c:	687b      	ldr	r3, [r7, #4]
2000206e:	f04f 020c 	mov.w	r2, #12
20002072:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002074:	f242 0300 	movw	r3, #8192	; 0x2000
20002078:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000207c:	f242 0200 	movw	r2, #8192	; 0x2000
20002080:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002084:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002086:	f442 7200 	orr.w	r2, r2, #512	; 0x200
2000208a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
2000208c:	f04f 000c 	mov.w	r0, #12
20002090:	f7ff ff88 	bl	20001fa4 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002094:	f242 0300 	movw	r3, #8192	; 0x2000
20002098:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000209c:	f242 0200 	movw	r2, #8192	; 0x2000
200020a0:	f2ce 0204 	movt	r2, #57348	; 0xe004
200020a4:	6b12      	ldr	r2, [r2, #48]	; 0x30
200020a6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
200020aa:	631a      	str	r2, [r3, #48]	; 0x30
200020ac:	e025      	b.n	200020fa <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
200020ae:	687a      	ldr	r2, [r7, #4]
200020b0:	f241 0300 	movw	r3, #4096	; 0x1000
200020b4:	f2c4 0301 	movt	r3, #16385	; 0x4001
200020b8:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
200020ba:	687b      	ldr	r3, [r7, #4]
200020bc:	f04f 020d 	mov.w	r2, #13
200020c0:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
200020c2:	f242 0300 	movw	r3, #8192	; 0x2000
200020c6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200020ca:	f242 0200 	movw	r2, #8192	; 0x2000
200020ce:	f2ce 0204 	movt	r2, #57348	; 0xe004
200020d2:	6b12      	ldr	r2, [r2, #48]	; 0x30
200020d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200020d8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
200020da:	f04f 000d 	mov.w	r0, #13
200020de:	f7ff ff61 	bl	20001fa4 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200020e2:	f242 0300 	movw	r3, #8192	; 0x2000
200020e6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200020ea:	f242 0200 	movw	r2, #8192	; 0x2000
200020ee:	f2ce 0204 	movt	r2, #57348	; 0xe004
200020f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
200020f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
200020f8:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200020fa:	687b      	ldr	r3, [r7, #4]
200020fc:	681b      	ldr	r3, [r3, #0]
200020fe:	687a      	ldr	r2, [r7, #4]
20002100:	6812      	ldr	r2, [r2, #0]
20002102:	6812      	ldr	r2, [r2, #0]
20002104:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002108:	601a      	str	r2, [r3, #0]
}
2000210a:	f107 0710 	add.w	r7, r7, #16
2000210e:	46bd      	mov	sp, r7
20002110:	bd80      	pop	{r7, pc}
20002112:	bf00      	nop

20002114 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20002114:	b580      	push	{r7, lr}
20002116:	b08a      	sub	sp, #40	; 0x28
20002118:	af00      	add	r7, sp, #0
2000211a:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
2000211c:	687b      	ldr	r3, [r7, #4]
2000211e:	681b      	ldr	r3, [r3, #0]
20002120:	681b      	ldr	r3, [r3, #0]
20002122:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20002124:	687b      	ldr	r3, [r7, #4]
20002126:	681b      	ldr	r3, [r3, #0]
20002128:	699b      	ldr	r3, [r3, #24]
2000212a:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
2000212c:	687b      	ldr	r3, [r7, #4]
2000212e:	681b      	ldr	r3, [r3, #0]
20002130:	685b      	ldr	r3, [r3, #4]
20002132:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20002134:	687b      	ldr	r3, [r7, #4]
20002136:	681b      	ldr	r3, [r3, #0]
20002138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
2000213a:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
2000213c:	687b      	ldr	r3, [r7, #4]
2000213e:	681b      	ldr	r3, [r3, #0]
20002140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002142:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20002144:	687b      	ldr	r3, [r7, #4]
20002146:	681b      	ldr	r3, [r3, #0]
20002148:	6b5b      	ldr	r3, [r3, #52]	; 0x34
2000214a:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
2000214c:	687b      	ldr	r3, [r7, #4]
2000214e:	681b      	ldr	r3, [r3, #0]
20002150:	69db      	ldr	r3, [r3, #28]
20002152:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20002154:	687a      	ldr	r2, [r7, #4]
20002156:	f645 6364 	movw	r3, #24164	; 0x5e64
2000215a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000215e:	429a      	cmp	r2, r3
20002160:	d12e      	bne.n	200021c0 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20002162:	687a      	ldr	r2, [r7, #4]
20002164:	f241 0300 	movw	r3, #4096	; 0x1000
20002168:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000216c:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
2000216e:	687b      	ldr	r3, [r7, #4]
20002170:	f04f 020c 	mov.w	r2, #12
20002174:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002176:	f242 0300 	movw	r3, #8192	; 0x2000
2000217a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000217e:	f242 0200 	movw	r2, #8192	; 0x2000
20002182:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002186:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002188:	f442 7200 	orr.w	r2, r2, #512	; 0x200
2000218c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
2000218e:	f04f 000c 	mov.w	r0, #12
20002192:	f7ff ff07 	bl	20001fa4 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002196:	f242 0300 	movw	r3, #8192	; 0x2000
2000219a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000219e:	f242 0200 	movw	r2, #8192	; 0x2000
200021a2:	f2ce 0204 	movt	r2, #57348	; 0xe004
200021a6:	6b12      	ldr	r2, [r2, #48]	; 0x30
200021a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
200021ac:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200021ae:	687b      	ldr	r3, [r7, #4]
200021b0:	681b      	ldr	r3, [r3, #0]
200021b2:	687a      	ldr	r2, [r7, #4]
200021b4:	6812      	ldr	r2, [r2, #0]
200021b6:	6812      	ldr	r2, [r2, #0]
200021b8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200021bc:	601a      	str	r2, [r3, #0]
200021be:	e02d      	b.n	2000221c <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
200021c0:	687a      	ldr	r2, [r7, #4]
200021c2:	f241 0300 	movw	r3, #4096	; 0x1000
200021c6:	f2c4 0301 	movt	r3, #16385	; 0x4001
200021ca:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
200021cc:	687b      	ldr	r3, [r7, #4]
200021ce:	f04f 020d 	mov.w	r2, #13
200021d2:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
200021d4:	f242 0300 	movw	r3, #8192	; 0x2000
200021d8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200021dc:	f242 0200 	movw	r2, #8192	; 0x2000
200021e0:	f2ce 0204 	movt	r2, #57348	; 0xe004
200021e4:	6b12      	ldr	r2, [r2, #48]	; 0x30
200021e6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200021ea:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
200021ec:	f04f 000d 	mov.w	r0, #13
200021f0:	f7ff fed8 	bl	20001fa4 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200021f4:	f242 0300 	movw	r3, #8192	; 0x2000
200021f8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200021fc:	f242 0200 	movw	r2, #8192	; 0x2000
20002200:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002204:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002206:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
2000220a:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
2000220c:	687b      	ldr	r3, [r7, #4]
2000220e:	681b      	ldr	r3, [r3, #0]
20002210:	687a      	ldr	r2, [r7, #4]
20002212:	6812      	ldr	r2, [r2, #0]
20002214:	6812      	ldr	r2, [r2, #0]
20002216:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
2000221a:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
2000221c:	68fb      	ldr	r3, [r7, #12]
2000221e:	f023 0301 	bic.w	r3, r3, #1
20002222:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20002224:	687b      	ldr	r3, [r7, #4]
20002226:	681b      	ldr	r3, [r3, #0]
20002228:	68fa      	ldr	r2, [r7, #12]
2000222a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
2000222c:	687b      	ldr	r3, [r7, #4]
2000222e:	681b      	ldr	r3, [r3, #0]
20002230:	693a      	ldr	r2, [r7, #16]
20002232:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20002234:	687b      	ldr	r3, [r7, #4]
20002236:	681b      	ldr	r3, [r3, #0]
20002238:	697a      	ldr	r2, [r7, #20]
2000223a:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
2000223c:	687b      	ldr	r3, [r7, #4]
2000223e:	681b      	ldr	r3, [r3, #0]
20002240:	687a      	ldr	r2, [r7, #4]
20002242:	6812      	ldr	r2, [r2, #0]
20002244:	6812      	ldr	r2, [r2, #0]
20002246:	f042 0201 	orr.w	r2, r2, #1
2000224a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
2000224c:	687b      	ldr	r3, [r7, #4]
2000224e:	681b      	ldr	r3, [r3, #0]
20002250:	69ba      	ldr	r2, [r7, #24]
20002252:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20002254:	687b      	ldr	r3, [r7, #4]
20002256:	681b      	ldr	r3, [r3, #0]
20002258:	69fa      	ldr	r2, [r7, #28]
2000225a:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
2000225c:	687b      	ldr	r3, [r7, #4]
2000225e:	681b      	ldr	r3, [r3, #0]
20002260:	6a3a      	ldr	r2, [r7, #32]
20002262:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20002264:	687b      	ldr	r3, [r7, #4]
20002266:	681b      	ldr	r3, [r3, #0]
20002268:	6a7a      	ldr	r2, [r7, #36]	; 0x24
2000226a:	61da      	str	r2, [r3, #28]
}
2000226c:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002270:	46bd      	mov	sp, r7
20002272:	bd80      	pop	{r7, pc}

20002274 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20002274:	b580      	push	{r7, lr}
20002276:	b084      	sub	sp, #16
20002278:	af00      	add	r7, sp, #0
2000227a:	60f8      	str	r0, [r7, #12]
2000227c:	607a      	str	r2, [r7, #4]
2000227e:	460a      	mov	r2, r1
20002280:	72fa      	strb	r2, [r7, #11]
20002282:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002284:	68fa      	ldr	r2, [r7, #12]
20002286:	f645 6364 	movw	r3, #24164	; 0x5e64
2000228a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000228e:	429a      	cmp	r2, r3
20002290:	d007      	beq.n	200022a2 <MSS_SPI_configure_master_mode+0x2e>
20002292:	68fa      	ldr	r2, [r7, #12]
20002294:	f645 53e0 	movw	r3, #24032	; 0x5de0
20002298:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000229c:	429a      	cmp	r2, r3
2000229e:	d000      	beq.n	200022a2 <MSS_SPI_configure_master_mode+0x2e>
200022a0:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
200022a2:	7afb      	ldrb	r3, [r7, #11]
200022a4:	2b07      	cmp	r3, #7
200022a6:	d900      	bls.n	200022aa <MSS_SPI_configure_master_mode+0x36>
200022a8:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
200022aa:	7e3b      	ldrb	r3, [r7, #24]
200022ac:	2b20      	cmp	r3, #32
200022ae:	d900      	bls.n	200022b2 <MSS_SPI_configure_master_mode+0x3e>
200022b0:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200022b2:	68fb      	ldr	r3, [r7, #12]
200022b4:	889b      	ldrh	r3, [r3, #4]
200022b6:	b21b      	sxth	r3, r3
200022b8:	4618      	mov	r0, r3
200022ba:	f7ff fe55 	bl	20001f68 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
200022be:	68fb      	ldr	r3, [r7, #12]
200022c0:	f04f 0200 	mov.w	r2, #0
200022c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
200022c8:	68fb      	ldr	r3, [r7, #12]
200022ca:	681b      	ldr	r3, [r3, #0]
200022cc:	68fa      	ldr	r2, [r7, #12]
200022ce:	6812      	ldr	r2, [r2, #0]
200022d0:	6812      	ldr	r2, [r2, #0]
200022d2:	f022 0201 	bic.w	r2, r2, #1
200022d6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
200022d8:	68fb      	ldr	r3, [r7, #12]
200022da:	681b      	ldr	r3, [r3, #0]
200022dc:	68fa      	ldr	r2, [r7, #12]
200022de:	6812      	ldr	r2, [r2, #0]
200022e0:	6812      	ldr	r2, [r2, #0]
200022e2:	f042 0202 	orr.w	r2, r2, #2
200022e6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200022e8:	68fb      	ldr	r3, [r7, #12]
200022ea:	681b      	ldr	r3, [r3, #0]
200022ec:	68fa      	ldr	r2, [r7, #12]
200022ee:	6812      	ldr	r2, [r2, #0]
200022f0:	6812      	ldr	r2, [r2, #0]
200022f2:	f042 0201 	orr.w	r2, r2, #1
200022f6:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
200022f8:	7afb      	ldrb	r3, [r7, #11]
200022fa:	2b07      	cmp	r3, #7
200022fc:	d83f      	bhi.n	2000237e <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
200022fe:	687b      	ldr	r3, [r7, #4]
20002300:	2b00      	cmp	r3, #0
20002302:	d00b      	beq.n	2000231c <MSS_SPI_configure_master_mode+0xa8>
20002304:	687b      	ldr	r3, [r7, #4]
20002306:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
2000230a:	d007      	beq.n	2000231c <MSS_SPI_configure_master_mode+0xa8>
2000230c:	687b      	ldr	r3, [r7, #4]
2000230e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
20002312:	d003      	beq.n	2000231c <MSS_SPI_configure_master_mode+0xa8>
20002314:	687b      	ldr	r3, [r7, #4]
20002316:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
2000231a:	d10f      	bne.n	2000233c <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
2000231c:	7afa      	ldrb	r2, [r7, #11]
2000231e:	6879      	ldr	r1, [r7, #4]
20002320:	f240 1302 	movw	r3, #258	; 0x102
20002324:	f2c2 4300 	movt	r3, #9216	; 0x2400
20002328:	ea41 0303 	orr.w	r3, r1, r3
2000232c:	68f9      	ldr	r1, [r7, #12]
2000232e:	f102 0206 	add.w	r2, r2, #6
20002332:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002336:	440a      	add	r2, r1
20002338:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
2000233a:	e00e      	b.n	2000235a <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
2000233c:	7afa      	ldrb	r2, [r7, #11]
2000233e:	6879      	ldr	r1, [r7, #4]
20002340:	f240 1302 	movw	r3, #258	; 0x102
20002344:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002348:	ea41 0303 	orr.w	r3, r1, r3
2000234c:	68f9      	ldr	r1, [r7, #12]
2000234e:	f102 0206 	add.w	r2, r2, #6
20002352:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002356:	440a      	add	r2, r1
20002358:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
2000235a:	7afb      	ldrb	r3, [r7, #11]
2000235c:	68fa      	ldr	r2, [r7, #12]
2000235e:	f103 0306 	add.w	r3, r3, #6
20002362:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002366:	4413      	add	r3, r2
20002368:	7e3a      	ldrb	r2, [r7, #24]
2000236a:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
2000236c:	7afb      	ldrb	r3, [r7, #11]
2000236e:	68fa      	ldr	r2, [r7, #12]
20002370:	f103 0306 	add.w	r3, r3, #6
20002374:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002378:	4413      	add	r3, r2
2000237a:	78fa      	ldrb	r2, [r7, #3]
2000237c:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
2000237e:	68fb      	ldr	r3, [r7, #12]
20002380:	889b      	ldrh	r3, [r3, #4]
20002382:	b21b      	sxth	r3, r3
20002384:	4618      	mov	r0, r3
20002386:	f7ff fdd3 	bl	20001f30 <NVIC_EnableIRQ>
}
2000238a:	f107 0710 	add.w	r7, r7, #16
2000238e:	46bd      	mov	sp, r7
20002390:	bd80      	pop	{r7, pc}
20002392:	bf00      	nop

20002394 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002394:	b580      	push	{r7, lr}
20002396:	b084      	sub	sp, #16
20002398:	af00      	add	r7, sp, #0
2000239a:	6078      	str	r0, [r7, #4]
2000239c:	460b      	mov	r3, r1
2000239e:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200023a0:	687a      	ldr	r2, [r7, #4]
200023a2:	f645 6364 	movw	r3, #24164	; 0x5e64
200023a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023aa:	429a      	cmp	r2, r3
200023ac:	d007      	beq.n	200023be <MSS_SPI_set_slave_select+0x2a>
200023ae:	687a      	ldr	r2, [r7, #4]
200023b0:	f645 53e0 	movw	r3, #24032	; 0x5de0
200023b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023b8:	429a      	cmp	r2, r3
200023ba:	d000      	beq.n	200023be <MSS_SPI_set_slave_select+0x2a>
200023bc:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200023be:	687b      	ldr	r3, [r7, #4]
200023c0:	681b      	ldr	r3, [r3, #0]
200023c2:	681b      	ldr	r3, [r3, #0]
200023c4:	f003 0302 	and.w	r3, r3, #2
200023c8:	2b00      	cmp	r3, #0
200023ca:	d100      	bne.n	200023ce <MSS_SPI_set_slave_select+0x3a>
200023cc:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
200023ce:	78fb      	ldrb	r3, [r7, #3]
200023d0:	687a      	ldr	r2, [r7, #4]
200023d2:	f103 0306 	add.w	r3, r3, #6
200023d6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200023da:	4413      	add	r3, r2
200023dc:	685b      	ldr	r3, [r3, #4]
200023de:	f1b3 3fff 	cmp.w	r3, #4294967295
200023e2:	d100      	bne.n	200023e6 <MSS_SPI_set_slave_select+0x52>
200023e4:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200023e6:	687b      	ldr	r3, [r7, #4]
200023e8:	889b      	ldrh	r3, [r3, #4]
200023ea:	b21b      	sxth	r3, r3
200023ec:	4618      	mov	r0, r3
200023ee:	f7ff fdbb 	bl	20001f68 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200023f2:	687b      	ldr	r3, [r7, #4]
200023f4:	681b      	ldr	r3, [r3, #0]
200023f6:	689b      	ldr	r3, [r3, #8]
200023f8:	f003 0304 	and.w	r3, r3, #4
200023fc:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
200023fe:	68fb      	ldr	r3, [r7, #12]
20002400:	2b00      	cmp	r3, #0
20002402:	d002      	beq.n	2000240a <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20002404:	6878      	ldr	r0, [r7, #4]
20002406:	f7ff fe85 	bl	20002114 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
2000240a:	687b      	ldr	r3, [r7, #4]
2000240c:	681b      	ldr	r3, [r3, #0]
2000240e:	687a      	ldr	r2, [r7, #4]
20002410:	6812      	ldr	r2, [r2, #0]
20002412:	6812      	ldr	r2, [r2, #0]
20002414:	f022 0201 	bic.w	r2, r2, #1
20002418:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
2000241a:	687b      	ldr	r3, [r7, #4]
2000241c:	681a      	ldr	r2, [r3, #0]
2000241e:	78fb      	ldrb	r3, [r7, #3]
20002420:	6879      	ldr	r1, [r7, #4]
20002422:	f103 0306 	add.w	r3, r3, #6
20002426:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000242a:	440b      	add	r3, r1
2000242c:	685b      	ldr	r3, [r3, #4]
2000242e:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20002430:	687b      	ldr	r3, [r7, #4]
20002432:	681a      	ldr	r2, [r3, #0]
20002434:	78fb      	ldrb	r3, [r7, #3]
20002436:	6879      	ldr	r1, [r7, #4]
20002438:	f103 0306 	add.w	r3, r3, #6
2000243c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002440:	440b      	add	r3, r1
20002442:	7a5b      	ldrb	r3, [r3, #9]
20002444:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20002446:	687b      	ldr	r3, [r7, #4]
20002448:	681a      	ldr	r2, [r3, #0]
2000244a:	78fb      	ldrb	r3, [r7, #3]
2000244c:	6879      	ldr	r1, [r7, #4]
2000244e:	f103 0306 	add.w	r3, r3, #6
20002452:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002456:	440b      	add	r3, r1
20002458:	7a1b      	ldrb	r3, [r3, #8]
2000245a:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
2000245c:	687b      	ldr	r3, [r7, #4]
2000245e:	681b      	ldr	r3, [r3, #0]
20002460:	687a      	ldr	r2, [r7, #4]
20002462:	6812      	ldr	r2, [r2, #0]
20002464:	6812      	ldr	r2, [r2, #0]
20002466:	f042 0201 	orr.w	r2, r2, #1
2000246a:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
2000246c:	687b      	ldr	r3, [r7, #4]
2000246e:	681b      	ldr	r3, [r3, #0]
20002470:	687a      	ldr	r2, [r7, #4]
20002472:	6812      	ldr	r2, [r2, #0]
20002474:	69d1      	ldr	r1, [r2, #28]
20002476:	78fa      	ldrb	r2, [r7, #3]
20002478:	f04f 0001 	mov.w	r0, #1
2000247c:	fa00 f202 	lsl.w	r2, r0, r2
20002480:	ea41 0202 	orr.w	r2, r1, r2
20002484:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002486:	687b      	ldr	r3, [r7, #4]
20002488:	889b      	ldrh	r3, [r3, #4]
2000248a:	b21b      	sxth	r3, r3
2000248c:	4618      	mov	r0, r3
2000248e:	f7ff fd4f 	bl	20001f30 <NVIC_EnableIRQ>
}
20002492:	f107 0710 	add.w	r7, r7, #16
20002496:	46bd      	mov	sp, r7
20002498:	bd80      	pop	{r7, pc}
2000249a:	bf00      	nop

2000249c <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
2000249c:	b580      	push	{r7, lr}
2000249e:	b084      	sub	sp, #16
200024a0:	af00      	add	r7, sp, #0
200024a2:	6078      	str	r0, [r7, #4]
200024a4:	460b      	mov	r3, r1
200024a6:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200024a8:	687a      	ldr	r2, [r7, #4]
200024aa:	f645 6364 	movw	r3, #24164	; 0x5e64
200024ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024b2:	429a      	cmp	r2, r3
200024b4:	d007      	beq.n	200024c6 <MSS_SPI_clear_slave_select+0x2a>
200024b6:	687a      	ldr	r2, [r7, #4]
200024b8:	f645 53e0 	movw	r3, #24032	; 0x5de0
200024bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024c0:	429a      	cmp	r2, r3
200024c2:	d000      	beq.n	200024c6 <MSS_SPI_clear_slave_select+0x2a>
200024c4:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200024c6:	687b      	ldr	r3, [r7, #4]
200024c8:	681b      	ldr	r3, [r3, #0]
200024ca:	681b      	ldr	r3, [r3, #0]
200024cc:	f003 0302 	and.w	r3, r3, #2
200024d0:	2b00      	cmp	r3, #0
200024d2:	d100      	bne.n	200024d6 <MSS_SPI_clear_slave_select+0x3a>
200024d4:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200024d6:	687b      	ldr	r3, [r7, #4]
200024d8:	889b      	ldrh	r3, [r3, #4]
200024da:	b21b      	sxth	r3, r3
200024dc:	4618      	mov	r0, r3
200024de:	f7ff fd43 	bl	20001f68 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200024e2:	687b      	ldr	r3, [r7, #4]
200024e4:	681b      	ldr	r3, [r3, #0]
200024e6:	689b      	ldr	r3, [r3, #8]
200024e8:	f003 0304 	and.w	r3, r3, #4
200024ec:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
200024ee:	68fb      	ldr	r3, [r7, #12]
200024f0:	2b00      	cmp	r3, #0
200024f2:	d002      	beq.n	200024fa <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
200024f4:	6878      	ldr	r0, [r7, #4]
200024f6:	f7ff fe0d 	bl	20002114 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
200024fa:	687b      	ldr	r3, [r7, #4]
200024fc:	681b      	ldr	r3, [r3, #0]
200024fe:	687a      	ldr	r2, [r7, #4]
20002500:	6812      	ldr	r2, [r2, #0]
20002502:	69d1      	ldr	r1, [r2, #28]
20002504:	78fa      	ldrb	r2, [r7, #3]
20002506:	f04f 0001 	mov.w	r0, #1
2000250a:	fa00 f202 	lsl.w	r2, r0, r2
2000250e:	ea6f 0202 	mvn.w	r2, r2
20002512:	ea01 0202 	and.w	r2, r1, r2
20002516:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002518:	687b      	ldr	r3, [r7, #4]
2000251a:	889b      	ldrh	r3, [r3, #4]
2000251c:	b21b      	sxth	r3, r3
2000251e:	4618      	mov	r0, r3
20002520:	f7ff fd06 	bl	20001f30 <NVIC_EnableIRQ>
}
20002524:	f107 0710 	add.w	r7, r7, #16
20002528:	46bd      	mov	sp, r7
2000252a:	bd80      	pop	{r7, pc}

2000252c <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
2000252c:	b580      	push	{r7, lr}
2000252e:	b08e      	sub	sp, #56	; 0x38
20002530:	af00      	add	r7, sp, #0
20002532:	60f8      	str	r0, [r7, #12]
20002534:	60b9      	str	r1, [r7, #8]
20002536:	603b      	str	r3, [r7, #0]
20002538:	4613      	mov	r3, r2
2000253a:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
2000253c:	f04f 0300 	mov.w	r3, #0
20002540:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
20002542:	f04f 0300 	mov.w	r3, #0
20002546:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002548:	68fa      	ldr	r2, [r7, #12]
2000254a:	f645 6364 	movw	r3, #24164	; 0x5e64
2000254e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002552:	429a      	cmp	r2, r3
20002554:	d007      	beq.n	20002566 <MSS_SPI_transfer_block+0x3a>
20002556:	68fa      	ldr	r2, [r7, #12]
20002558:	f645 53e0 	movw	r3, #24032	; 0x5de0
2000255c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002560:	429a      	cmp	r2, r3
20002562:	d000      	beq.n	20002566 <MSS_SPI_transfer_block+0x3a>
20002564:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002566:	68fb      	ldr	r3, [r7, #12]
20002568:	681b      	ldr	r3, [r3, #0]
2000256a:	681b      	ldr	r3, [r3, #0]
2000256c:	f003 0302 	and.w	r3, r3, #2
20002570:	2b00      	cmp	r3, #0
20002572:	d100      	bne.n	20002576 <MSS_SPI_transfer_block+0x4a>
20002574:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
20002576:	88fa      	ldrh	r2, [r7, #6]
20002578:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
2000257c:	4413      	add	r3, r2
2000257e:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
20002580:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20002582:	2b00      	cmp	r3, #0
20002584:	d103      	bne.n	2000258e <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
20002586:	f04f 0301 	mov.w	r3, #1
2000258a:	623b      	str	r3, [r7, #32]
2000258c:	e001      	b.n	20002592 <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
2000258e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20002590:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002592:	68fb      	ldr	r3, [r7, #12]
20002594:	681b      	ldr	r3, [r3, #0]
20002596:	68fa      	ldr	r2, [r7, #12]
20002598:	6812      	ldr	r2, [r2, #0]
2000259a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000259c:	f042 020c 	orr.w	r2, r2, #12
200025a0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200025a2:	68fb      	ldr	r3, [r7, #12]
200025a4:	681b      	ldr	r3, [r3, #0]
200025a6:	689b      	ldr	r3, [r3, #8]
200025a8:	f003 0304 	and.w	r3, r3, #4
200025ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
200025ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
200025b0:	2b00      	cmp	r3, #0
200025b2:	d002      	beq.n	200025ba <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
200025b4:	68f8      	ldr	r0, [r7, #12]
200025b6:	f7ff fdad 	bl	20002114 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
200025ba:	68fb      	ldr	r3, [r7, #12]
200025bc:	681b      	ldr	r3, [r3, #0]
200025be:	68fa      	ldr	r2, [r7, #12]
200025c0:	6812      	ldr	r2, [r2, #0]
200025c2:	6812      	ldr	r2, [r2, #0]
200025c4:	f022 0201 	bic.w	r2, r2, #1
200025c8:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
200025ca:	68fb      	ldr	r3, [r7, #12]
200025cc:	6819      	ldr	r1, [r3, #0]
200025ce:	68fb      	ldr	r3, [r7, #12]
200025d0:	681b      	ldr	r3, [r3, #0]
200025d2:	681b      	ldr	r3, [r3, #0]
200025d4:	f240 02ff 	movw	r2, #255	; 0xff
200025d8:	f6cf 7200 	movt	r2, #65280	; 0xff00
200025dc:	ea03 0202 	and.w	r2, r3, r2
200025e0:	6a3b      	ldr	r3, [r7, #32]
200025e2:	ea4f 2003 	mov.w	r0, r3, lsl #8
200025e6:	f64f 7300 	movw	r3, #65280	; 0xff00
200025ea:	f2c0 03ff 	movt	r3, #255	; 0xff
200025ee:	ea00 0303 	and.w	r3, r0, r3
200025f2:	ea42 0303 	orr.w	r3, r2, r3
200025f6:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
200025f8:	68fb      	ldr	r3, [r7, #12]
200025fa:	681b      	ldr	r3, [r3, #0]
200025fc:	f04f 0208 	mov.w	r2, #8
20002600:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002602:	68fb      	ldr	r3, [r7, #12]
20002604:	681b      	ldr	r3, [r3, #0]
20002606:	68fa      	ldr	r2, [r7, #12]
20002608:	6812      	ldr	r2, [r2, #0]
2000260a:	6812      	ldr	r2, [r2, #0]
2000260c:	f042 0201 	orr.w	r2, r2, #1
20002610:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002612:	68fb      	ldr	r3, [r7, #12]
20002614:	681b      	ldr	r3, [r3, #0]
20002616:	689b      	ldr	r3, [r3, #8]
20002618:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000261c:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
2000261e:	e009      	b.n	20002634 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
20002620:	68fb      	ldr	r3, [r7, #12]
20002622:	681b      	ldr	r3, [r3, #0]
20002624:	691b      	ldr	r3, [r3, #16]
20002626:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002628:	68fb      	ldr	r3, [r7, #12]
2000262a:	681b      	ldr	r3, [r3, #0]
2000262c:	689b      	ldr	r3, [r3, #8]
2000262e:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002632:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20002634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20002636:	2b00      	cmp	r3, #0
20002638:	d0f2      	beq.n	20002620 <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
2000263a:	f04f 0300 	mov.w	r3, #0
2000263e:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
20002640:	f04f 0300 	mov.w	r3, #0
20002644:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
20002646:	8bba      	ldrh	r2, [r7, #28]
20002648:	88fb      	ldrh	r3, [r7, #6]
2000264a:	429a      	cmp	r2, r3
2000264c:	d20f      	bcs.n	2000266e <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
2000264e:	68fb      	ldr	r3, [r7, #12]
20002650:	681b      	ldr	r3, [r3, #0]
20002652:	8bb9      	ldrh	r1, [r7, #28]
20002654:	68ba      	ldr	r2, [r7, #8]
20002656:	440a      	add	r2, r1
20002658:	7812      	ldrb	r2, [r2, #0]
2000265a:	615a      	str	r2, [r3, #20]
        ++tx_idx;
2000265c:	8bbb      	ldrh	r3, [r7, #28]
2000265e:	f103 0301 	add.w	r3, r3, #1
20002662:	83bb      	strh	r3, [r7, #28]
        ++transit;
20002664:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20002666:	f103 0301 	add.w	r3, r3, #1
2000266a:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
2000266c:	e06a      	b.n	20002744 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
2000266e:	8bba      	ldrh	r2, [r7, #28]
20002670:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20002672:	429a      	cmp	r2, r3
20002674:	d266      	bcs.n	20002744 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
20002676:	68fb      	ldr	r3, [r7, #12]
20002678:	681b      	ldr	r3, [r3, #0]
2000267a:	f04f 0200 	mov.w	r2, #0
2000267e:	615a      	str	r2, [r3, #20]
            ++tx_idx;
20002680:	8bbb      	ldrh	r3, [r7, #28]
20002682:	f103 0301 	add.w	r3, r3, #1
20002686:	83bb      	strh	r3, [r7, #28]
            ++transit;
20002688:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
2000268a:	f103 0301 	add.w	r3, r3, #1
2000268e:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
20002690:	e058      	b.n	20002744 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002692:	68fb      	ldr	r3, [r7, #12]
20002694:	681b      	ldr	r3, [r3, #0]
20002696:	689b      	ldr	r3, [r3, #8]
20002698:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000269c:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
2000269e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
200026a0:	2b00      	cmp	r3, #0
200026a2:	d11e      	bne.n	200026e2 <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
200026a4:	68fb      	ldr	r3, [r7, #12]
200026a6:	681b      	ldr	r3, [r3, #0]
200026a8:	691b      	ldr	r3, [r3, #16]
200026aa:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
200026ac:	8b7a      	ldrh	r2, [r7, #26]
200026ae:	88fb      	ldrh	r3, [r7, #6]
200026b0:	429a      	cmp	r2, r3
200026b2:	d30e      	bcc.n	200026d2 <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
200026b4:	8bfa      	ldrh	r2, [r7, #30]
200026b6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
200026ba:	429a      	cmp	r2, r3
200026bc:	d205      	bcs.n	200026ca <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
200026be:	8bfa      	ldrh	r2, [r7, #30]
200026c0:	683b      	ldr	r3, [r7, #0]
200026c2:	4413      	add	r3, r2
200026c4:	697a      	ldr	r2, [r7, #20]
200026c6:	b2d2      	uxtb	r2, r2
200026c8:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
200026ca:	8bfb      	ldrh	r3, [r7, #30]
200026cc:	f103 0301 	add.w	r3, r3, #1
200026d0:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
200026d2:	8b7b      	ldrh	r3, [r7, #26]
200026d4:	f103 0301 	add.w	r3, r3, #1
200026d8:	837b      	strh	r3, [r7, #26]
            --transit;
200026da:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
200026dc:	f103 33ff 	add.w	r3, r3, #4294967295
200026e0:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
200026e2:	68fb      	ldr	r3, [r7, #12]
200026e4:	681b      	ldr	r3, [r3, #0]
200026e6:	689b      	ldr	r3, [r3, #8]
200026e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
200026ec:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
200026ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
200026f0:	2b00      	cmp	r3, #0
200026f2:	d127      	bne.n	20002744 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
200026f4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
200026f6:	2b03      	cmp	r3, #3
200026f8:	d824      	bhi.n	20002744 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
200026fa:	8bba      	ldrh	r2, [r7, #28]
200026fc:	88fb      	ldrh	r3, [r7, #6]
200026fe:	429a      	cmp	r2, r3
20002700:	d20f      	bcs.n	20002722 <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
20002702:	68fb      	ldr	r3, [r7, #12]
20002704:	681b      	ldr	r3, [r3, #0]
20002706:	8bb9      	ldrh	r1, [r7, #28]
20002708:	68ba      	ldr	r2, [r7, #8]
2000270a:	440a      	add	r2, r1
2000270c:	7812      	ldrb	r2, [r2, #0]
2000270e:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
20002710:	8bbb      	ldrh	r3, [r7, #28]
20002712:	f103 0301 	add.w	r3, r3, #1
20002716:	83bb      	strh	r3, [r7, #28]
                    ++transit;
20002718:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
2000271a:	f103 0301 	add.w	r3, r3, #1
2000271e:	84fb      	strh	r3, [r7, #38]	; 0x26
20002720:	e010      	b.n	20002744 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
20002722:	8bba      	ldrh	r2, [r7, #28]
20002724:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20002726:	429a      	cmp	r2, r3
20002728:	d20c      	bcs.n	20002744 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
2000272a:	68fb      	ldr	r3, [r7, #12]
2000272c:	681b      	ldr	r3, [r3, #0]
2000272e:	f04f 0200 	mov.w	r2, #0
20002732:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
20002734:	8bbb      	ldrh	r3, [r7, #28]
20002736:	f103 0301 	add.w	r3, r3, #1
2000273a:	83bb      	strh	r3, [r7, #28]
                        ++transit;
2000273c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
2000273e:	f103 0301 	add.w	r3, r3, #1
20002742:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
20002744:	8b7a      	ldrh	r2, [r7, #26]
20002746:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20002748:	429a      	cmp	r2, r3
2000274a:	d3a2      	bcc.n	20002692 <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
2000274c:	f107 0738 	add.w	r7, r7, #56	; 0x38
20002750:	46bd      	mov	sp, r7
20002752:	bd80      	pop	{r7, pc}

20002754 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20002754:	b480      	push	{r7}
20002756:	b085      	sub	sp, #20
20002758:	af00      	add	r7, sp, #0
2000275a:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
2000275c:	f04f 0300 	mov.w	r3, #0
20002760:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002762:	e00e      	b.n	20002782 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20002764:	687b      	ldr	r3, [r7, #4]
20002766:	681b      	ldr	r3, [r3, #0]
20002768:	687a      	ldr	r2, [r7, #4]
2000276a:	6891      	ldr	r1, [r2, #8]
2000276c:	687a      	ldr	r2, [r7, #4]
2000276e:	6912      	ldr	r2, [r2, #16]
20002770:	440a      	add	r2, r1
20002772:	7812      	ldrb	r2, [r2, #0]
20002774:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20002776:	687b      	ldr	r3, [r7, #4]
20002778:	691b      	ldr	r3, [r3, #16]
2000277a:	f103 0201 	add.w	r2, r3, #1
2000277e:	687b      	ldr	r3, [r7, #4]
20002780:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002782:	687b      	ldr	r3, [r7, #4]
20002784:	681b      	ldr	r3, [r3, #0]
20002786:	689b      	ldr	r3, [r3, #8]
20002788:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000278c:	2b00      	cmp	r3, #0
2000278e:	d105      	bne.n	2000279c <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20002790:	687b      	ldr	r3, [r7, #4]
20002792:	691a      	ldr	r2, [r3, #16]
20002794:	687b      	ldr	r3, [r7, #4]
20002796:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002798:	429a      	cmp	r2, r3
2000279a:	d3e3      	bcc.n	20002764 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
2000279c:	687b      	ldr	r3, [r7, #4]
2000279e:	691a      	ldr	r2, [r3, #16]
200027a0:	687b      	ldr	r3, [r7, #4]
200027a2:	68db      	ldr	r3, [r3, #12]
200027a4:	429a      	cmp	r2, r3
200027a6:	d31c      	bcc.n	200027e2 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200027a8:	e00e      	b.n	200027c8 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
200027aa:	687b      	ldr	r3, [r7, #4]
200027ac:	681b      	ldr	r3, [r3, #0]
200027ae:	687a      	ldr	r2, [r7, #4]
200027b0:	6951      	ldr	r1, [r2, #20]
200027b2:	687a      	ldr	r2, [r7, #4]
200027b4:	69d2      	ldr	r2, [r2, #28]
200027b6:	440a      	add	r2, r1
200027b8:	7812      	ldrb	r2, [r2, #0]
200027ba:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
200027bc:	687b      	ldr	r3, [r7, #4]
200027be:	69db      	ldr	r3, [r3, #28]
200027c0:	f103 0201 	add.w	r2, r3, #1
200027c4:	687b      	ldr	r3, [r7, #4]
200027c6:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200027c8:	687b      	ldr	r3, [r7, #4]
200027ca:	681b      	ldr	r3, [r3, #0]
200027cc:	689b      	ldr	r3, [r3, #8]
200027ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
200027d2:	2b00      	cmp	r3, #0
200027d4:	d105      	bne.n	200027e2 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
200027d6:	687b      	ldr	r3, [r7, #4]
200027d8:	69da      	ldr	r2, [r3, #28]
200027da:	687b      	ldr	r3, [r7, #4]
200027dc:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200027de:	429a      	cmp	r2, r3
200027e0:	d3e3      	bcc.n	200027aa <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
200027e2:	687b      	ldr	r3, [r7, #4]
200027e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200027e6:	2b00      	cmp	r3, #0
200027e8:	d01f      	beq.n	2000282a <fill_slave_tx_fifo+0xd6>
200027ea:	687b      	ldr	r3, [r7, #4]
200027ec:	691a      	ldr	r2, [r3, #16]
200027ee:	687b      	ldr	r3, [r7, #4]
200027f0:	68db      	ldr	r3, [r3, #12]
200027f2:	429a      	cmp	r2, r3
200027f4:	d319      	bcc.n	2000282a <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
200027f6:	687b      	ldr	r3, [r7, #4]
200027f8:	69da      	ldr	r2, [r3, #28]
200027fa:	687b      	ldr	r3, [r7, #4]
200027fc:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
200027fe:	429a      	cmp	r2, r3
20002800:	d313      	bcc.n	2000282a <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002802:	e008      	b.n	20002816 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20002804:	687b      	ldr	r3, [r7, #4]
20002806:	681b      	ldr	r3, [r3, #0]
20002808:	f04f 0200 	mov.w	r2, #0
2000280c:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
2000280e:	68fb      	ldr	r3, [r7, #12]
20002810:	f103 0301 	add.w	r3, r3, #1
20002814:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002816:	687b      	ldr	r3, [r7, #4]
20002818:	681b      	ldr	r3, [r3, #0]
2000281a:	689b      	ldr	r3, [r3, #8]
2000281c:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002820:	2b00      	cmp	r3, #0
20002822:	d102      	bne.n	2000282a <fill_slave_tx_fifo+0xd6>
20002824:	68fb      	ldr	r3, [r7, #12]
20002826:	2b1f      	cmp	r3, #31
20002828:	d9ec      	bls.n	20002804 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
2000282a:	f107 0714 	add.w	r7, r7, #20
2000282e:	46bd      	mov	sp, r7
20002830:	bc80      	pop	{r7}
20002832:	4770      	bx	lr

20002834 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20002834:	b580      	push	{r7, lr}
20002836:	b084      	sub	sp, #16
20002838:	af00      	add	r7, sp, #0
2000283a:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
2000283c:	687b      	ldr	r3, [r7, #4]
2000283e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002842:	2b02      	cmp	r3, #2
20002844:	d115      	bne.n	20002872 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002846:	e00c      	b.n	20002862 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20002848:	687b      	ldr	r3, [r7, #4]
2000284a:	681b      	ldr	r3, [r3, #0]
2000284c:	691b      	ldr	r3, [r3, #16]
2000284e:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20002850:	687b      	ldr	r3, [r7, #4]
20002852:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002854:	2b00      	cmp	r3, #0
20002856:	d004      	beq.n	20002862 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20002858:	687b      	ldr	r3, [r7, #4]
2000285a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
2000285c:	68fa      	ldr	r2, [r7, #12]
2000285e:	4610      	mov	r0, r2
20002860:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002862:	687b      	ldr	r3, [r7, #4]
20002864:	681b      	ldr	r3, [r3, #0]
20002866:	689b      	ldr	r3, [r3, #8]
20002868:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000286c:	2b00      	cmp	r3, #0
2000286e:	d0eb      	beq.n	20002848 <read_slave_rx_fifo+0x14>
20002870:	e032      	b.n	200028d8 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002872:	687b      	ldr	r3, [r7, #4]
20002874:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002878:	2b01      	cmp	r3, #1
2000287a:	d125      	bne.n	200028c8 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000287c:	e017      	b.n	200028ae <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000287e:	687b      	ldr	r3, [r7, #4]
20002880:	681b      	ldr	r3, [r3, #0]
20002882:	691b      	ldr	r3, [r3, #16]
20002884:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20002886:	687b      	ldr	r3, [r7, #4]
20002888:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000288a:	687b      	ldr	r3, [r7, #4]
2000288c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000288e:	429a      	cmp	r2, r3
20002890:	d207      	bcs.n	200028a2 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002892:	687b      	ldr	r3, [r7, #4]
20002894:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002896:	687b      	ldr	r3, [r7, #4]
20002898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000289a:	4413      	add	r3, r2
2000289c:	68fa      	ldr	r2, [r7, #12]
2000289e:	b2d2      	uxtb	r2, r2
200028a0:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
200028a2:	687b      	ldr	r3, [r7, #4]
200028a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200028a6:	f103 0201 	add.w	r2, r3, #1
200028aa:	687b      	ldr	r3, [r7, #4]
200028ac:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200028ae:	687b      	ldr	r3, [r7, #4]
200028b0:	681b      	ldr	r3, [r3, #0]
200028b2:	689b      	ldr	r3, [r3, #8]
200028b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
200028b8:	2b00      	cmp	r3, #0
200028ba:	d0e0      	beq.n	2000287e <read_slave_rx_fifo+0x4a>
200028bc:	e00c      	b.n	200028d8 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
200028be:	687b      	ldr	r3, [r7, #4]
200028c0:	681b      	ldr	r3, [r3, #0]
200028c2:	691b      	ldr	r3, [r3, #16]
200028c4:	60fb      	str	r3, [r7, #12]
200028c6:	e000      	b.n	200028ca <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200028c8:	bf00      	nop
200028ca:	687b      	ldr	r3, [r7, #4]
200028cc:	681b      	ldr	r3, [r3, #0]
200028ce:	689b      	ldr	r3, [r3, #8]
200028d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
200028d4:	2b00      	cmp	r3, #0
200028d6:	d0f2      	beq.n	200028be <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
200028d8:	f107 0710 	add.w	r7, r7, #16
200028dc:	46bd      	mov	sp, r7
200028de:	bd80      	pop	{r7, pc}

200028e0 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
200028e0:	b580      	push	{r7, lr}
200028e2:	b086      	sub	sp, #24
200028e4:	af00      	add	r7, sp, #0
200028e6:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
200028e8:	687b      	ldr	r3, [r7, #4]
200028ea:	681b      	ldr	r3, [r3, #0]
200028ec:	f103 0320 	add.w	r3, r3, #32
200028f0:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200028f2:	687a      	ldr	r2, [r7, #4]
200028f4:	f645 6364 	movw	r3, #24164	; 0x5e64
200028f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028fc:	429a      	cmp	r2, r3
200028fe:	d007      	beq.n	20002910 <mss_spi_isr+0x30>
20002900:	687a      	ldr	r2, [r7, #4]
20002902:	f645 53e0 	movw	r3, #24032	; 0x5de0
20002906:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000290a:	429a      	cmp	r2, r3
2000290c:	d000      	beq.n	20002910 <mss_spi_isr+0x30>
2000290e:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20002910:	693b      	ldr	r3, [r7, #16]
20002912:	681b      	ldr	r3, [r3, #0]
20002914:	f003 0302 	and.w	r3, r3, #2
20002918:	2b00      	cmp	r3, #0
2000291a:	d052      	beq.n	200029c2 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
2000291c:	687b      	ldr	r3, [r7, #4]
2000291e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002922:	2b02      	cmp	r3, #2
20002924:	d115      	bne.n	20002952 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002926:	e00c      	b.n	20002942 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002928:	687b      	ldr	r3, [r7, #4]
2000292a:	681b      	ldr	r3, [r3, #0]
2000292c:	691b      	ldr	r3, [r3, #16]
2000292e:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
20002930:	687b      	ldr	r3, [r7, #4]
20002932:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002934:	2b00      	cmp	r3, #0
20002936:	d004      	beq.n	20002942 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20002938:	687b      	ldr	r3, [r7, #4]
2000293a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
2000293c:	68fa      	ldr	r2, [r7, #12]
2000293e:	4610      	mov	r0, r2
20002940:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002942:	687b      	ldr	r3, [r7, #4]
20002944:	681b      	ldr	r3, [r3, #0]
20002946:	689b      	ldr	r3, [r3, #8]
20002948:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000294c:	2b00      	cmp	r3, #0
2000294e:	d0eb      	beq.n	20002928 <mss_spi_isr+0x48>
20002950:	e032      	b.n	200029b8 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002952:	687b      	ldr	r3, [r7, #4]
20002954:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002958:	2b01      	cmp	r3, #1
2000295a:	d125      	bne.n	200029a8 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000295c:	e017      	b.n	2000298e <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
2000295e:	687b      	ldr	r3, [r7, #4]
20002960:	681b      	ldr	r3, [r3, #0]
20002962:	691b      	ldr	r3, [r3, #16]
20002964:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20002966:	687b      	ldr	r3, [r7, #4]
20002968:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000296a:	687b      	ldr	r3, [r7, #4]
2000296c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000296e:	429a      	cmp	r2, r3
20002970:	d207      	bcs.n	20002982 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002972:	687b      	ldr	r3, [r7, #4]
20002974:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002976:	687b      	ldr	r3, [r7, #4]
20002978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000297a:	4413      	add	r3, r2
2000297c:	68fa      	ldr	r2, [r7, #12]
2000297e:	b2d2      	uxtb	r2, r2
20002980:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20002982:	687b      	ldr	r3, [r7, #4]
20002984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002986:	f103 0201 	add.w	r2, r3, #1
2000298a:	687b      	ldr	r3, [r7, #4]
2000298c:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000298e:	687b      	ldr	r3, [r7, #4]
20002990:	681b      	ldr	r3, [r3, #0]
20002992:	689b      	ldr	r3, [r3, #8]
20002994:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002998:	2b00      	cmp	r3, #0
2000299a:	d0e0      	beq.n	2000295e <mss_spi_isr+0x7e>
2000299c:	e00c      	b.n	200029b8 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
2000299e:	687b      	ldr	r3, [r7, #4]
200029a0:	681b      	ldr	r3, [r3, #0]
200029a2:	691b      	ldr	r3, [r3, #16]
200029a4:	60fb      	str	r3, [r7, #12]
200029a6:	e000      	b.n	200029aa <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200029a8:	bf00      	nop
200029aa:	687b      	ldr	r3, [r7, #4]
200029ac:	681b      	ldr	r3, [r3, #0]
200029ae:	689b      	ldr	r3, [r3, #8]
200029b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
200029b4:	2b00      	cmp	r3, #0
200029b6:	d0f2      	beq.n	2000299e <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
200029b8:	687b      	ldr	r3, [r7, #4]
200029ba:	681b      	ldr	r3, [r3, #0]
200029bc:	f04f 0202 	mov.w	r2, #2
200029c0:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
200029c2:	693b      	ldr	r3, [r7, #16]
200029c4:	681b      	ldr	r3, [r3, #0]
200029c6:	f003 0301 	and.w	r3, r3, #1
200029ca:	b2db      	uxtb	r3, r3
200029cc:	2b00      	cmp	r3, #0
200029ce:	d012      	beq.n	200029f6 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
200029d0:	687b      	ldr	r3, [r7, #4]
200029d2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200029d6:	2b02      	cmp	r3, #2
200029d8:	d105      	bne.n	200029e6 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
200029da:	687b      	ldr	r3, [r7, #4]
200029dc:	681b      	ldr	r3, [r3, #0]
200029de:	687a      	ldr	r2, [r7, #4]
200029e0:	6f92      	ldr	r2, [r2, #120]	; 0x78
200029e2:	615a      	str	r2, [r3, #20]
200029e4:	e002      	b.n	200029ec <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
200029e6:	6878      	ldr	r0, [r7, #4]
200029e8:	f7ff feb4 	bl	20002754 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
200029ec:	687b      	ldr	r3, [r7, #4]
200029ee:	681b      	ldr	r3, [r3, #0]
200029f0:	f04f 0201 	mov.w	r2, #1
200029f4:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
200029f6:	693b      	ldr	r3, [r7, #16]
200029f8:	681b      	ldr	r3, [r3, #0]
200029fa:	f003 0310 	and.w	r3, r3, #16
200029fe:	2b00      	cmp	r3, #0
20002a00:	d023      	beq.n	20002a4a <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
20002a02:	6878      	ldr	r0, [r7, #4]
20002a04:	f7ff ff16 	bl	20002834 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20002a08:	687b      	ldr	r3, [r7, #4]
20002a0a:	6a1b      	ldr	r3, [r3, #32]
20002a0c:	2b00      	cmp	r3, #0
20002a0e:	d00b      	beq.n	20002a28 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20002a10:	687b      	ldr	r3, [r7, #4]
20002a12:	6a1b      	ldr	r3, [r3, #32]
20002a14:	687a      	ldr	r2, [r7, #4]
20002a16:	6a91      	ldr	r1, [r2, #40]	; 0x28
20002a18:	687a      	ldr	r2, [r7, #4]
20002a1a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002a1c:	4608      	mov	r0, r1
20002a1e:	4611      	mov	r1, r2
20002a20:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
20002a22:	6878      	ldr	r0, [r7, #4]
20002a24:	f7ff fe96 	bl	20002754 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20002a28:	687b      	ldr	r3, [r7, #4]
20002a2a:	f04f 0201 	mov.w	r2, #1
20002a2e:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20002a30:	687b      	ldr	r3, [r7, #4]
20002a32:	681b      	ldr	r3, [r3, #0]
20002a34:	687a      	ldr	r2, [r7, #4]
20002a36:	6812      	ldr	r2, [r2, #0]
20002a38:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002a3a:	f022 0210 	bic.w	r2, r2, #16
20002a3e:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002a40:	687b      	ldr	r3, [r7, #4]
20002a42:	681b      	ldr	r3, [r3, #0]
20002a44:	f04f 0210 	mov.w	r2, #16
20002a48:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20002a4a:	693b      	ldr	r3, [r7, #16]
20002a4c:	681b      	ldr	r3, [r3, #0]
20002a4e:	f003 0304 	and.w	r3, r3, #4
20002a52:	2b00      	cmp	r3, #0
20002a54:	d00f      	beq.n	20002a76 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20002a56:	687b      	ldr	r3, [r7, #4]
20002a58:	681b      	ldr	r3, [r3, #0]
20002a5a:	687a      	ldr	r2, [r7, #4]
20002a5c:	6812      	ldr	r2, [r2, #0]
20002a5e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002a60:	f042 0204 	orr.w	r2, r2, #4
20002a64:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20002a66:	6878      	ldr	r0, [r7, #4]
20002a68:	f7ff fb54 	bl	20002114 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20002a6c:	687b      	ldr	r3, [r7, #4]
20002a6e:	681b      	ldr	r3, [r3, #0]
20002a70:	f04f 0204 	mov.w	r2, #4
20002a74:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20002a76:	693b      	ldr	r3, [r7, #16]
20002a78:	681b      	ldr	r3, [r3, #0]
20002a7a:	f003 0308 	and.w	r3, r3, #8
20002a7e:	2b00      	cmp	r3, #0
20002a80:	d031      	beq.n	20002ae6 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20002a82:	687b      	ldr	r3, [r7, #4]
20002a84:	681b      	ldr	r3, [r3, #0]
20002a86:	687a      	ldr	r2, [r7, #4]
20002a88:	6812      	ldr	r2, [r2, #0]
20002a8a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002a8c:	f042 0208 	orr.w	r2, r2, #8
20002a90:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002a92:	687b      	ldr	r3, [r7, #4]
20002a94:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002a98:	2b02      	cmp	r3, #2
20002a9a:	d113      	bne.n	20002ac4 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002a9c:	687b      	ldr	r3, [r7, #4]
20002a9e:	681a      	ldr	r2, [r3, #0]
20002aa0:	687b      	ldr	r3, [r7, #4]
20002aa2:	681b      	ldr	r3, [r3, #0]
20002aa4:	6819      	ldr	r1, [r3, #0]
20002aa6:	f240 03ff 	movw	r3, #255	; 0xff
20002aaa:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002aae:	ea01 0303 	and.w	r3, r1, r3
20002ab2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002ab6:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002ab8:	687b      	ldr	r3, [r7, #4]
20002aba:	681b      	ldr	r3, [r3, #0]
20002abc:	687a      	ldr	r2, [r7, #4]
20002abe:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002ac0:	615a      	str	r2, [r3, #20]
20002ac2:	e00b      	b.n	20002adc <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20002ac4:	687b      	ldr	r3, [r7, #4]
20002ac6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002aca:	2b01      	cmp	r3, #1
20002acc:	d106      	bne.n	20002adc <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20002ace:	687b      	ldr	r3, [r7, #4]
20002ad0:	f04f 0200 	mov.w	r2, #0
20002ad4:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20002ad6:	6878      	ldr	r0, [r7, #4]
20002ad8:	f7ff fe3c 	bl	20002754 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20002adc:	687b      	ldr	r3, [r7, #4]
20002ade:	681b      	ldr	r3, [r3, #0]
20002ae0:	f04f 0208 	mov.w	r2, #8
20002ae4:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20002ae6:	693b      	ldr	r3, [r7, #16]
20002ae8:	681b      	ldr	r3, [r3, #0]
20002aea:	f003 0320 	and.w	r3, r3, #32
20002aee:	2b00      	cmp	r3, #0
20002af0:	d049      	beq.n	20002b86 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20002af2:	6878      	ldr	r0, [r7, #4]
20002af4:	f7ff fe9e 	bl	20002834 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20002af8:	687b      	ldr	r3, [r7, #4]
20002afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002afc:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20002afe:	687b      	ldr	r3, [r7, #4]
20002b00:	6a1b      	ldr	r3, [r3, #32]
20002b02:	2b00      	cmp	r3, #0
20002b04:	d01c      	beq.n	20002b40 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20002b06:	687b      	ldr	r3, [r7, #4]
20002b08:	f04f 0200 	mov.w	r2, #0
20002b0c:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20002b0e:	687b      	ldr	r3, [r7, #4]
20002b10:	f04f 0200 	mov.w	r2, #0
20002b14:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20002b16:	687b      	ldr	r3, [r7, #4]
20002b18:	f04f 0200 	mov.w	r2, #0
20002b1c:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
20002b1e:	687b      	ldr	r3, [r7, #4]
20002b20:	f04f 0200 	mov.w	r2, #0
20002b24:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002b26:	687b      	ldr	r3, [r7, #4]
20002b28:	681b      	ldr	r3, [r3, #0]
20002b2a:	f04f 0210 	mov.w	r2, #16
20002b2e:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20002b30:	687b      	ldr	r3, [r7, #4]
20002b32:	681b      	ldr	r3, [r3, #0]
20002b34:	687a      	ldr	r2, [r7, #4]
20002b36:	6812      	ldr	r2, [r2, #0]
20002b38:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002b3a:	f042 0210 	orr.w	r2, r2, #16
20002b3e:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20002b40:	687b      	ldr	r3, [r7, #4]
20002b42:	f04f 0200 	mov.w	r2, #0
20002b46:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002b48:	687b      	ldr	r3, [r7, #4]
20002b4a:	681b      	ldr	r3, [r3, #0]
20002b4c:	687a      	ldr	r2, [r7, #4]
20002b4e:	6812      	ldr	r2, [r2, #0]
20002b50:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002b52:	f042 020c 	orr.w	r2, r2, #12
20002b56:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20002b58:	6878      	ldr	r0, [r7, #4]
20002b5a:	f7ff fdfb 	bl	20002754 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20002b5e:	687b      	ldr	r3, [r7, #4]
20002b60:	f04f 0200 	mov.w	r2, #0
20002b64:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20002b66:	687b      	ldr	r3, [r7, #4]
20002b68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002b6a:	2b00      	cmp	r3, #0
20002b6c:	d006      	beq.n	20002b7c <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20002b6e:	687b      	ldr	r3, [r7, #4]
20002b70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002b72:	687a      	ldr	r2, [r7, #4]
20002b74:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002b76:	4610      	mov	r0, r2
20002b78:	6979      	ldr	r1, [r7, #20]
20002b7a:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20002b7c:	687b      	ldr	r3, [r7, #4]
20002b7e:	681b      	ldr	r3, [r3, #0]
20002b80:	f04f 0220 	mov.w	r2, #32
20002b84:	60da      	str	r2, [r3, #12]
    }
}
20002b86:	f107 0718 	add.w	r7, r7, #24
20002b8a:	46bd      	mov	sp, r7
20002b8c:	bd80      	pop	{r7, pc}
20002b8e:	bf00      	nop

20002b90 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20002b90:	4668      	mov	r0, sp
20002b92:	f020 0107 	bic.w	r1, r0, #7
20002b96:	468d      	mov	sp, r1
20002b98:	b589      	push	{r0, r3, r7, lr}
20002b9a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20002b9c:	f645 6064 	movw	r0, #24164	; 0x5e64
20002ba0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002ba4:	f7ff fe9c 	bl	200028e0 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20002ba8:	f04f 000c 	mov.w	r0, #12
20002bac:	f7ff f9fa 	bl	20001fa4 <NVIC_ClearPendingIRQ>
}
20002bb0:	46bd      	mov	sp, r7
20002bb2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002bb6:	4685      	mov	sp, r0
20002bb8:	4770      	bx	lr
20002bba:	bf00      	nop

20002bbc <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20002bbc:	4668      	mov	r0, sp
20002bbe:	f020 0107 	bic.w	r1, r0, #7
20002bc2:	468d      	mov	sp, r1
20002bc4:	b589      	push	{r0, r3, r7, lr}
20002bc6:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20002bc8:	f645 50e0 	movw	r0, #24032	; 0x5de0
20002bcc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002bd0:	f7ff fe86 	bl	200028e0 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20002bd4:	f04f 000d 	mov.w	r0, #13
20002bd8:	f7ff f9e4 	bl	20001fa4 <NVIC_ClearPendingIRQ>
}
20002bdc:	46bd      	mov	sp, r7
20002bde:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002be2:	4685      	mov	sp, r0
20002be4:	4770      	bx	lr
20002be6:	bf00      	nop

20002be8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20002be8:	b480      	push	{r7}
20002bea:	b083      	sub	sp, #12
20002bec:	af00      	add	r7, sp, #0
20002bee:	4603      	mov	r3, r0
20002bf0:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002bf2:	f24e 1300 	movw	r3, #57600	; 0xe100
20002bf6:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002bfa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002bfe:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002c02:	88f9      	ldrh	r1, [r7, #6]
20002c04:	f001 011f 	and.w	r1, r1, #31
20002c08:	f04f 0001 	mov.w	r0, #1
20002c0c:	fa00 f101 	lsl.w	r1, r0, r1
20002c10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002c14:	f107 070c 	add.w	r7, r7, #12
20002c18:	46bd      	mov	sp, r7
20002c1a:	bc80      	pop	{r7}
20002c1c:	4770      	bx	lr
20002c1e:	bf00      	nop

20002c20 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002c20:	b480      	push	{r7}
20002c22:	b083      	sub	sp, #12
20002c24:	af00      	add	r7, sp, #0
20002c26:	4603      	mov	r3, r0
20002c28:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002c2a:	f24e 1300 	movw	r3, #57600	; 0xe100
20002c2e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002c32:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002c36:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002c3a:	88f9      	ldrh	r1, [r7, #6]
20002c3c:	f001 011f 	and.w	r1, r1, #31
20002c40:	f04f 0001 	mov.w	r0, #1
20002c44:	fa00 f101 	lsl.w	r1, r0, r1
20002c48:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002c4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002c50:	f107 070c 	add.w	r7, r7, #12
20002c54:	46bd      	mov	sp, r7
20002c56:	bc80      	pop	{r7}
20002c58:	4770      	bx	lr
20002c5a:	bf00      	nop

20002c5c <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20002c5c:	b480      	push	{r7}
20002c5e:	b085      	sub	sp, #20
20002c60:	af00      	add	r7, sp, #0
20002c62:	4603      	mov	r3, r0
20002c64:	6039      	str	r1, [r7, #0]
20002c66:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20002c68:	79fb      	ldrb	r3, [r7, #7]
20002c6a:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002c6c:	68fb      	ldr	r3, [r7, #12]
20002c6e:	2b1f      	cmp	r3, #31
20002c70:	d900      	bls.n	20002c74 <MSS_GPIO_config+0x18>
20002c72:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20002c74:	68fb      	ldr	r3, [r7, #12]
20002c76:	2b1f      	cmp	r3, #31
20002c78:	d808      	bhi.n	20002c8c <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20002c7a:	68fa      	ldr	r2, [r7, #12]
20002c7c:	f245 6314 	movw	r3, #22036	; 0x5614
20002c80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002c88:	683a      	ldr	r2, [r7, #0]
20002c8a:	601a      	str	r2, [r3, #0]
    }
}
20002c8c:	f107 0714 	add.w	r7, r7, #20
20002c90:	46bd      	mov	sp, r7
20002c92:	bc80      	pop	{r7}
20002c94:	4770      	bx	lr
20002c96:	bf00      	nop

20002c98 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20002c98:	b480      	push	{r7}
20002c9a:	b085      	sub	sp, #20
20002c9c:	af00      	add	r7, sp, #0
20002c9e:	4602      	mov	r2, r0
20002ca0:	460b      	mov	r3, r1
20002ca2:	71fa      	strb	r2, [r7, #7]
20002ca4:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
20002ca6:	79fb      	ldrb	r3, [r7, #7]
20002ca8:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002caa:	68fb      	ldr	r3, [r7, #12]
20002cac:	2b1f      	cmp	r3, #31
20002cae:	d900      	bls.n	20002cb2 <MSS_GPIO_set_output+0x1a>
20002cb0:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20002cb2:	68fb      	ldr	r3, [r7, #12]
20002cb4:	2b1f      	cmp	r3, #31
20002cb6:	d809      	bhi.n	20002ccc <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20002cb8:	f240 0300 	movw	r3, #0
20002cbc:	f2c4 2326 	movt	r3, #16934	; 0x4226
20002cc0:	68fa      	ldr	r2, [r7, #12]
20002cc2:	79b9      	ldrb	r1, [r7, #6]
20002cc4:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20002cc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
20002ccc:	f107 0714 	add.w	r7, r7, #20
20002cd0:	46bd      	mov	sp, r7
20002cd2:	bc80      	pop	{r7}
20002cd4:	4770      	bx	lr
20002cd6:	bf00      	nop

20002cd8 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
20002cd8:	b580      	push	{r7, lr}
20002cda:	b084      	sub	sp, #16
20002cdc:	af00      	add	r7, sp, #0
20002cde:	4603      	mov	r3, r0
20002ce0:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
20002ce2:	79fb      	ldrb	r3, [r7, #7]
20002ce4:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002ce6:	68fb      	ldr	r3, [r7, #12]
20002ce8:	2b1f      	cmp	r3, #31
20002cea:	d900      	bls.n	20002cee <MSS_GPIO_enable_irq+0x16>
20002cec:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20002cee:	68fb      	ldr	r3, [r7, #12]
20002cf0:	2b1f      	cmp	r3, #31
20002cf2:	d81e      	bhi.n	20002d32 <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
20002cf4:	68fa      	ldr	r2, [r7, #12]
20002cf6:	f245 6314 	movw	r3, #22036	; 0x5614
20002cfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002d02:	681b      	ldr	r3, [r3, #0]
20002d04:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
20002d06:	68fa      	ldr	r2, [r7, #12]
20002d08:	f245 6314 	movw	r3, #22036	; 0x5614
20002d0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002d14:	68ba      	ldr	r2, [r7, #8]
20002d16:	f042 0208 	orr.w	r2, r2, #8
20002d1a:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
20002d1c:	68fa      	ldr	r2, [r7, #12]
20002d1e:	f245 6394 	movw	r3, #22164	; 0x5694
20002d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d26:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002d2a:	b21b      	sxth	r3, r3
20002d2c:	4618      	mov	r0, r3
20002d2e:	f7ff ff5b 	bl	20002be8 <NVIC_EnableIRQ>
    }
}
20002d32:	f107 0710 	add.w	r7, r7, #16
20002d36:	46bd      	mov	sp, r7
20002d38:	bd80      	pop	{r7, pc}
20002d3a:	bf00      	nop

20002d3c <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
20002d3c:	b580      	push	{r7, lr}
20002d3e:	b084      	sub	sp, #16
20002d40:	af00      	add	r7, sp, #0
20002d42:	4603      	mov	r3, r0
20002d44:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20002d46:	79fb      	ldrb	r3, [r7, #7]
20002d48:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002d4a:	68fb      	ldr	r3, [r7, #12]
20002d4c:	2b1f      	cmp	r3, #31
20002d4e:	d900      	bls.n	20002d52 <MSS_GPIO_clear_irq+0x16>
20002d50:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20002d52:	68fb      	ldr	r3, [r7, #12]
20002d54:	2b1f      	cmp	r3, #31
20002d56:	d815      	bhi.n	20002d84 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
20002d58:	f243 0300 	movw	r3, #12288	; 0x3000
20002d5c:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002d60:	68fa      	ldr	r2, [r7, #12]
20002d62:	f04f 0101 	mov.w	r1, #1
20002d66:	fa01 f202 	lsl.w	r2, r1, r2
20002d6a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
20002d6e:	68fa      	ldr	r2, [r7, #12]
20002d70:	f245 6394 	movw	r3, #22164	; 0x5694
20002d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d78:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002d7c:	b21b      	sxth	r3, r3
20002d7e:	4618      	mov	r0, r3
20002d80:	f7ff ff4e 	bl	20002c20 <NVIC_ClearPendingIRQ>
    }
}
20002d84:	f107 0710 	add.w	r7, r7, #16
20002d88:	46bd      	mov	sp, r7
20002d8a:	bd80      	pop	{r7, pc}

20002d8c <UART_init>:
    UART_instance_t * this_uart,
    addr_t base_addr,
    uint16_t baud_value,
    uint8_t line_config
)
{
20002d8c:	b580      	push	{r7, lr}
20002d8e:	b090      	sub	sp, #64	; 0x40
20002d90:	af00      	add	r7, sp, #0
20002d92:	60f8      	str	r0, [r7, #12]
20002d94:	60b9      	str	r1, [r7, #8]
20002d96:	80fa      	strh	r2, [r7, #6]
20002d98:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
    HAL_ASSERT( this_uart != NULL_INSTANCE )
20002d9a:	68fb      	ldr	r3, [r7, #12]
20002d9c:	2b00      	cmp	r3, #0
20002d9e:	d123      	bne.n	20002de8 <UART_init+0x5c>
20002da0:	f245 63d4 	movw	r3, #22228	; 0x56d4
20002da4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002da8:	f107 0c14 	add.w	ip, r7, #20
20002dac:	469e      	mov	lr, r3
20002dae:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20002db2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20002db6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20002dba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20002dbe:	e89e 0003 	ldmia.w	lr, {r0, r1}
20002dc2:	f8cc 0000 	str.w	r0, [ip]
20002dc6:	f10c 0c04 	add.w	ip, ip, #4
20002dca:	f8ac 1000 	strh.w	r1, [ip]
20002dce:	f10c 0c02 	add.w	ip, ip, #2
20002dd2:	ea4f 4311 	mov.w	r3, r1, lsr #16
20002dd6:	f88c 3000 	strb.w	r3, [ip]
20002dda:	f107 0314 	add.w	r3, r7, #20
20002dde:	4618      	mov	r0, r3
20002de0:	f04f 0130 	mov.w	r1, #48	; 0x30
20002de4:	f000 fdb2 	bl	2000394c <HAL_assert_fail>
    HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
20002de8:	797b      	ldrb	r3, [r7, #5]
20002dea:	2b07      	cmp	r3, #7
20002dec:	d923      	bls.n	20002e36 <UART_init+0xaa>
20002dee:	f245 63d4 	movw	r3, #22228	; 0x56d4
20002df2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002df6:	f107 0c14 	add.w	ip, r7, #20
20002dfa:	469e      	mov	lr, r3
20002dfc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20002e00:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20002e04:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20002e08:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20002e0c:	e89e 0003 	ldmia.w	lr, {r0, r1}
20002e10:	f8cc 0000 	str.w	r0, [ip]
20002e14:	f10c 0c04 	add.w	ip, ip, #4
20002e18:	f8ac 1000 	strh.w	r1, [ip]
20002e1c:	f10c 0c02 	add.w	ip, ip, #2
20002e20:	ea4f 4311 	mov.w	r3, r1, lsr #16
20002e24:	f88c 3000 	strb.w	r3, [ip]
20002e28:	f107 0314 	add.w	r3, r7, #20
20002e2c:	4618      	mov	r0, r3
20002e2e:	f04f 0131 	mov.w	r1, #49	; 0x31
20002e32:	f000 fd8b 	bl	2000394c <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
20002e36:	88fa      	ldrh	r2, [r7, #6]
20002e38:	f641 73ff 	movw	r3, #8191	; 0x1fff
20002e3c:	429a      	cmp	r2, r3
20002e3e:	d923      	bls.n	20002e88 <UART_init+0xfc>
20002e40:	f245 63d4 	movw	r3, #22228	; 0x56d4
20002e44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e48:	f107 0c14 	add.w	ip, r7, #20
20002e4c:	469e      	mov	lr, r3
20002e4e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20002e52:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20002e56:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20002e5a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20002e5e:	e89e 0003 	ldmia.w	lr, {r0, r1}
20002e62:	f8cc 0000 	str.w	r0, [ip]
20002e66:	f10c 0c04 	add.w	ip, ip, #4
20002e6a:	f8ac 1000 	strh.w	r1, [ip]
20002e6e:	f10c 0c02 	add.w	ip, ip, #2
20002e72:	ea4f 4311 	mov.w	r3, r1, lsr #16
20002e76:	f88c 3000 	strb.w	r3, [ip]
20002e7a:	f107 0314 	add.w	r3, r7, #20
20002e7e:	4618      	mov	r0, r3
20002e80:	f04f 0132 	mov.w	r1, #50	; 0x32
20002e84:	f000 fd62 	bl	2000394c <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
20002e88:	68fb      	ldr	r3, [r7, #12]
20002e8a:	2b00      	cmp	r3, #0
20002e8c:	f000 80c7 	beq.w	2000301e <UART_init+0x292>
20002e90:	797b      	ldrb	r3, [r7, #5]
20002e92:	2b07      	cmp	r3, #7
20002e94:	f200 80c3 	bhi.w	2000301e <UART_init+0x292>
20002e98:	88fa      	ldrh	r2, [r7, #6]
20002e9a:	f641 73ff 	movw	r3, #8191	; 0x1fff
20002e9e:	429a      	cmp	r2, r3
20002ea0:	f200 80bd 	bhi.w	2000301e <UART_init+0x292>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
20002ea4:	68bb      	ldr	r3, [r7, #8]
20002ea6:	f103 0208 	add.w	r2, r3, #8
20002eaa:	88fb      	ldrh	r3, [r7, #6]
20002eac:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20002eb0:	4610      	mov	r0, r2
20002eb2:	4619      	mov	r1, r3
20002eb4:	f000 fd8e 	bl	200039d4 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
20002eb8:	68bb      	ldr	r3, [r7, #8]
20002eba:	f103 020c 	add.w	r2, r3, #12
20002ebe:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
20002ec0:	88fb      	ldrh	r3, [r7, #6]
20002ec2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
20002ec6:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
20002eca:	ea41 0303 	orr.w	r3, r1, r3
20002ece:	4610      	mov	r0, r2
20002ed0:	4619      	mov	r1, r3
20002ed2:	f000 fd7f 	bl	200039d4 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
20002ed6:	68fb      	ldr	r3, [r7, #12]
20002ed8:	68ba      	ldr	r2, [r7, #8]
20002eda:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
20002edc:	68fb      	ldr	r3, [r7, #12]
20002ede:	681b      	ldr	r3, [r3, #0]
20002ee0:	f103 0308 	add.w	r3, r3, #8
20002ee4:	4618      	mov	r0, r3
20002ee6:	f000 fd77 	bl	200039d8 <HW_get_8bit_reg>
20002eea:	4603      	mov	r3, r0
20002eec:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
20002eee:	68fb      	ldr	r3, [r7, #12]
20002ef0:	681b      	ldr	r3, [r3, #0]
20002ef2:	f103 030c 	add.w	r3, r3, #12
20002ef6:	4618      	mov	r0, r3
20002ef8:	f000 fd6e 	bl	200039d8 <HW_get_8bit_reg>
20002efc:	4603      	mov	r3, r0
20002efe:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
20002f02:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
20002f06:	f023 0307 	bic.w	r3, r3, #7
20002f0a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
20002f0e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
20002f12:	ea4f 1343 	mov.w	r3, r3, lsl #5
20002f16:	b29a      	uxth	r2, r3
20002f18:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
20002f1a:	ea42 0303 	orr.w	r3, r2, r3
20002f1e:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
20002f20:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
20002f24:	f003 0307 	and.w	r3, r3, #7
20002f28:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
20002f2c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
20002f2e:	88fb      	ldrh	r3, [r7, #6]
20002f30:	429a      	cmp	r2, r3
20002f32:	d023      	beq.n	20002f7c <UART_init+0x1f0>
20002f34:	f245 63d4 	movw	r3, #22228	; 0x56d4
20002f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f3c:	f107 0c14 	add.w	ip, r7, #20
20002f40:	469e      	mov	lr, r3
20002f42:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20002f46:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20002f4a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20002f4e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20002f52:	e89e 0003 	ldmia.w	lr, {r0, r1}
20002f56:	f8cc 0000 	str.w	r0, [ip]
20002f5a:	f10c 0c04 	add.w	ip, ip, #4
20002f5e:	f8ac 1000 	strh.w	r1, [ip]
20002f62:	f10c 0c02 	add.w	ip, ip, #2
20002f66:	ea4f 4311 	mov.w	r3, r1, lsr #16
20002f6a:	f88c 3000 	strb.w	r3, [ip]
20002f6e:	f107 0314 	add.w	r3, r7, #20
20002f72:	4618      	mov	r0, r3
20002f74:	f04f 0154 	mov.w	r1, #84	; 0x54
20002f78:	f000 fce8 	bl	2000394c <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
20002f7c:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
20002f80:	797b      	ldrb	r3, [r7, #5]
20002f82:	429a      	cmp	r2, r3
20002f84:	d023      	beq.n	20002fce <UART_init+0x242>
20002f86:	f245 63d4 	movw	r3, #22228	; 0x56d4
20002f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f8e:	f107 0c14 	add.w	ip, r7, #20
20002f92:	469e      	mov	lr, r3
20002f94:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20002f98:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20002f9c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20002fa0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20002fa4:	e89e 0003 	ldmia.w	lr, {r0, r1}
20002fa8:	f8cc 0000 	str.w	r0, [ip]
20002fac:	f10c 0c04 	add.w	ip, ip, #4
20002fb0:	f8ac 1000 	strh.w	r1, [ip]
20002fb4:	f10c 0c02 	add.w	ip, ip, #2
20002fb8:	ea4f 4311 	mov.w	r3, r1, lsr #16
20002fbc:	f88c 3000 	strb.w	r3, [ip]
20002fc0:	f107 0314 	add.w	r3, r7, #20
20002fc4:	4618      	mov	r0, r3
20002fc6:	f04f 0155 	mov.w	r1, #85	; 0x55
20002fca:	f000 fcbf 	bl	2000394c <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20002fce:	68fb      	ldr	r3, [r7, #12]
20002fd0:	681b      	ldr	r3, [r3, #0]
20002fd2:	f103 0310 	add.w	r3, r3, #16
20002fd6:	4618      	mov	r0, r3
20002fd8:	f000 fcfe 	bl	200039d8 <HW_get_8bit_reg>
20002fdc:	4603      	mov	r3, r0
20002fde:	f003 0302 	and.w	r3, r3, #2
20002fe2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
20002fe6:	e012      	b.n	2000300e <UART_init+0x282>
        {
            HAL_get_8bit_reg( this_uart->base_address, RXDATA );
20002fe8:	68fb      	ldr	r3, [r7, #12]
20002fea:	681b      	ldr	r3, [r3, #0]
20002fec:	f103 0304 	add.w	r3, r3, #4
20002ff0:	4618      	mov	r0, r3
20002ff2:	f000 fcf1 	bl	200039d8 <HW_get_8bit_reg>
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20002ff6:	68fb      	ldr	r3, [r7, #12]
20002ff8:	681b      	ldr	r3, [r3, #0]
20002ffa:	f103 0310 	add.w	r3, r3, #16
20002ffe:	4618      	mov	r0, r3
20003000:	f000 fcea 	bl	200039d8 <HW_get_8bit_reg>
20003004:	4603      	mov	r3, r0
20003006:	f003 0302 	and.w	r3, r3, #2
2000300a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
2000300e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
20003012:	2b00      	cmp	r3, #0
20003014:	d1e8      	bne.n	20002fe8 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
20003016:	68fb      	ldr	r3, [r7, #12]
20003018:	f04f 0200 	mov.w	r2, #0
2000301c:	711a      	strb	r2, [r3, #4]
    }
}
2000301e:	f107 0740 	add.w	r7, r7, #64	; 0x40
20003022:	46bd      	mov	sp, r7
20003024:	bd80      	pop	{r7, pc}
20003026:	bf00      	nop

20003028 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
20003028:	b580      	push	{r7, lr}
2000302a:	b090      	sub	sp, #64	; 0x40
2000302c:	af00      	add	r7, sp, #0
2000302e:	60f8      	str	r0, [r7, #12]
20003030:	60b9      	str	r1, [r7, #8]
20003032:	607a      	str	r2, [r7, #4]
    size_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
20003034:	68fb      	ldr	r3, [r7, #12]
20003036:	2b00      	cmp	r3, #0
20003038:	d123      	bne.n	20003082 <UART_send+0x5a>
2000303a:	f245 63d4 	movw	r3, #22228	; 0x56d4
2000303e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003042:	f107 0c10 	add.w	ip, r7, #16
20003046:	469e      	mov	lr, r3
20003048:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
2000304c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003050:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003054:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003058:	e89e 0003 	ldmia.w	lr, {r0, r1}
2000305c:	f8cc 0000 	str.w	r0, [ip]
20003060:	f10c 0c04 	add.w	ip, ip, #4
20003064:	f8ac 1000 	strh.w	r1, [ip]
20003068:	f10c 0c02 	add.w	ip, ip, #2
2000306c:	ea4f 4311 	mov.w	r3, r1, lsr #16
20003070:	f88c 3000 	strb.w	r3, [ip]
20003074:	f107 0310 	add.w	r3, r7, #16
20003078:	4618      	mov	r0, r3
2000307a:	f04f 017c 	mov.w	r1, #124	; 0x7c
2000307e:	f000 fc65 	bl	2000394c <HAL_assert_fail>
    HAL_ASSERT( tx_buffer != NULL_BUFFER )
20003082:	68bb      	ldr	r3, [r7, #8]
20003084:	2b00      	cmp	r3, #0
20003086:	d123      	bne.n	200030d0 <UART_send+0xa8>
20003088:	f245 63d4 	movw	r3, #22228	; 0x56d4
2000308c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003090:	f107 0c10 	add.w	ip, r7, #16
20003094:	469e      	mov	lr, r3
20003096:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
2000309a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
2000309e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200030a2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200030a6:	e89e 0003 	ldmia.w	lr, {r0, r1}
200030aa:	f8cc 0000 	str.w	r0, [ip]
200030ae:	f10c 0c04 	add.w	ip, ip, #4
200030b2:	f8ac 1000 	strh.w	r1, [ip]
200030b6:	f10c 0c02 	add.w	ip, ip, #2
200030ba:	ea4f 4311 	mov.w	r3, r1, lsr #16
200030be:	f88c 3000 	strb.w	r3, [ip]
200030c2:	f107 0310 	add.w	r3, r7, #16
200030c6:	4618      	mov	r0, r3
200030c8:	f04f 017d 	mov.w	r1, #125	; 0x7d
200030cc:	f000 fc3e 	bl	2000394c <HAL_assert_fail>
    HAL_ASSERT( tx_size > 0 )
200030d0:	687b      	ldr	r3, [r7, #4]
200030d2:	2b00      	cmp	r3, #0
200030d4:	d123      	bne.n	2000311e <UART_send+0xf6>
200030d6:	f245 63d4 	movw	r3, #22228	; 0x56d4
200030da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030de:	f107 0c10 	add.w	ip, r7, #16
200030e2:	469e      	mov	lr, r3
200030e4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200030e8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200030ec:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200030f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200030f4:	e89e 0003 	ldmia.w	lr, {r0, r1}
200030f8:	f8cc 0000 	str.w	r0, [ip]
200030fc:	f10c 0c04 	add.w	ip, ip, #4
20003100:	f8ac 1000 	strh.w	r1, [ip]
20003104:	f10c 0c02 	add.w	ip, ip, #2
20003108:	ea4f 4311 	mov.w	r3, r1, lsr #16
2000310c:	f88c 3000 	strb.w	r3, [ip]
20003110:	f107 0310 	add.w	r3, r7, #16
20003114:	4618      	mov	r0, r3
20003116:	f04f 017e 	mov.w	r1, #126	; 0x7e
2000311a:	f000 fc17 	bl	2000394c <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
2000311e:	68fb      	ldr	r3, [r7, #12]
20003120:	2b00      	cmp	r3, #0
20003122:	d02b      	beq.n	2000317c <UART_send+0x154>
20003124:	68bb      	ldr	r3, [r7, #8]
20003126:	2b00      	cmp	r3, #0
20003128:	d028      	beq.n	2000317c <UART_send+0x154>
2000312a:	687b      	ldr	r3, [r7, #4]
2000312c:	2b00      	cmp	r3, #0
2000312e:	d025      	beq.n	2000317c <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
20003130:	f04f 0300 	mov.w	r3, #0
20003134:	63bb      	str	r3, [r7, #56]	; 0x38
20003136:	e01d      	b.n	20003174 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20003138:	68fb      	ldr	r3, [r7, #12]
2000313a:	681b      	ldr	r3, [r3, #0]
2000313c:	f103 0310 	add.w	r3, r3, #16
20003140:	4618      	mov	r0, r3
20003142:	f000 fc49 	bl	200039d8 <HW_get_8bit_reg>
20003146:	4603      	mov	r3, r0
20003148:	f003 0301 	and.w	r3, r3, #1
2000314c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
20003150:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
20003154:	2b00      	cmp	r3, #0
20003156:	d0ef      	beq.n	20003138 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
20003158:	68fb      	ldr	r3, [r7, #12]
2000315a:	681a      	ldr	r2, [r3, #0]
                              (uint_fast8_t)tx_buffer[char_idx] );
2000315c:	68b9      	ldr	r1, [r7, #8]
2000315e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
20003160:	440b      	add	r3, r1
20003162:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
20003164:	4610      	mov	r0, r2
20003166:	4619      	mov	r1, r3
20003168:	f000 fc34 	bl	200039d4 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
2000316c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
2000316e:	f103 0301 	add.w	r3, r3, #1
20003172:	63bb      	str	r3, [r7, #56]	; 0x38
20003174:	6bba      	ldr	r2, [r7, #56]	; 0x38
20003176:	687b      	ldr	r3, [r7, #4]
20003178:	429a      	cmp	r2, r3
2000317a:	d3dd      	bcc.n	20003138 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
                              (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
2000317c:	f107 0740 	add.w	r7, r7, #64	; 0x40
20003180:	46bd      	mov	sp, r7
20003182:	bd80      	pop	{r7, pc}

20003184 <SPI_init>:
(
    spi_instance_t * this_spi,
    addr_t base_addr,
    uint16_t fifo_depth
)
{
20003184:	b580      	push	{r7, lr}
20003186:	b0a4      	sub	sp, #144	; 0x90
20003188:	af00      	add	r7, sp, #0
2000318a:	60f8      	str	r0, [r7, #12]
2000318c:	60b9      	str	r1, [r7, #8]
2000318e:	4613      	mov	r3, r2
20003190:	80fb      	strh	r3, [r7, #6]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
20003192:	68fb      	ldr	r3, [r7, #12]
20003194:	2b00      	cmp	r3, #0
20003196:	d117      	bne.n	200031c8 <SPI_init+0x44>
20003198:	f245 63fc 	movw	r3, #22268	; 0x56fc
2000319c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031a0:	f107 0c70 	add.w	ip, r7, #112	; 0x70
200031a4:	469e      	mov	lr, r3
200031a6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200031aa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200031ae:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
200031b2:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
200031b6:	f8ac 3000 	strh.w	r3, [ip]
200031ba:	f107 0370 	add.w	r3, r7, #112	; 0x70
200031be:	4618      	mov	r0, r3
200031c0:	f04f 0143 	mov.w	r1, #67	; 0x43
200031c4:	f000 fbc2 	bl	2000394c <HAL_assert_fail>
    HAL_ASSERT( NULL_ADDR != base_addr );
200031c8:	68bb      	ldr	r3, [r7, #8]
200031ca:	2b00      	cmp	r3, #0
200031cc:	d117      	bne.n	200031fe <SPI_init+0x7a>
200031ce:	f245 63fc 	movw	r3, #22268	; 0x56fc
200031d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031d6:	f107 0c50 	add.w	ip, r7, #80	; 0x50
200031da:	469e      	mov	lr, r3
200031dc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200031e0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200031e4:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
200031e8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
200031ec:	f8ac 3000 	strh.w	r3, [ip]
200031f0:	f107 0350 	add.w	r3, r7, #80	; 0x50
200031f4:	4618      	mov	r0, r3
200031f6:	f04f 0144 	mov.w	r1, #68	; 0x44
200031fa:	f000 fba7 	bl	2000394c <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_FIFO_DEPTH  >= fifo_depth );
200031fe:	88fb      	ldrh	r3, [r7, #6]
20003200:	2b20      	cmp	r3, #32
20003202:	d917      	bls.n	20003234 <SPI_init+0xb0>
20003204:	f245 63fc 	movw	r3, #22268	; 0x56fc
20003208:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000320c:	f107 0c30 	add.w	ip, r7, #48	; 0x30
20003210:	469e      	mov	lr, r3
20003212:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003216:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
2000321a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
2000321e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003222:	f8ac 3000 	strh.w	r3, [ip]
20003226:	f107 0330 	add.w	r3, r7, #48	; 0x30
2000322a:	4618      	mov	r0, r3
2000322c:	f04f 0145 	mov.w	r1, #69	; 0x45
20003230:	f000 fb8c 	bl	2000394c <HAL_assert_fail>
    HAL_ASSERT( SPI_MIN_FIFO_DEPTH  <= fifo_depth );
20003234:	88fb      	ldrh	r3, [r7, #6]
20003236:	2b00      	cmp	r3, #0
20003238:	d117      	bne.n	2000326a <SPI_init+0xe6>
2000323a:	f245 63fc 	movw	r3, #22268	; 0x56fc
2000323e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003242:	f107 0c10 	add.w	ip, r7, #16
20003246:	469e      	mov	lr, r3
20003248:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
2000324c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003250:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003254:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003258:	f8ac 3000 	strh.w	r3, [ip]
2000325c:	f107 0310 	add.w	r3, r7, #16
20003260:	4618      	mov	r0, r3
20003262:	f04f 0146 	mov.w	r1, #70	; 0x46
20003266:	f000 fb71 	bl	2000394c <HAL_assert_fail>

    if( ( NULL_INSTANCE != this_spi ) && ( base_addr != NULL_ADDR ) )
2000326a:	68fb      	ldr	r3, [r7, #12]
2000326c:	2b00      	cmp	r3, #0
2000326e:	d052      	beq.n	20003316 <SPI_init+0x192>
20003270:	68bb      	ldr	r3, [r7, #8]
20003272:	2b00      	cmp	r3, #0
20003274:	d04f      	beq.n	20003316 <SPI_init+0x192>
         * Relies on the fact that byte filling with 0x00 will equate
         * to 0 for any non byte sized items too.
         */

        /* First fill struct with 0s */
        memset( this_spi, 0, sizeof(spi_instance_t) );
20003276:	68f8      	ldr	r0, [r7, #12]
20003278:	f04f 0100 	mov.w	r1, #0
2000327c:	f04f 0248 	mov.w	r2, #72	; 0x48
20003280:	f000 fbe8 	bl	20003a54 <memset>

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;
20003284:	68fb      	ldr	r3, [r7, #12]
20003286:	68ba      	ldr	r2, [r7, #8]
20003288:	601a      	str	r2, [r3, #0]

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
2000328a:	88fb      	ldrh	r3, [r7, #6]
2000328c:	2b20      	cmp	r3, #32
2000328e:	d807      	bhi.n	200032a0 <SPI_init+0x11c>
20003290:	88fb      	ldrh	r3, [r7, #6]
20003292:	2b00      	cmp	r3, #0
20003294:	d004      	beq.n	200032a0 <SPI_init+0x11c>
        {
            this_spi->fifo_depth = fifo_depth;
20003296:	68fb      	ldr	r3, [r7, #12]
20003298:	88fa      	ldrh	r2, [r7, #6]
2000329a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
2000329e:	e004      	b.n	200032aa <SPI_init+0x126>
        {
            this_spi->fifo_depth = fifo_depth;
        }
        else
        {
            this_spi->fifo_depth = SPI_MIN_FIFO_DEPTH;
200032a0:	68fb      	ldr	r3, [r7, #12]
200032a2:	f04f 0201 	mov.w	r2, #1
200032a6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        }
        /* Make sure the CoreSPI is disabled while we configure it */
        HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
200032aa:	68fb      	ldr	r3, [r7, #12]
200032ac:	681b      	ldr	r3, [r3, #0]
200032ae:	4618      	mov	r0, r3
200032b0:	f04f 0100 	mov.w	r1, #0
200032b4:	f04f 0201 	mov.w	r2, #1
200032b8:	f04f 0300 	mov.w	r3, #0
200032bc:	f000 fb8e 	bl	200039dc <HW_set_8bit_reg_field>

        /* Ensure all slaves are deselected */
        HAL_set_8bit_reg( this_spi->base_addr, SSEL, 0u );
200032c0:	68fb      	ldr	r3, [r7, #12]
200032c2:	681b      	ldr	r3, [r3, #0]
200032c4:	f103 0324 	add.w	r3, r3, #36	; 0x24
200032c8:	4618      	mov	r0, r3
200032ca:	f04f 0100 	mov.w	r1, #0
200032ce:	f000 fb81 	bl	200039d4 <HW_set_8bit_reg>

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
200032d2:	68fb      	ldr	r3, [r7, #12]
200032d4:	681b      	ldr	r3, [r3, #0]
200032d6:	f103 031c 	add.w	r3, r3, #28
200032da:	4618      	mov	r0, r3
200032dc:	f04f 0103 	mov.w	r1, #3
200032e0:	f000 fb78 	bl	200039d4 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
200032e4:	68fb      	ldr	r3, [r7, #12]
200032e6:	681b      	ldr	r3, [r3, #0]
200032e8:	f103 0304 	add.w	r3, r3, #4
200032ec:	4618      	mov	r0, r3
200032ee:	f04f 01ff 	mov.w	r1, #255	; 0xff
200032f2:	f000 fb6f 	bl	200039d4 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
200032f6:	68fb      	ldr	r3, [r7, #12]
200032f8:	681b      	ldr	r3, [r3, #0]
200032fa:	f103 0318 	add.w	r3, r3, #24
200032fe:	4618      	mov	r0, r3
20003300:	f04f 0100 	mov.w	r1, #0
20003304:	f000 fb66 	bl	200039d4 <HW_set_8bit_reg>
        /*
         * Enable the CoreSPI in the reset default of master mode
         * with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled.
         * The driver does not currently use interrupts in master mode.
         */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1,  ENABLE | CTRL1_MASTER_MASK );
20003308:	68fb      	ldr	r3, [r7, #12]
2000330a:	681b      	ldr	r3, [r3, #0]
2000330c:	4618      	mov	r0, r3
2000330e:	f04f 0103 	mov.w	r1, #3
20003312:	f000 fb5f 	bl	200039d4 <HW_set_8bit_reg>
    }
}
20003316:	f107 0790 	add.w	r7, r7, #144	; 0x90
2000331a:	46bd      	mov	sp, r7
2000331c:	bd80      	pop	{r7, pc}
2000331e:	bf00      	nop

20003320 <SPI_configure_master_mode>:
 */
void SPI_configure_master_mode
(
    spi_instance_t * this_spi
)
{
20003320:	b580      	push	{r7, lr}
20003322:	b08a      	sub	sp, #40	; 0x28
20003324:	af00      	add	r7, sp, #0
20003326:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
20003328:	687b      	ldr	r3, [r7, #4]
2000332a:	2b00      	cmp	r3, #0
2000332c:	d117      	bne.n	2000335e <SPI_configure_master_mode+0x3e>
2000332e:	f245 63fc 	movw	r3, #22268	; 0x56fc
20003332:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003336:	f107 0c08 	add.w	ip, r7, #8
2000333a:	469e      	mov	lr, r3
2000333c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003340:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003344:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003348:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000334c:	f8ac 3000 	strh.w	r3, [ip]
20003350:	f107 0308 	add.w	r3, r7, #8
20003354:	4618      	mov	r0, r3
20003356:	f04f 01a4 	mov.w	r1, #164	; 0xa4
2000335a:	f000 faf7 	bl	2000394c <HAL_assert_fail>
    
    if( NULL_INSTANCE != this_spi )
2000335e:	687b      	ldr	r3, [r7, #4]
20003360:	2b00      	cmp	r3, #0
20003362:	d031      	beq.n	200033c8 <SPI_configure_master_mode+0xa8>
    {
        /* Disable the CoreSPI for a little while, while we configure the CoreSPI */
        HAL_set_8bit_reg_field(this_spi->base_addr, CTRL1_ENABLE, DISABLE);
20003364:	687b      	ldr	r3, [r7, #4]
20003366:	681b      	ldr	r3, [r3, #0]
20003368:	4618      	mov	r0, r3
2000336a:	f04f 0100 	mov.w	r1, #0
2000336e:	f04f 0201 	mov.w	r2, #1
20003372:	f04f 0300 	mov.w	r3, #0
20003376:	f000 fb31 	bl	200039dc <HW_set_8bit_reg_field>

        /* Reset slave transfer mode to unknown in case it has been set previously */
        this_spi->slave_xfer_mode = SPI_SLAVE_XFER_NONE;
2000337a:	687b      	ldr	r3, [r7, #4]
2000337c:	f04f 0200 	mov.w	r2, #0
20003380:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
20003384:	687b      	ldr	r3, [r7, #4]
20003386:	681b      	ldr	r3, [r3, #0]
20003388:	f103 031c 	add.w	r3, r3, #28
2000338c:	4618      	mov	r0, r3
2000338e:	f04f 0103 	mov.w	r1, #3
20003392:	f000 fb1f 	bl	200039d4 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
20003396:	687b      	ldr	r3, [r7, #4]
20003398:	681b      	ldr	r3, [r3, #0]
2000339a:	f103 0304 	add.w	r3, r3, #4
2000339e:	4618      	mov	r0, r3
200033a0:	f04f 01ff 	mov.w	r1, #255	; 0xff
200033a4:	f000 fb16 	bl	200039d4 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
200033a8:	687b      	ldr	r3, [r7, #4]
200033aa:	681b      	ldr	r3, [r3, #0]
200033ac:	f103 0318 	add.w	r3, r3, #24
200033b0:	4618      	mov	r0, r3
200033b2:	f04f 0100 	mov.w	r1, #0
200033b6:	f000 fb0d 	bl	200039d4 <HW_set_8bit_reg>

        /* Enable the CoreSPI in master mode with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1, ENABLE | CTRL1_MASTER_MASK );
200033ba:	687b      	ldr	r3, [r7, #4]
200033bc:	681b      	ldr	r3, [r3, #0]
200033be:	4618      	mov	r0, r3
200033c0:	f04f 0103 	mov.w	r1, #3
200033c4:	f000 fb06 	bl	200039d4 <HW_set_8bit_reg>
    }
}
200033c8:	f107 0728 	add.w	r7, r7, #40	; 0x28
200033cc:	46bd      	mov	sp, r7
200033ce:	bd80      	pop	{r7, pc}

200033d0 <SPI_set_slave_select>:
void SPI_set_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
200033d0:	b580      	push	{r7, lr}
200033d2:	b092      	sub	sp, #72	; 0x48
200033d4:	af00      	add	r7, sp, #0
200033d6:	6078      	str	r0, [r7, #4]
200033d8:	460b      	mov	r3, r1
200033da:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t)(0x00u) ;
200033dc:	f04f 0300 	mov.w	r3, #0
200033e0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_ASSERT( NULL_INSTANCE != this_spi );
200033e4:	687b      	ldr	r3, [r7, #4]
200033e6:	2b00      	cmp	r3, #0
200033e8:	d117      	bne.n	2000341a <SPI_set_slave_select+0x4a>
200033ea:	f245 63fc 	movw	r3, #22268	; 0x56fc
200033ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033f2:	f107 0c28 	add.w	ip, r7, #40	; 0x28
200033f6:	469e      	mov	lr, r3
200033f8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200033fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003400:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003404:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003408:	f8ac 3000 	strh.w	r3, [ip]
2000340c:	f107 0328 	add.w	r3, r7, #40	; 0x28
20003410:	4618      	mov	r0, r3
20003412:	f04f 01c8 	mov.w	r1, #200	; 0xc8
20003416:	f000 fa99 	bl	2000394c <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
2000341a:	78fb      	ldrb	r3, [r7, #3]
2000341c:	2b07      	cmp	r3, #7
2000341e:	d917      	bls.n	20003450 <SPI_set_slave_select+0x80>
20003420:	f245 63fc 	movw	r3, #22268	; 0x56fc
20003424:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003428:	f107 0c08 	add.w	ip, r7, #8
2000342c:	469e      	mov	lr, r3
2000342e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003432:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003436:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
2000343a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000343e:	f8ac 3000 	strh.w	r3, [ip]
20003442:	f107 0308 	add.w	r3, r7, #8
20003446:	4618      	mov	r0, r3
20003448:	f04f 01c9 	mov.w	r1, #201	; 0xc9
2000344c:	f000 fa7e 	bl	2000394c <HAL_assert_fail>
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
20003450:	687b      	ldr	r3, [r7, #4]
20003452:	2b00      	cmp	r3, #0
20003454:	d03c      	beq.n	200034d0 <SPI_set_slave_select+0x100>
20003456:	78fb      	ldrb	r3, [r7, #3]
20003458:	2b07      	cmp	r3, #7
2000345a:	d839      	bhi.n	200034d0 <SPI_set_slave_select+0x100>
    {
        /* This function is only intended to be used with an SPI master */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
2000345c:	687b      	ldr	r3, [r7, #4]
2000345e:	681b      	ldr	r3, [r3, #0]
20003460:	4618      	mov	r0, r3
20003462:	f04f 0101 	mov.w	r1, #1
20003466:	f04f 0202 	mov.w	r2, #2
2000346a:	f000 fac5 	bl	200039f8 <HW_get_8bit_reg_field>
2000346e:	4603      	mov	r3, r0
20003470:	2b00      	cmp	r3, #0
20003472:	d02d      	beq.n	200034d0 <SPI_set_slave_select+0x100>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW ) )
20003474:	687b      	ldr	r3, [r7, #4]
20003476:	681b      	ldr	r3, [r3, #0]
20003478:	f103 0320 	add.w	r3, r3, #32
2000347c:	4618      	mov	r0, r3
2000347e:	f04f 0104 	mov.w	r1, #4
20003482:	f04f 0210 	mov.w	r2, #16
20003486:	f000 fab7 	bl	200039f8 <HW_get_8bit_reg_field>
2000348a:	4603      	mov	r3, r0
2000348c:	2b01      	cmp	r3, #1
2000348e:	d102      	bne.n	20003496 <SPI_set_slave_select+0xc6>
            {
                 recover_from_rx_overflow( this_spi );
20003490:	6878      	ldr	r0, [r7, #4]
20003492:	f000 f909 	bl	200036a8 <recover_from_rx_overflow>
            }
            /* Set the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) | ((uint32_t)1u << (uint32_t)slave) );
20003496:	687b      	ldr	r3, [r7, #4]
20003498:	681b      	ldr	r3, [r3, #0]
2000349a:	f103 0324 	add.w	r3, r3, #36	; 0x24
2000349e:	4618      	mov	r0, r3
200034a0:	f000 fa9a 	bl	200039d8 <HW_get_8bit_reg>
200034a4:	4603      	mov	r3, r0
200034a6:	461a      	mov	r2, r3
200034a8:	78fb      	ldrb	r3, [r7, #3]
200034aa:	f04f 0101 	mov.w	r1, #1
200034ae:	fa01 f303 	lsl.w	r3, r1, r3
200034b2:	b2db      	uxtb	r3, r3
200034b4:	ea42 0303 	orr.w	r3, r2, r3
200034b8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp );
200034bc:	687b      	ldr	r3, [r7, #4]
200034be:	681b      	ldr	r3, [r3, #0]
200034c0:	f103 0224 	add.w	r2, r3, #36	; 0x24
200034c4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
200034c8:	4610      	mov	r0, r2
200034ca:	4619      	mov	r1, r3
200034cc:	f000 fa82 	bl	200039d4 <HW_set_8bit_reg>
        }
    }
}
200034d0:	f107 0748 	add.w	r7, r7, #72	; 0x48
200034d4:	46bd      	mov	sp, r7
200034d6:	bd80      	pop	{r7, pc}

200034d8 <SPI_clear_slave_select>:
void SPI_clear_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
200034d8:	b580      	push	{r7, lr}
200034da:	b092      	sub	sp, #72	; 0x48
200034dc:	af00      	add	r7, sp, #0
200034de:	6078      	str	r0, [r7, #4]
200034e0:	460b      	mov	r3, r1
200034e2:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t) (0x00u) ;
200034e4:	f04f 0300 	mov.w	r3, #0
200034e8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_ASSERT( NULL_INSTANCE != this_spi );
200034ec:	687b      	ldr	r3, [r7, #4]
200034ee:	2b00      	cmp	r3, #0
200034f0:	d117      	bne.n	20003522 <SPI_clear_slave_select+0x4a>
200034f2:	f245 63fc 	movw	r3, #22268	; 0x56fc
200034f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200034fa:	f107 0c28 	add.w	ip, r7, #40	; 0x28
200034fe:	469e      	mov	lr, r3
20003500:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003504:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003508:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
2000350c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003510:	f8ac 3000 	strh.w	r3, [ip]
20003514:	f107 0328 	add.w	r3, r7, #40	; 0x28
20003518:	4618      	mov	r0, r3
2000351a:	f04f 01e8 	mov.w	r1, #232	; 0xe8
2000351e:	f000 fa15 	bl	2000394c <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
20003522:	78fb      	ldrb	r3, [r7, #3]
20003524:	2b07      	cmp	r3, #7
20003526:	d917      	bls.n	20003558 <SPI_clear_slave_select+0x80>
20003528:	f245 63fc 	movw	r3, #22268	; 0x56fc
2000352c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003530:	f107 0c08 	add.w	ip, r7, #8
20003534:	469e      	mov	lr, r3
20003536:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
2000353a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
2000353e:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003542:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003546:	f8ac 3000 	strh.w	r3, [ip]
2000354a:	f107 0308 	add.w	r3, r7, #8
2000354e:	4618      	mov	r0, r3
20003550:	f04f 01e9 	mov.w	r1, #233	; 0xe9
20003554:	f000 f9fa 	bl	2000394c <HAL_assert_fail>
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
20003558:	687b      	ldr	r3, [r7, #4]
2000355a:	2b00      	cmp	r3, #0
2000355c:	d03f      	beq.n	200035de <SPI_clear_slave_select+0x106>
2000355e:	78fb      	ldrb	r3, [r7, #3]
20003560:	2b07      	cmp	r3, #7
20003562:	d83c      	bhi.n	200035de <SPI_clear_slave_select+0x106>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
20003564:	687b      	ldr	r3, [r7, #4]
20003566:	681b      	ldr	r3, [r3, #0]
20003568:	4618      	mov	r0, r3
2000356a:	f04f 0101 	mov.w	r1, #1
2000356e:	f04f 0202 	mov.w	r2, #2
20003572:	f000 fa41 	bl	200039f8 <HW_get_8bit_reg_field>
20003576:	4603      	mov	r3, r0
20003578:	2b00      	cmp	r3, #0
2000357a:	d030      	beq.n	200035de <SPI_clear_slave_select+0x106>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
2000357c:	687b      	ldr	r3, [r7, #4]
2000357e:	681b      	ldr	r3, [r3, #0]
20003580:	f103 0320 	add.w	r3, r3, #32
20003584:	4618      	mov	r0, r3
20003586:	f04f 0104 	mov.w	r1, #4
2000358a:	f04f 0210 	mov.w	r2, #16
2000358e:	f000 fa33 	bl	200039f8 <HW_get_8bit_reg_field>
20003592:	4603      	mov	r3, r0
20003594:	2b01      	cmp	r3, #1
20003596:	d102      	bne.n	2000359e <SPI_clear_slave_select+0xc6>
            {
                 recover_from_rx_overflow( this_spi );
20003598:	6878      	ldr	r0, [r7, #4]
2000359a:	f000 f885 	bl	200036a8 <recover_from_rx_overflow>
            }
            /* Clear the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) & ~((uint32_t)1u << (uint32_t)slave) );
2000359e:	687b      	ldr	r3, [r7, #4]
200035a0:	681b      	ldr	r3, [r3, #0]
200035a2:	f103 0324 	add.w	r3, r3, #36	; 0x24
200035a6:	4618      	mov	r0, r3
200035a8:	f000 fa16 	bl	200039d8 <HW_get_8bit_reg>
200035ac:	4603      	mov	r3, r0
200035ae:	461a      	mov	r2, r3
200035b0:	78fb      	ldrb	r3, [r7, #3]
200035b2:	f04f 0101 	mov.w	r1, #1
200035b6:	fa01 f303 	lsl.w	r3, r1, r3
200035ba:	b2db      	uxtb	r3, r3
200035bc:	ea6f 0303 	mvn.w	r3, r3
200035c0:	b2db      	uxtb	r3, r3
200035c2:	ea02 0303 	and.w	r3, r2, r3
200035c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp ) ;
200035ca:	687b      	ldr	r3, [r7, #4]
200035cc:	681b      	ldr	r3, [r3, #0]
200035ce:	f103 0224 	add.w	r2, r3, #36	; 0x24
200035d2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
200035d6:	4610      	mov	r0, r2
200035d8:	4619      	mov	r1, r3
200035da:	f000 f9fb 	bl	200039d4 <HW_set_8bit_reg>
        }
    }
}
200035de:	f107 0748 	add.w	r7, r7, #72	; 0x48
200035e2:	46bd      	mov	sp, r7
200035e4:	bd80      	pop	{r7, pc}
200035e6:	bf00      	nop

200035e8 <SPI_transfer_frame>:
uint32_t SPI_transfer_frame
(
    spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
200035e8:	b580      	push	{r7, lr}
200035ea:	b08c      	sub	sp, #48	; 0x30
200035ec:	af00      	add	r7, sp, #0
200035ee:	6078      	str	r0, [r7, #4]
200035f0:	6039      	str	r1, [r7, #0]
    volatile uint32_t rx_data = 0u; /* Ensure consistent return value if in slave mode */
200035f2:	f04f 0300 	mov.w	r3, #0
200035f6:	62fb      	str	r3, [r7, #44]	; 0x2c

    HAL_ASSERT( NULL_INSTANCE != this_spi );
200035f8:	687b      	ldr	r3, [r7, #4]
200035fa:	2b00      	cmp	r3, #0
200035fc:	d117      	bne.n	2000362e <SPI_transfer_frame+0x46>
200035fe:	f245 63fc 	movw	r3, #22268	; 0x56fc
20003602:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003606:	f107 0c0c 	add.w	ip, r7, #12
2000360a:	469e      	mov	lr, r3
2000360c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003610:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003614:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003618:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000361c:	f8ac 3000 	strh.w	r3, [ip]
20003620:	f107 030c 	add.w	r3, r7, #12
20003624:	4618      	mov	r0, r3
20003626:	f44f 7184 	mov.w	r1, #264	; 0x108
2000362a:	f000 f98f 	bl	2000394c <HAL_assert_fail>

    if( NULL_INSTANCE != this_spi )
2000362e:	687b      	ldr	r3, [r7, #4]
20003630:	2b00      	cmp	r3, #0
20003632:	d033      	beq.n	2000369c <SPI_transfer_frame+0xb4>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
20003634:	687b      	ldr	r3, [r7, #4]
20003636:	681b      	ldr	r3, [r3, #0]
20003638:	4618      	mov	r0, r3
2000363a:	f04f 0101 	mov.w	r1, #1
2000363e:	f04f 0202 	mov.w	r2, #2
20003642:	f000 f9d9 	bl	200039f8 <HW_get_8bit_reg_field>
20003646:	4603      	mov	r3, r0
20003648:	2b00      	cmp	r3, #0
2000364a:	d027      	beq.n	2000369c <SPI_transfer_frame+0xb4>
        {
            /* Flush the receive and transmit FIFOs by resetting both */
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK);
2000364c:	687b      	ldr	r3, [r7, #4]
2000364e:	681b      	ldr	r3, [r3, #0]
20003650:	f103 031c 	add.w	r3, r3, #28
20003654:	4618      	mov	r0, r3
20003656:	f04f 0103 	mov.w	r1, #3
2000365a:	f000 f9bb 	bl	200039d4 <HW_set_8bit_reg>

            /* Send frame. */
            HAL_set_32bit_reg( this_spi->base_addr, TXLAST, tx_bits );
2000365e:	687b      	ldr	r3, [r7, #4]
20003660:	681b      	ldr	r3, [r3, #0]
20003662:	f103 0328 	add.w	r3, r3, #40	; 0x28
20003666:	4618      	mov	r0, r3
20003668:	6839      	ldr	r1, [r7, #0]
2000366a:	f000 f983 	bl	20003974 <HW_set_32bit_reg>

            /* Wait for frame Tx to complete. */
            while ( ENABLE != HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_DONE ) )
2000366e:	687b      	ldr	r3, [r7, #4]
20003670:	681b      	ldr	r3, [r3, #0]
20003672:	f103 0320 	add.w	r3, r3, #32
20003676:	4618      	mov	r0, r3
20003678:	f04f 0101 	mov.w	r1, #1
2000367c:	f04f 0202 	mov.w	r2, #2
20003680:	f000 f9ba 	bl	200039f8 <HW_get_8bit_reg_field>
20003684:	4603      	mov	r3, r0
20003686:	2b01      	cmp	r3, #1
20003688:	d1f1      	bne.n	2000366e <SPI_transfer_frame+0x86>
            {
                ;
            }

            /* Read received frame. */
            rx_data = HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
2000368a:	687b      	ldr	r3, [r7, #4]
2000368c:	681b      	ldr	r3, [r3, #0]
2000368e:	f103 0308 	add.w	r3, r3, #8
20003692:	4618      	mov	r0, r3
20003694:	f000 f970 	bl	20003978 <HW_get_32bit_reg>
20003698:	4603      	mov	r3, r0
2000369a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
    }

    /* Finally, return the frame we received from the slave or 0 */
    return( rx_data );
2000369c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
2000369e:	4618      	mov	r0, r3
200036a0:	f107 0730 	add.w	r7, r7, #48	; 0x30
200036a4:	46bd      	mov	sp, r7
200036a6:	bd80      	pop	{r7, pc}

200036a8 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    const spi_instance_t * this_spi
)
{
200036a8:	b580      	push	{r7, lr}
200036aa:	b082      	sub	sp, #8
200036ac:	af00      	add	r7, sp, #0
200036ae:	6078      	str	r0, [r7, #4]
    /* Disable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
200036b0:	687b      	ldr	r3, [r7, #4]
200036b2:	681b      	ldr	r3, [r3, #0]
200036b4:	4618      	mov	r0, r3
200036b6:	f04f 0100 	mov.w	r1, #0
200036ba:	f04f 0201 	mov.w	r2, #1
200036be:	f04f 0300 	mov.w	r3, #0
200036c2:	f000 f98b 	bl	200039dc <HW_set_8bit_reg_field>

    /* Reset TX and RX FIFOs */
    HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
200036c6:	687b      	ldr	r3, [r7, #4]
200036c8:	681b      	ldr	r3, [r3, #0]
200036ca:	f103 031c 	add.w	r3, r3, #28
200036ce:	4618      	mov	r0, r3
200036d0:	f04f 0103 	mov.w	r1, #3
200036d4:	f000 f97e 	bl	200039d4 <HW_set_8bit_reg>

    /* Clear all interrupts */
    HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
200036d8:	687b      	ldr	r3, [r7, #4]
200036da:	681b      	ldr	r3, [r3, #0]
200036dc:	f103 0304 	add.w	r3, r3, #4
200036e0:	4618      	mov	r0, r3
200036e2:	f04f 01ff 	mov.w	r1, #255	; 0xff
200036e6:	f000 f975 	bl	200039d4 <HW_set_8bit_reg>

    /* Enable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
200036ea:	687b      	ldr	r3, [r7, #4]
200036ec:	681b      	ldr	r3, [r3, #0]
200036ee:	4618      	mov	r0, r3
200036f0:	f04f 0100 	mov.w	r1, #0
200036f4:	f04f 0201 	mov.w	r2, #1
200036f8:	f04f 0301 	mov.w	r3, #1
200036fc:	f000 f96e 	bl	200039dc <HW_set_8bit_reg_field>
}
20003700:	f107 0708 	add.w	r7, r7, #8
20003704:	46bd      	mov	sp, r7
20003706:	bd80      	pop	{r7, pc}

20003708 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20003708:	b480      	push	{r7}
2000370a:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
2000370c:	46bd      	mov	sp, r7
2000370e:	bc80      	pop	{r7}
20003710:	4770      	bx	lr
20003712:	bf00      	nop

20003714 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20003714:	b580      	push	{r7, lr}
20003716:	b08a      	sub	sp, #40	; 0x28
20003718:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
2000371a:	f245 731c 	movw	r3, #22300	; 0x571c
2000371e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003722:	46bc      	mov	ip, r7
20003724:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20003726:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
2000372a:	f242 0300 	movw	r3, #8192	; 0x2000
2000372e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003732:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003734:	ea4f 0393 	mov.w	r3, r3, lsr #2
20003738:	f003 0303 	and.w	r3, r3, #3
2000373c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003740:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003744:	4413      	add	r3, r2
20003746:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000374a:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
2000374c:	f242 0300 	movw	r3, #8192	; 0x2000
20003750:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003754:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003756:	ea4f 1313 	mov.w	r3, r3, lsr #4
2000375a:	f003 0303 	and.w	r3, r3, #3
2000375e:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003762:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003766:	4413      	add	r3, r2
20003768:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000376c:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
2000376e:	f242 0300 	movw	r3, #8192	; 0x2000
20003772:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003776:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003778:	ea4f 1393 	mov.w	r3, r3, lsr #6
2000377c:	f003 0303 	and.w	r3, r3, #3
20003780:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003784:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003788:	4413      	add	r3, r2
2000378a:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000378e:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20003790:	f242 0300 	movw	r3, #8192	; 0x2000
20003794:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000379a:	ea4f 2313 	mov.w	r3, r3, lsr #8
2000379e:	f003 031f 	and.w	r3, r3, #31
200037a2:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
200037a4:	f242 0300 	movw	r3, #8192	; 0x2000
200037a8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200037ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200037ae:	ea4f 3353 	mov.w	r3, r3, lsr #13
200037b2:	f003 0301 	and.w	r3, r3, #1
200037b6:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
200037b8:	6a3b      	ldr	r3, [r7, #32]
200037ba:	f103 0301 	add.w	r3, r3, #1
200037be:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
200037c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200037c2:	2b00      	cmp	r3, #0
200037c4:	d003      	beq.n	200037ce <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
200037c6:	69fb      	ldr	r3, [r7, #28]
200037c8:	ea4f 0343 	mov.w	r3, r3, lsl #1
200037cc:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
200037ce:	f000 f849 	bl	20003864 <GetSystemClock>
200037d2:	4602      	mov	r2, r0
200037d4:	f245 73c8 	movw	r3, #22472	; 0x57c8
200037d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037dc:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
200037de:	f245 73c8 	movw	r3, #22472	; 0x57c8
200037e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037e6:	681a      	ldr	r2, [r3, #0]
200037e8:	693b      	ldr	r3, [r7, #16]
200037ea:	fbb2 f2f3 	udiv	r2, r2, r3
200037ee:	f245 73cc 	movw	r3, #22476	; 0x57cc
200037f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037f6:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
200037f8:	f245 73c8 	movw	r3, #22472	; 0x57c8
200037fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003800:	681a      	ldr	r2, [r3, #0]
20003802:	697b      	ldr	r3, [r7, #20]
20003804:	fbb2 f2f3 	udiv	r2, r2, r3
20003808:	f245 73d0 	movw	r3, #22480	; 0x57d0
2000380c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003810:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20003812:	f245 73c8 	movw	r3, #22472	; 0x57c8
20003816:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000381a:	681a      	ldr	r2, [r3, #0]
2000381c:	69bb      	ldr	r3, [r7, #24]
2000381e:	fbb2 f2f3 	udiv	r2, r2, r3
20003822:	f245 73d4 	movw	r3, #22484	; 0x57d4
20003826:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000382a:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
2000382c:	f245 73c8 	movw	r3, #22472	; 0x57c8
20003830:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003834:	681a      	ldr	r2, [r3, #0]
20003836:	69fb      	ldr	r3, [r7, #28]
20003838:	fbb2 f2f3 	udiv	r2, r2, r3
2000383c:	f245 73d8 	movw	r3, #22488	; 0x57d8
20003840:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003844:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20003846:	f245 73c8 	movw	r3, #22472	; 0x57c8
2000384a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000384e:	681a      	ldr	r2, [r3, #0]
20003850:	f245 73c4 	movw	r3, #22468	; 0x57c4
20003854:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003858:	601a      	str	r2, [r3, #0]
}
2000385a:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000385e:	46bd      	mov	sp, r7
20003860:	bd80      	pop	{r7, pc}
20003862:	bf00      	nop

20003864 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20003864:	b480      	push	{r7}
20003866:	b08b      	sub	sp, #44	; 0x2c
20003868:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
2000386a:	f04f 0300 	mov.w	r3, #0
2000386e:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20003870:	f640 031c 	movw	r3, #2076	; 0x81c
20003874:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003878:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
2000387a:	f240 2330 	movw	r3, #560	; 0x230
2000387e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003882:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20003884:	68fb      	ldr	r3, [r7, #12]
20003886:	681b      	ldr	r3, [r3, #0]
20003888:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
2000388c:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
2000388e:	693a      	ldr	r2, [r7, #16]
20003890:	f241 13cf 	movw	r3, #4559	; 0x11cf
20003894:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20003898:	429a      	cmp	r2, r3
2000389a:	d108      	bne.n	200038ae <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
2000389c:	f64e 732c 	movw	r3, #61228	; 0xef2c
200038a0:	f2c6 0301 	movt	r3, #24577	; 0x6001
200038a4:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
200038a6:	697b      	ldr	r3, [r7, #20]
200038a8:	681b      	ldr	r3, [r3, #0]
200038aa:	607b      	str	r3, [r7, #4]
200038ac:	e03d      	b.n	2000392a <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
200038ae:	68bb      	ldr	r3, [r7, #8]
200038b0:	681a      	ldr	r2, [r3, #0]
200038b2:	f244 3341 	movw	r3, #17217	; 0x4341
200038b6:	f6c4 4354 	movt	r3, #19540	; 0x4c54
200038ba:	429a      	cmp	r2, r3
200038bc:	d135      	bne.n	2000392a <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
200038be:	f640 0340 	movw	r3, #2112	; 0x840
200038c2:	f2c6 0308 	movt	r3, #24584	; 0x6008
200038c6:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
200038c8:	69bb      	ldr	r3, [r7, #24]
200038ca:	681b      	ldr	r3, [r3, #0]
200038cc:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
200038ce:	69fb      	ldr	r3, [r7, #28]
200038d0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200038d4:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
200038d6:	69fa      	ldr	r2, [r7, #28]
200038d8:	f240 3300 	movw	r3, #768	; 0x300
200038dc:	f2c0 0301 	movt	r3, #1
200038e0:	429a      	cmp	r2, r3
200038e2:	d922      	bls.n	2000392a <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
200038e4:	69fa      	ldr	r2, [r7, #28]
200038e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
200038ea:	f2c0 0301 	movt	r3, #1
200038ee:	429a      	cmp	r2, r3
200038f0:	d808      	bhi.n	20003904 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
200038f2:	f241 632c 	movw	r3, #5676	; 0x162c
200038f6:	f2c6 0308 	movt	r3, #24584	; 0x6008
200038fa:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
200038fc:	6a3b      	ldr	r3, [r7, #32]
200038fe:	681b      	ldr	r3, [r3, #0]
20003900:	607b      	str	r3, [r7, #4]
20003902:	e012      	b.n	2000392a <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20003904:	69fa      	ldr	r2, [r7, #28]
20003906:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000390a:	f2c0 0302 	movt	r3, #2
2000390e:	429a      	cmp	r2, r3
20003910:	d808      	bhi.n	20003924 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20003912:	f641 63ac 	movw	r3, #7852	; 0x1eac
20003916:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000391a:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
2000391c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000391e:	681b      	ldr	r3, [r3, #0]
20003920:	607b      	str	r3, [r7, #4]
20003922:	e002      	b.n	2000392a <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20003924:	f04f 0300 	mov.w	r3, #0
20003928:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
2000392a:	687b      	ldr	r3, [r7, #4]
2000392c:	2b00      	cmp	r3, #0
2000392e:	d105      	bne.n	2000393c <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20003930:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20003932:	f647 0340 	movw	r3, #30784	; 0x7840
20003936:	f2c0 137d 	movt	r3, #381	; 0x17d
2000393a:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
2000393c:	687b      	ldr	r3, [r7, #4]
}
2000393e:	4618      	mov	r0, r3
20003940:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20003944:	46bd      	mov	sp, r7
20003946:	bc80      	pop	{r7}
20003948:	4770      	bx	lr
2000394a:	bf00      	nop

2000394c <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
2000394c:	b480      	push	{r7}
2000394e:	b087      	sub	sp, #28
20003950:	af00      	add	r7, sp, #0
20003952:	6078      	str	r0, [r7, #4]
20003954:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
20003956:	687b      	ldr	r3, [r7, #4]
20003958:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
2000395a:	683b      	ldr	r3, [r7, #0]
2000395c:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
2000395e:	697b      	ldr	r3, [r7, #20]
20003960:	781b      	ldrb	r3, [r3, #0]
20003962:	b2db      	uxtb	r3, r3
20003964:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
20003966:	693b      	ldr	r3, [r7, #16]
20003968:	60bb      	str	r3, [r7, #8]
		i_dummy++;
2000396a:	68bb      	ldr	r3, [r7, #8]
2000396c:	f103 0301 	add.w	r3, r3, #1
20003970:	60bb      	str	r3, [r7, #8]
    }
20003972:	e7f0      	b.n	20003956 <HAL_assert_fail+0xa>

20003974 <HW_set_32bit_reg>:
20003974:	6001      	str	r1, [r0, #0]
20003976:	4770      	bx	lr

20003978 <HW_get_32bit_reg>:
20003978:	6800      	ldr	r0, [r0, #0]
2000397a:	4770      	bx	lr

2000397c <HW_set_32bit_reg_field>:
2000397c:	b50e      	push	{r1, r2, r3, lr}
2000397e:	fa03 f301 	lsl.w	r3, r3, r1
20003982:	ea03 0302 	and.w	r3, r3, r2
20003986:	6801      	ldr	r1, [r0, #0]
20003988:	ea6f 0202 	mvn.w	r2, r2
2000398c:	ea01 0102 	and.w	r1, r1, r2
20003990:	ea41 0103 	orr.w	r1, r1, r3
20003994:	6001      	str	r1, [r0, #0]
20003996:	bd0e      	pop	{r1, r2, r3, pc}

20003998 <HW_get_32bit_reg_field>:
20003998:	6800      	ldr	r0, [r0, #0]
2000399a:	ea00 0002 	and.w	r0, r0, r2
2000399e:	fa20 f001 	lsr.w	r0, r0, r1
200039a2:	4770      	bx	lr

200039a4 <HW_set_16bit_reg>:
200039a4:	8001      	strh	r1, [r0, #0]
200039a6:	4770      	bx	lr

200039a8 <HW_get_16bit_reg>:
200039a8:	8800      	ldrh	r0, [r0, #0]
200039aa:	4770      	bx	lr

200039ac <HW_set_16bit_reg_field>:
200039ac:	b50e      	push	{r1, r2, r3, lr}
200039ae:	fa03 f301 	lsl.w	r3, r3, r1
200039b2:	ea03 0302 	and.w	r3, r3, r2
200039b6:	8801      	ldrh	r1, [r0, #0]
200039b8:	ea6f 0202 	mvn.w	r2, r2
200039bc:	ea01 0102 	and.w	r1, r1, r2
200039c0:	ea41 0103 	orr.w	r1, r1, r3
200039c4:	8001      	strh	r1, [r0, #0]
200039c6:	bd0e      	pop	{r1, r2, r3, pc}

200039c8 <HW_get_16bit_reg_field>:
200039c8:	8800      	ldrh	r0, [r0, #0]
200039ca:	ea00 0002 	and.w	r0, r0, r2
200039ce:	fa20 f001 	lsr.w	r0, r0, r1
200039d2:	4770      	bx	lr

200039d4 <HW_set_8bit_reg>:
200039d4:	7001      	strb	r1, [r0, #0]
200039d6:	4770      	bx	lr

200039d8 <HW_get_8bit_reg>:
200039d8:	7800      	ldrb	r0, [r0, #0]
200039da:	4770      	bx	lr

200039dc <HW_set_8bit_reg_field>:
200039dc:	b50e      	push	{r1, r2, r3, lr}
200039de:	fa03 f301 	lsl.w	r3, r3, r1
200039e2:	ea03 0302 	and.w	r3, r3, r2
200039e6:	7801      	ldrb	r1, [r0, #0]
200039e8:	ea6f 0202 	mvn.w	r2, r2
200039ec:	ea01 0102 	and.w	r1, r1, r2
200039f0:	ea41 0103 	orr.w	r1, r1, r3
200039f4:	7001      	strb	r1, [r0, #0]
200039f6:	bd0e      	pop	{r1, r2, r3, pc}

200039f8 <HW_get_8bit_reg_field>:
200039f8:	7800      	ldrb	r0, [r0, #0]
200039fa:	ea00 0002 	and.w	r0, r0, r2
200039fe:	fa20 f001 	lsr.w	r0, r0, r1
20003a02:	4770      	bx	lr

20003a04 <__libc_init_array>:
20003a04:	b570      	push	{r4, r5, r6, lr}
20003a06:	f245 76b0 	movw	r6, #22448	; 0x57b0
20003a0a:	f245 75b0 	movw	r5, #22448	; 0x57b0
20003a0e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003a12:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003a16:	1b76      	subs	r6, r6, r5
20003a18:	10b6      	asrs	r6, r6, #2
20003a1a:	d006      	beq.n	20003a2a <__libc_init_array+0x26>
20003a1c:	2400      	movs	r4, #0
20003a1e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003a22:	3401      	adds	r4, #1
20003a24:	4798      	blx	r3
20003a26:	42a6      	cmp	r6, r4
20003a28:	d8f9      	bhi.n	20003a1e <__libc_init_array+0x1a>
20003a2a:	f245 75b0 	movw	r5, #22448	; 0x57b0
20003a2e:	f245 76b4 	movw	r6, #22452	; 0x57b4
20003a32:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003a36:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003a3a:	1b76      	subs	r6, r6, r5
20003a3c:	f001 feac 	bl	20005798 <_init>
20003a40:	10b6      	asrs	r6, r6, #2
20003a42:	d006      	beq.n	20003a52 <__libc_init_array+0x4e>
20003a44:	2400      	movs	r4, #0
20003a46:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003a4a:	3401      	adds	r4, #1
20003a4c:	4798      	blx	r3
20003a4e:	42a6      	cmp	r6, r4
20003a50:	d8f9      	bhi.n	20003a46 <__libc_init_array+0x42>
20003a52:	bd70      	pop	{r4, r5, r6, pc}

20003a54 <memset>:
20003a54:	2a03      	cmp	r2, #3
20003a56:	b2c9      	uxtb	r1, r1
20003a58:	b430      	push	{r4, r5}
20003a5a:	d807      	bhi.n	20003a6c <memset+0x18>
20003a5c:	b122      	cbz	r2, 20003a68 <memset+0x14>
20003a5e:	2300      	movs	r3, #0
20003a60:	54c1      	strb	r1, [r0, r3]
20003a62:	3301      	adds	r3, #1
20003a64:	4293      	cmp	r3, r2
20003a66:	d1fb      	bne.n	20003a60 <memset+0xc>
20003a68:	bc30      	pop	{r4, r5}
20003a6a:	4770      	bx	lr
20003a6c:	eb00 0c02 	add.w	ip, r0, r2
20003a70:	4603      	mov	r3, r0
20003a72:	e001      	b.n	20003a78 <memset+0x24>
20003a74:	f803 1c01 	strb.w	r1, [r3, #-1]
20003a78:	f003 0403 	and.w	r4, r3, #3
20003a7c:	461a      	mov	r2, r3
20003a7e:	3301      	adds	r3, #1
20003a80:	2c00      	cmp	r4, #0
20003a82:	d1f7      	bne.n	20003a74 <memset+0x20>
20003a84:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20003a88:	ebc2 040c 	rsb	r4, r2, ip
20003a8c:	fb03 f301 	mul.w	r3, r3, r1
20003a90:	e01f      	b.n	20003ad2 <memset+0x7e>
20003a92:	f842 3c40 	str.w	r3, [r2, #-64]
20003a96:	f842 3c3c 	str.w	r3, [r2, #-60]
20003a9a:	f842 3c38 	str.w	r3, [r2, #-56]
20003a9e:	f842 3c34 	str.w	r3, [r2, #-52]
20003aa2:	f842 3c30 	str.w	r3, [r2, #-48]
20003aa6:	f842 3c2c 	str.w	r3, [r2, #-44]
20003aaa:	f842 3c28 	str.w	r3, [r2, #-40]
20003aae:	f842 3c24 	str.w	r3, [r2, #-36]
20003ab2:	f842 3c20 	str.w	r3, [r2, #-32]
20003ab6:	f842 3c1c 	str.w	r3, [r2, #-28]
20003aba:	f842 3c18 	str.w	r3, [r2, #-24]
20003abe:	f842 3c14 	str.w	r3, [r2, #-20]
20003ac2:	f842 3c10 	str.w	r3, [r2, #-16]
20003ac6:	f842 3c0c 	str.w	r3, [r2, #-12]
20003aca:	f842 3c08 	str.w	r3, [r2, #-8]
20003ace:	f842 3c04 	str.w	r3, [r2, #-4]
20003ad2:	4615      	mov	r5, r2
20003ad4:	3240      	adds	r2, #64	; 0x40
20003ad6:	2c3f      	cmp	r4, #63	; 0x3f
20003ad8:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20003adc:	dcd9      	bgt.n	20003a92 <memset+0x3e>
20003ade:	462a      	mov	r2, r5
20003ae0:	ebc5 040c 	rsb	r4, r5, ip
20003ae4:	e007      	b.n	20003af6 <memset+0xa2>
20003ae6:	f842 3c10 	str.w	r3, [r2, #-16]
20003aea:	f842 3c0c 	str.w	r3, [r2, #-12]
20003aee:	f842 3c08 	str.w	r3, [r2, #-8]
20003af2:	f842 3c04 	str.w	r3, [r2, #-4]
20003af6:	4615      	mov	r5, r2
20003af8:	3210      	adds	r2, #16
20003afa:	2c0f      	cmp	r4, #15
20003afc:	f1a4 0410 	sub.w	r4, r4, #16
20003b00:	dcf1      	bgt.n	20003ae6 <memset+0x92>
20003b02:	462a      	mov	r2, r5
20003b04:	ebc5 050c 	rsb	r5, r5, ip
20003b08:	e001      	b.n	20003b0e <memset+0xba>
20003b0a:	f842 3c04 	str.w	r3, [r2, #-4]
20003b0e:	4614      	mov	r4, r2
20003b10:	3204      	adds	r2, #4
20003b12:	2d03      	cmp	r5, #3
20003b14:	f1a5 0504 	sub.w	r5, r5, #4
20003b18:	dcf7      	bgt.n	20003b0a <memset+0xb6>
20003b1a:	e001      	b.n	20003b20 <memset+0xcc>
20003b1c:	f804 1b01 	strb.w	r1, [r4], #1
20003b20:	4564      	cmp	r4, ip
20003b22:	d3fb      	bcc.n	20003b1c <memset+0xc8>
20003b24:	e7a0      	b.n	20003a68 <memset+0x14>
20003b26:	bf00      	nop

20003b28 <_puts_r>:
20003b28:	b530      	push	{r4, r5, lr}
20003b2a:	4604      	mov	r4, r0
20003b2c:	b089      	sub	sp, #36	; 0x24
20003b2e:	4608      	mov	r0, r1
20003b30:	460d      	mov	r5, r1
20003b32:	f000 f83d 	bl	20003bb0 <strlen>
20003b36:	f245 7334 	movw	r3, #22324	; 0x5734
20003b3a:	9501      	str	r5, [sp, #4]
20003b3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003b40:	9303      	str	r3, [sp, #12]
20003b42:	9002      	str	r0, [sp, #8]
20003b44:	1c43      	adds	r3, r0, #1
20003b46:	9307      	str	r3, [sp, #28]
20003b48:	2301      	movs	r3, #1
20003b4a:	9304      	str	r3, [sp, #16]
20003b4c:	ab01      	add	r3, sp, #4
20003b4e:	9305      	str	r3, [sp, #20]
20003b50:	2302      	movs	r3, #2
20003b52:	9306      	str	r3, [sp, #24]
20003b54:	b10c      	cbz	r4, 20003b5a <_puts_r+0x32>
20003b56:	69a3      	ldr	r3, [r4, #24]
20003b58:	b1eb      	cbz	r3, 20003b96 <_puts_r+0x6e>
20003b5a:	f245 73dc 	movw	r3, #22492	; 0x57dc
20003b5e:	4620      	mov	r0, r4
20003b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003b64:	681b      	ldr	r3, [r3, #0]
20003b66:	689b      	ldr	r3, [r3, #8]
20003b68:	899a      	ldrh	r2, [r3, #12]
20003b6a:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20003b6e:	bf01      	itttt	eq
20003b70:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20003b74:	819a      	strheq	r2, [r3, #12]
20003b76:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20003b78:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20003b7c:	68a1      	ldr	r1, [r4, #8]
20003b7e:	bf08      	it	eq
20003b80:	665a      	streq	r2, [r3, #100]	; 0x64
20003b82:	aa05      	add	r2, sp, #20
20003b84:	f000 f928 	bl	20003dd8 <__sfvwrite_r>
20003b88:	2800      	cmp	r0, #0
20003b8a:	bf14      	ite	ne
20003b8c:	f04f 30ff 	movne.w	r0, #4294967295
20003b90:	200a      	moveq	r0, #10
20003b92:	b009      	add	sp, #36	; 0x24
20003b94:	bd30      	pop	{r4, r5, pc}
20003b96:	4620      	mov	r0, r4
20003b98:	f000 f8ee 	bl	20003d78 <__sinit>
20003b9c:	e7dd      	b.n	20003b5a <_puts_r+0x32>
20003b9e:	bf00      	nop

20003ba0 <puts>:
20003ba0:	f245 73dc 	movw	r3, #22492	; 0x57dc
20003ba4:	4601      	mov	r1, r0
20003ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003baa:	6818      	ldr	r0, [r3, #0]
20003bac:	e7bc      	b.n	20003b28 <_puts_r>
20003bae:	bf00      	nop

20003bb0 <strlen>:
20003bb0:	f020 0103 	bic.w	r1, r0, #3
20003bb4:	f010 0003 	ands.w	r0, r0, #3
20003bb8:	f1c0 0000 	rsb	r0, r0, #0
20003bbc:	f851 3b04 	ldr.w	r3, [r1], #4
20003bc0:	f100 0c04 	add.w	ip, r0, #4
20003bc4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20003bc8:	f06f 0200 	mvn.w	r2, #0
20003bcc:	bf1c      	itt	ne
20003bce:	fa22 f20c 	lsrne.w	r2, r2, ip
20003bd2:	4313      	orrne	r3, r2
20003bd4:	f04f 0c01 	mov.w	ip, #1
20003bd8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20003bdc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20003be0:	eba3 020c 	sub.w	r2, r3, ip
20003be4:	ea22 0203 	bic.w	r2, r2, r3
20003be8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20003bec:	bf04      	itt	eq
20003bee:	f851 3b04 	ldreq.w	r3, [r1], #4
20003bf2:	3004      	addeq	r0, #4
20003bf4:	d0f4      	beq.n	20003be0 <strlen+0x30>
20003bf6:	f013 0fff 	tst.w	r3, #255	; 0xff
20003bfa:	bf1f      	itttt	ne
20003bfc:	3001      	addne	r0, #1
20003bfe:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20003c02:	3001      	addne	r0, #1
20003c04:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20003c08:	bf18      	it	ne
20003c0a:	3001      	addne	r0, #1
20003c0c:	4770      	bx	lr
20003c0e:	bf00      	nop

20003c10 <__sfp_lock_acquire>:
20003c10:	4770      	bx	lr
20003c12:	bf00      	nop

20003c14 <__sfp_lock_release>:
20003c14:	4770      	bx	lr
20003c16:	bf00      	nop

20003c18 <__sinit_lock_acquire>:
20003c18:	4770      	bx	lr
20003c1a:	bf00      	nop

20003c1c <__sinit_lock_release>:
20003c1c:	4770      	bx	lr
20003c1e:	bf00      	nop

20003c20 <__fp_lock>:
20003c20:	2000      	movs	r0, #0
20003c22:	4770      	bx	lr

20003c24 <__fp_unlock>:
20003c24:	2000      	movs	r0, #0
20003c26:	4770      	bx	lr

20003c28 <__fp_unlock_all>:
20003c28:	f245 73dc 	movw	r3, #22492	; 0x57dc
20003c2c:	f643 4125 	movw	r1, #15397	; 0x3c25
20003c30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c34:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003c38:	6818      	ldr	r0, [r3, #0]
20003c3a:	f000 ba91 	b.w	20004160 <_fwalk>
20003c3e:	bf00      	nop

20003c40 <__fp_lock_all>:
20003c40:	f245 73dc 	movw	r3, #22492	; 0x57dc
20003c44:	f643 4121 	movw	r1, #15393	; 0x3c21
20003c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c4c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003c50:	6818      	ldr	r0, [r3, #0]
20003c52:	f000 ba85 	b.w	20004160 <_fwalk>
20003c56:	bf00      	nop

20003c58 <_cleanup_r>:
20003c58:	f245 0169 	movw	r1, #20585	; 0x5069
20003c5c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003c60:	f000 ba7e 	b.w	20004160 <_fwalk>

20003c64 <_cleanup>:
20003c64:	f245 732c 	movw	r3, #22316	; 0x572c
20003c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c6c:	6818      	ldr	r0, [r3, #0]
20003c6e:	e7f3      	b.n	20003c58 <_cleanup_r>

20003c70 <std>:
20003c70:	b510      	push	{r4, lr}
20003c72:	4604      	mov	r4, r0
20003c74:	2300      	movs	r3, #0
20003c76:	305c      	adds	r0, #92	; 0x5c
20003c78:	81a1      	strh	r1, [r4, #12]
20003c7a:	4619      	mov	r1, r3
20003c7c:	81e2      	strh	r2, [r4, #14]
20003c7e:	2208      	movs	r2, #8
20003c80:	6023      	str	r3, [r4, #0]
20003c82:	6063      	str	r3, [r4, #4]
20003c84:	60a3      	str	r3, [r4, #8]
20003c86:	6663      	str	r3, [r4, #100]	; 0x64
20003c88:	6123      	str	r3, [r4, #16]
20003c8a:	6163      	str	r3, [r4, #20]
20003c8c:	61a3      	str	r3, [r4, #24]
20003c8e:	f7ff fee1 	bl	20003a54 <memset>
20003c92:	f644 605d 	movw	r0, #20061	; 0x4e5d
20003c96:	f644 6121 	movw	r1, #20001	; 0x4e21
20003c9a:	f644 52f9 	movw	r2, #19961	; 0x4df9
20003c9e:	f644 53f1 	movw	r3, #19953	; 0x4df1
20003ca2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003ca6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003caa:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003cae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003cb2:	6260      	str	r0, [r4, #36]	; 0x24
20003cb4:	62a1      	str	r1, [r4, #40]	; 0x28
20003cb6:	62e2      	str	r2, [r4, #44]	; 0x2c
20003cb8:	6323      	str	r3, [r4, #48]	; 0x30
20003cba:	6224      	str	r4, [r4, #32]
20003cbc:	bd10      	pop	{r4, pc}
20003cbe:	bf00      	nop

20003cc0 <__sfmoreglue>:
20003cc0:	b570      	push	{r4, r5, r6, lr}
20003cc2:	2568      	movs	r5, #104	; 0x68
20003cc4:	460e      	mov	r6, r1
20003cc6:	fb05 f501 	mul.w	r5, r5, r1
20003cca:	f105 010c 	add.w	r1, r5, #12
20003cce:	f000 fa6d 	bl	200041ac <_malloc_r>
20003cd2:	4604      	mov	r4, r0
20003cd4:	b148      	cbz	r0, 20003cea <__sfmoreglue+0x2a>
20003cd6:	f100 030c 	add.w	r3, r0, #12
20003cda:	2100      	movs	r1, #0
20003cdc:	6046      	str	r6, [r0, #4]
20003cde:	462a      	mov	r2, r5
20003ce0:	4618      	mov	r0, r3
20003ce2:	6021      	str	r1, [r4, #0]
20003ce4:	60a3      	str	r3, [r4, #8]
20003ce6:	f7ff feb5 	bl	20003a54 <memset>
20003cea:	4620      	mov	r0, r4
20003cec:	bd70      	pop	{r4, r5, r6, pc}
20003cee:	bf00      	nop

20003cf0 <__sfp>:
20003cf0:	f245 732c 	movw	r3, #22316	; 0x572c
20003cf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003cf8:	b570      	push	{r4, r5, r6, lr}
20003cfa:	681d      	ldr	r5, [r3, #0]
20003cfc:	4606      	mov	r6, r0
20003cfe:	69ab      	ldr	r3, [r5, #24]
20003d00:	2b00      	cmp	r3, #0
20003d02:	d02a      	beq.n	20003d5a <__sfp+0x6a>
20003d04:	35d8      	adds	r5, #216	; 0xd8
20003d06:	686b      	ldr	r3, [r5, #4]
20003d08:	68ac      	ldr	r4, [r5, #8]
20003d0a:	3b01      	subs	r3, #1
20003d0c:	d503      	bpl.n	20003d16 <__sfp+0x26>
20003d0e:	e020      	b.n	20003d52 <__sfp+0x62>
20003d10:	3468      	adds	r4, #104	; 0x68
20003d12:	3b01      	subs	r3, #1
20003d14:	d41d      	bmi.n	20003d52 <__sfp+0x62>
20003d16:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20003d1a:	2a00      	cmp	r2, #0
20003d1c:	d1f8      	bne.n	20003d10 <__sfp+0x20>
20003d1e:	2500      	movs	r5, #0
20003d20:	f04f 33ff 	mov.w	r3, #4294967295
20003d24:	6665      	str	r5, [r4, #100]	; 0x64
20003d26:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20003d2a:	81e3      	strh	r3, [r4, #14]
20003d2c:	4629      	mov	r1, r5
20003d2e:	f04f 0301 	mov.w	r3, #1
20003d32:	6025      	str	r5, [r4, #0]
20003d34:	81a3      	strh	r3, [r4, #12]
20003d36:	2208      	movs	r2, #8
20003d38:	60a5      	str	r5, [r4, #8]
20003d3a:	6065      	str	r5, [r4, #4]
20003d3c:	6125      	str	r5, [r4, #16]
20003d3e:	6165      	str	r5, [r4, #20]
20003d40:	61a5      	str	r5, [r4, #24]
20003d42:	f7ff fe87 	bl	20003a54 <memset>
20003d46:	64e5      	str	r5, [r4, #76]	; 0x4c
20003d48:	6365      	str	r5, [r4, #52]	; 0x34
20003d4a:	63a5      	str	r5, [r4, #56]	; 0x38
20003d4c:	64a5      	str	r5, [r4, #72]	; 0x48
20003d4e:	4620      	mov	r0, r4
20003d50:	bd70      	pop	{r4, r5, r6, pc}
20003d52:	6828      	ldr	r0, [r5, #0]
20003d54:	b128      	cbz	r0, 20003d62 <__sfp+0x72>
20003d56:	4605      	mov	r5, r0
20003d58:	e7d5      	b.n	20003d06 <__sfp+0x16>
20003d5a:	4628      	mov	r0, r5
20003d5c:	f000 f80c 	bl	20003d78 <__sinit>
20003d60:	e7d0      	b.n	20003d04 <__sfp+0x14>
20003d62:	4630      	mov	r0, r6
20003d64:	2104      	movs	r1, #4
20003d66:	f7ff ffab 	bl	20003cc0 <__sfmoreglue>
20003d6a:	6028      	str	r0, [r5, #0]
20003d6c:	2800      	cmp	r0, #0
20003d6e:	d1f2      	bne.n	20003d56 <__sfp+0x66>
20003d70:	230c      	movs	r3, #12
20003d72:	4604      	mov	r4, r0
20003d74:	6033      	str	r3, [r6, #0]
20003d76:	e7ea      	b.n	20003d4e <__sfp+0x5e>

20003d78 <__sinit>:
20003d78:	b570      	push	{r4, r5, r6, lr}
20003d7a:	6986      	ldr	r6, [r0, #24]
20003d7c:	4604      	mov	r4, r0
20003d7e:	b106      	cbz	r6, 20003d82 <__sinit+0xa>
20003d80:	bd70      	pop	{r4, r5, r6, pc}
20003d82:	f643 4359 	movw	r3, #15449	; 0x3c59
20003d86:	2501      	movs	r5, #1
20003d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d8c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20003d90:	6283      	str	r3, [r0, #40]	; 0x28
20003d92:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20003d96:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20003d9a:	6185      	str	r5, [r0, #24]
20003d9c:	f7ff ffa8 	bl	20003cf0 <__sfp>
20003da0:	6060      	str	r0, [r4, #4]
20003da2:	4620      	mov	r0, r4
20003da4:	f7ff ffa4 	bl	20003cf0 <__sfp>
20003da8:	60a0      	str	r0, [r4, #8]
20003daa:	4620      	mov	r0, r4
20003dac:	f7ff ffa0 	bl	20003cf0 <__sfp>
20003db0:	4632      	mov	r2, r6
20003db2:	2104      	movs	r1, #4
20003db4:	4623      	mov	r3, r4
20003db6:	60e0      	str	r0, [r4, #12]
20003db8:	6860      	ldr	r0, [r4, #4]
20003dba:	f7ff ff59 	bl	20003c70 <std>
20003dbe:	462a      	mov	r2, r5
20003dc0:	68a0      	ldr	r0, [r4, #8]
20003dc2:	2109      	movs	r1, #9
20003dc4:	4623      	mov	r3, r4
20003dc6:	f7ff ff53 	bl	20003c70 <std>
20003dca:	4623      	mov	r3, r4
20003dcc:	68e0      	ldr	r0, [r4, #12]
20003dce:	2112      	movs	r1, #18
20003dd0:	2202      	movs	r2, #2
20003dd2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20003dd6:	e74b      	b.n	20003c70 <std>

20003dd8 <__sfvwrite_r>:
20003dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003ddc:	6893      	ldr	r3, [r2, #8]
20003dde:	b085      	sub	sp, #20
20003de0:	4690      	mov	r8, r2
20003de2:	460c      	mov	r4, r1
20003de4:	9003      	str	r0, [sp, #12]
20003de6:	2b00      	cmp	r3, #0
20003de8:	d064      	beq.n	20003eb4 <__sfvwrite_r+0xdc>
20003dea:	8988      	ldrh	r0, [r1, #12]
20003dec:	fa1f fa80 	uxth.w	sl, r0
20003df0:	f01a 0f08 	tst.w	sl, #8
20003df4:	f000 80a0 	beq.w	20003f38 <__sfvwrite_r+0x160>
20003df8:	690b      	ldr	r3, [r1, #16]
20003dfa:	2b00      	cmp	r3, #0
20003dfc:	f000 809c 	beq.w	20003f38 <__sfvwrite_r+0x160>
20003e00:	f01a 0b02 	ands.w	fp, sl, #2
20003e04:	f8d8 5000 	ldr.w	r5, [r8]
20003e08:	bf1c      	itt	ne
20003e0a:	f04f 0a00 	movne.w	sl, #0
20003e0e:	4657      	movne	r7, sl
20003e10:	d136      	bne.n	20003e80 <__sfvwrite_r+0xa8>
20003e12:	f01a 0a01 	ands.w	sl, sl, #1
20003e16:	bf1d      	ittte	ne
20003e18:	46dc      	movne	ip, fp
20003e1a:	46d9      	movne	r9, fp
20003e1c:	465f      	movne	r7, fp
20003e1e:	4656      	moveq	r6, sl
20003e20:	d152      	bne.n	20003ec8 <__sfvwrite_r+0xf0>
20003e22:	b326      	cbz	r6, 20003e6e <__sfvwrite_r+0x96>
20003e24:	b280      	uxth	r0, r0
20003e26:	68a7      	ldr	r7, [r4, #8]
20003e28:	f410 7f00 	tst.w	r0, #512	; 0x200
20003e2c:	f000 808f 	beq.w	20003f4e <__sfvwrite_r+0x176>
20003e30:	42be      	cmp	r6, r7
20003e32:	46bb      	mov	fp, r7
20003e34:	f080 80a7 	bcs.w	20003f86 <__sfvwrite_r+0x1ae>
20003e38:	6820      	ldr	r0, [r4, #0]
20003e3a:	4637      	mov	r7, r6
20003e3c:	46b3      	mov	fp, r6
20003e3e:	465a      	mov	r2, fp
20003e40:	4651      	mov	r1, sl
20003e42:	f000 fd87 	bl	20004954 <memmove>
20003e46:	68a2      	ldr	r2, [r4, #8]
20003e48:	6823      	ldr	r3, [r4, #0]
20003e4a:	46b1      	mov	r9, r6
20003e4c:	1bd7      	subs	r7, r2, r7
20003e4e:	60a7      	str	r7, [r4, #8]
20003e50:	4637      	mov	r7, r6
20003e52:	445b      	add	r3, fp
20003e54:	6023      	str	r3, [r4, #0]
20003e56:	f8d8 3008 	ldr.w	r3, [r8, #8]
20003e5a:	ebc9 0606 	rsb	r6, r9, r6
20003e5e:	44ca      	add	sl, r9
20003e60:	1bdf      	subs	r7, r3, r7
20003e62:	f8c8 7008 	str.w	r7, [r8, #8]
20003e66:	b32f      	cbz	r7, 20003eb4 <__sfvwrite_r+0xdc>
20003e68:	89a0      	ldrh	r0, [r4, #12]
20003e6a:	2e00      	cmp	r6, #0
20003e6c:	d1da      	bne.n	20003e24 <__sfvwrite_r+0x4c>
20003e6e:	f8d5 a000 	ldr.w	sl, [r5]
20003e72:	686e      	ldr	r6, [r5, #4]
20003e74:	3508      	adds	r5, #8
20003e76:	e7d4      	b.n	20003e22 <__sfvwrite_r+0x4a>
20003e78:	f8d5 a000 	ldr.w	sl, [r5]
20003e7c:	686f      	ldr	r7, [r5, #4]
20003e7e:	3508      	adds	r5, #8
20003e80:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20003e84:	bf34      	ite	cc
20003e86:	463b      	movcc	r3, r7
20003e88:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20003e8c:	4652      	mov	r2, sl
20003e8e:	9803      	ldr	r0, [sp, #12]
20003e90:	2f00      	cmp	r7, #0
20003e92:	d0f1      	beq.n	20003e78 <__sfvwrite_r+0xa0>
20003e94:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20003e96:	6a21      	ldr	r1, [r4, #32]
20003e98:	47b0      	blx	r6
20003e9a:	2800      	cmp	r0, #0
20003e9c:	4482      	add	sl, r0
20003e9e:	ebc0 0707 	rsb	r7, r0, r7
20003ea2:	f340 80ec 	ble.w	2000407e <__sfvwrite_r+0x2a6>
20003ea6:	f8d8 3008 	ldr.w	r3, [r8, #8]
20003eaa:	1a18      	subs	r0, r3, r0
20003eac:	f8c8 0008 	str.w	r0, [r8, #8]
20003eb0:	2800      	cmp	r0, #0
20003eb2:	d1e5      	bne.n	20003e80 <__sfvwrite_r+0xa8>
20003eb4:	2000      	movs	r0, #0
20003eb6:	b005      	add	sp, #20
20003eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003ebc:	f8d5 9000 	ldr.w	r9, [r5]
20003ec0:	f04f 0c00 	mov.w	ip, #0
20003ec4:	686f      	ldr	r7, [r5, #4]
20003ec6:	3508      	adds	r5, #8
20003ec8:	2f00      	cmp	r7, #0
20003eca:	d0f7      	beq.n	20003ebc <__sfvwrite_r+0xe4>
20003ecc:	f1bc 0f00 	cmp.w	ip, #0
20003ed0:	f000 80b5 	beq.w	2000403e <__sfvwrite_r+0x266>
20003ed4:	6963      	ldr	r3, [r4, #20]
20003ed6:	45bb      	cmp	fp, r7
20003ed8:	bf34      	ite	cc
20003eda:	46da      	movcc	sl, fp
20003edc:	46ba      	movcs	sl, r7
20003ede:	68a6      	ldr	r6, [r4, #8]
20003ee0:	6820      	ldr	r0, [r4, #0]
20003ee2:	6922      	ldr	r2, [r4, #16]
20003ee4:	199e      	adds	r6, r3, r6
20003ee6:	4290      	cmp	r0, r2
20003ee8:	bf94      	ite	ls
20003eea:	2200      	movls	r2, #0
20003eec:	2201      	movhi	r2, #1
20003eee:	45b2      	cmp	sl, r6
20003ef0:	bfd4      	ite	le
20003ef2:	2200      	movle	r2, #0
20003ef4:	f002 0201 	andgt.w	r2, r2, #1
20003ef8:	2a00      	cmp	r2, #0
20003efa:	f040 80ae 	bne.w	2000405a <__sfvwrite_r+0x282>
20003efe:	459a      	cmp	sl, r3
20003f00:	f2c0 8082 	blt.w	20004008 <__sfvwrite_r+0x230>
20003f04:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20003f06:	464a      	mov	r2, r9
20003f08:	f8cd c004 	str.w	ip, [sp, #4]
20003f0c:	9803      	ldr	r0, [sp, #12]
20003f0e:	6a21      	ldr	r1, [r4, #32]
20003f10:	47b0      	blx	r6
20003f12:	f8dd c004 	ldr.w	ip, [sp, #4]
20003f16:	1e06      	subs	r6, r0, #0
20003f18:	f340 80b1 	ble.w	2000407e <__sfvwrite_r+0x2a6>
20003f1c:	ebbb 0b06 	subs.w	fp, fp, r6
20003f20:	f000 8086 	beq.w	20004030 <__sfvwrite_r+0x258>
20003f24:	f8d8 3008 	ldr.w	r3, [r8, #8]
20003f28:	44b1      	add	r9, r6
20003f2a:	1bbf      	subs	r7, r7, r6
20003f2c:	1b9e      	subs	r6, r3, r6
20003f2e:	f8c8 6008 	str.w	r6, [r8, #8]
20003f32:	2e00      	cmp	r6, #0
20003f34:	d1c8      	bne.n	20003ec8 <__sfvwrite_r+0xf0>
20003f36:	e7bd      	b.n	20003eb4 <__sfvwrite_r+0xdc>
20003f38:	9803      	ldr	r0, [sp, #12]
20003f3a:	4621      	mov	r1, r4
20003f3c:	f000 ffa0 	bl	20004e80 <__swsetup_r>
20003f40:	2800      	cmp	r0, #0
20003f42:	f040 80d4 	bne.w	200040ee <__sfvwrite_r+0x316>
20003f46:	89a0      	ldrh	r0, [r4, #12]
20003f48:	fa1f fa80 	uxth.w	sl, r0
20003f4c:	e758      	b.n	20003e00 <__sfvwrite_r+0x28>
20003f4e:	6820      	ldr	r0, [r4, #0]
20003f50:	46b9      	mov	r9, r7
20003f52:	6923      	ldr	r3, [r4, #16]
20003f54:	4298      	cmp	r0, r3
20003f56:	bf94      	ite	ls
20003f58:	2300      	movls	r3, #0
20003f5a:	2301      	movhi	r3, #1
20003f5c:	42b7      	cmp	r7, r6
20003f5e:	bf2c      	ite	cs
20003f60:	2300      	movcs	r3, #0
20003f62:	f003 0301 	andcc.w	r3, r3, #1
20003f66:	2b00      	cmp	r3, #0
20003f68:	f040 809d 	bne.w	200040a6 <__sfvwrite_r+0x2ce>
20003f6c:	6963      	ldr	r3, [r4, #20]
20003f6e:	429e      	cmp	r6, r3
20003f70:	f0c0 808c 	bcc.w	2000408c <__sfvwrite_r+0x2b4>
20003f74:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20003f76:	4652      	mov	r2, sl
20003f78:	9803      	ldr	r0, [sp, #12]
20003f7a:	6a21      	ldr	r1, [r4, #32]
20003f7c:	47b8      	blx	r7
20003f7e:	1e07      	subs	r7, r0, #0
20003f80:	dd7d      	ble.n	2000407e <__sfvwrite_r+0x2a6>
20003f82:	46b9      	mov	r9, r7
20003f84:	e767      	b.n	20003e56 <__sfvwrite_r+0x7e>
20003f86:	f410 6f90 	tst.w	r0, #1152	; 0x480
20003f8a:	bf08      	it	eq
20003f8c:	6820      	ldreq	r0, [r4, #0]
20003f8e:	f43f af56 	beq.w	20003e3e <__sfvwrite_r+0x66>
20003f92:	6962      	ldr	r2, [r4, #20]
20003f94:	6921      	ldr	r1, [r4, #16]
20003f96:	6823      	ldr	r3, [r4, #0]
20003f98:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20003f9c:	1a5b      	subs	r3, r3, r1
20003f9e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20003fa2:	f103 0c01 	add.w	ip, r3, #1
20003fa6:	44b4      	add	ip, r6
20003fa8:	ea4f 0969 	mov.w	r9, r9, asr #1
20003fac:	45e1      	cmp	r9, ip
20003fae:	464a      	mov	r2, r9
20003fb0:	bf3c      	itt	cc
20003fb2:	46e1      	movcc	r9, ip
20003fb4:	464a      	movcc	r2, r9
20003fb6:	f410 6f80 	tst.w	r0, #1024	; 0x400
20003fba:	f000 8083 	beq.w	200040c4 <__sfvwrite_r+0x2ec>
20003fbe:	4611      	mov	r1, r2
20003fc0:	9803      	ldr	r0, [sp, #12]
20003fc2:	9302      	str	r3, [sp, #8]
20003fc4:	f000 f8f2 	bl	200041ac <_malloc_r>
20003fc8:	9b02      	ldr	r3, [sp, #8]
20003fca:	2800      	cmp	r0, #0
20003fcc:	f000 8099 	beq.w	20004102 <__sfvwrite_r+0x32a>
20003fd0:	461a      	mov	r2, r3
20003fd2:	6921      	ldr	r1, [r4, #16]
20003fd4:	9302      	str	r3, [sp, #8]
20003fd6:	9001      	str	r0, [sp, #4]
20003fd8:	f000 fbf4 	bl	200047c4 <memcpy>
20003fdc:	89a2      	ldrh	r2, [r4, #12]
20003fde:	9b02      	ldr	r3, [sp, #8]
20003fe0:	f8dd c004 	ldr.w	ip, [sp, #4]
20003fe4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20003fe8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20003fec:	81a2      	strh	r2, [r4, #12]
20003fee:	ebc3 0209 	rsb	r2, r3, r9
20003ff2:	eb0c 0003 	add.w	r0, ip, r3
20003ff6:	4637      	mov	r7, r6
20003ff8:	46b3      	mov	fp, r6
20003ffa:	60a2      	str	r2, [r4, #8]
20003ffc:	f8c4 c010 	str.w	ip, [r4, #16]
20004000:	6020      	str	r0, [r4, #0]
20004002:	f8c4 9014 	str.w	r9, [r4, #20]
20004006:	e71a      	b.n	20003e3e <__sfvwrite_r+0x66>
20004008:	4652      	mov	r2, sl
2000400a:	4649      	mov	r1, r9
2000400c:	4656      	mov	r6, sl
2000400e:	f8cd c004 	str.w	ip, [sp, #4]
20004012:	f000 fc9f 	bl	20004954 <memmove>
20004016:	68a2      	ldr	r2, [r4, #8]
20004018:	6823      	ldr	r3, [r4, #0]
2000401a:	ebbb 0b06 	subs.w	fp, fp, r6
2000401e:	ebca 0202 	rsb	r2, sl, r2
20004022:	f8dd c004 	ldr.w	ip, [sp, #4]
20004026:	4453      	add	r3, sl
20004028:	60a2      	str	r2, [r4, #8]
2000402a:	6023      	str	r3, [r4, #0]
2000402c:	f47f af7a 	bne.w	20003f24 <__sfvwrite_r+0x14c>
20004030:	9803      	ldr	r0, [sp, #12]
20004032:	4621      	mov	r1, r4
20004034:	f001 f820 	bl	20005078 <_fflush_r>
20004038:	bb08      	cbnz	r0, 2000407e <__sfvwrite_r+0x2a6>
2000403a:	46dc      	mov	ip, fp
2000403c:	e772      	b.n	20003f24 <__sfvwrite_r+0x14c>
2000403e:	4648      	mov	r0, r9
20004040:	210a      	movs	r1, #10
20004042:	463a      	mov	r2, r7
20004044:	f000 fb84 	bl	20004750 <memchr>
20004048:	2800      	cmp	r0, #0
2000404a:	d04b      	beq.n	200040e4 <__sfvwrite_r+0x30c>
2000404c:	f100 0b01 	add.w	fp, r0, #1
20004050:	f04f 0c01 	mov.w	ip, #1
20004054:	ebc9 0b0b 	rsb	fp, r9, fp
20004058:	e73c      	b.n	20003ed4 <__sfvwrite_r+0xfc>
2000405a:	4649      	mov	r1, r9
2000405c:	4632      	mov	r2, r6
2000405e:	f8cd c004 	str.w	ip, [sp, #4]
20004062:	f000 fc77 	bl	20004954 <memmove>
20004066:	6823      	ldr	r3, [r4, #0]
20004068:	4621      	mov	r1, r4
2000406a:	9803      	ldr	r0, [sp, #12]
2000406c:	199b      	adds	r3, r3, r6
2000406e:	6023      	str	r3, [r4, #0]
20004070:	f001 f802 	bl	20005078 <_fflush_r>
20004074:	f8dd c004 	ldr.w	ip, [sp, #4]
20004078:	2800      	cmp	r0, #0
2000407a:	f43f af4f 	beq.w	20003f1c <__sfvwrite_r+0x144>
2000407e:	89a3      	ldrh	r3, [r4, #12]
20004080:	f04f 30ff 	mov.w	r0, #4294967295
20004084:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004088:	81a3      	strh	r3, [r4, #12]
2000408a:	e714      	b.n	20003eb6 <__sfvwrite_r+0xde>
2000408c:	4632      	mov	r2, r6
2000408e:	4651      	mov	r1, sl
20004090:	f000 fc60 	bl	20004954 <memmove>
20004094:	68a2      	ldr	r2, [r4, #8]
20004096:	6823      	ldr	r3, [r4, #0]
20004098:	4637      	mov	r7, r6
2000409a:	1b92      	subs	r2, r2, r6
2000409c:	46b1      	mov	r9, r6
2000409e:	199b      	adds	r3, r3, r6
200040a0:	60a2      	str	r2, [r4, #8]
200040a2:	6023      	str	r3, [r4, #0]
200040a4:	e6d7      	b.n	20003e56 <__sfvwrite_r+0x7e>
200040a6:	4651      	mov	r1, sl
200040a8:	463a      	mov	r2, r7
200040aa:	f000 fc53 	bl	20004954 <memmove>
200040ae:	6823      	ldr	r3, [r4, #0]
200040b0:	9803      	ldr	r0, [sp, #12]
200040b2:	4621      	mov	r1, r4
200040b4:	19db      	adds	r3, r3, r7
200040b6:	6023      	str	r3, [r4, #0]
200040b8:	f000 ffde 	bl	20005078 <_fflush_r>
200040bc:	2800      	cmp	r0, #0
200040be:	f43f aeca 	beq.w	20003e56 <__sfvwrite_r+0x7e>
200040c2:	e7dc      	b.n	2000407e <__sfvwrite_r+0x2a6>
200040c4:	9803      	ldr	r0, [sp, #12]
200040c6:	9302      	str	r3, [sp, #8]
200040c8:	f000 fca4 	bl	20004a14 <_realloc_r>
200040cc:	9b02      	ldr	r3, [sp, #8]
200040ce:	4684      	mov	ip, r0
200040d0:	2800      	cmp	r0, #0
200040d2:	d18c      	bne.n	20003fee <__sfvwrite_r+0x216>
200040d4:	6921      	ldr	r1, [r4, #16]
200040d6:	9803      	ldr	r0, [sp, #12]
200040d8:	f001 f8de 	bl	20005298 <_free_r>
200040dc:	9903      	ldr	r1, [sp, #12]
200040de:	230c      	movs	r3, #12
200040e0:	600b      	str	r3, [r1, #0]
200040e2:	e7cc      	b.n	2000407e <__sfvwrite_r+0x2a6>
200040e4:	f107 0b01 	add.w	fp, r7, #1
200040e8:	f04f 0c01 	mov.w	ip, #1
200040ec:	e6f2      	b.n	20003ed4 <__sfvwrite_r+0xfc>
200040ee:	9903      	ldr	r1, [sp, #12]
200040f0:	2209      	movs	r2, #9
200040f2:	89a3      	ldrh	r3, [r4, #12]
200040f4:	f04f 30ff 	mov.w	r0, #4294967295
200040f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200040fc:	600a      	str	r2, [r1, #0]
200040fe:	81a3      	strh	r3, [r4, #12]
20004100:	e6d9      	b.n	20003eb6 <__sfvwrite_r+0xde>
20004102:	9a03      	ldr	r2, [sp, #12]
20004104:	230c      	movs	r3, #12
20004106:	6013      	str	r3, [r2, #0]
20004108:	e7b9      	b.n	2000407e <__sfvwrite_r+0x2a6>
2000410a:	bf00      	nop

2000410c <_fwalk_reent>:
2000410c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20004110:	4607      	mov	r7, r0
20004112:	468a      	mov	sl, r1
20004114:	f7ff fd7c 	bl	20003c10 <__sfp_lock_acquire>
20004118:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
2000411c:	bf08      	it	eq
2000411e:	46b0      	moveq	r8, r6
20004120:	d018      	beq.n	20004154 <_fwalk_reent+0x48>
20004122:	f04f 0800 	mov.w	r8, #0
20004126:	6875      	ldr	r5, [r6, #4]
20004128:	68b4      	ldr	r4, [r6, #8]
2000412a:	3d01      	subs	r5, #1
2000412c:	d40f      	bmi.n	2000414e <_fwalk_reent+0x42>
2000412e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20004132:	b14b      	cbz	r3, 20004148 <_fwalk_reent+0x3c>
20004134:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20004138:	4621      	mov	r1, r4
2000413a:	4638      	mov	r0, r7
2000413c:	f1b3 3fff 	cmp.w	r3, #4294967295
20004140:	d002      	beq.n	20004148 <_fwalk_reent+0x3c>
20004142:	47d0      	blx	sl
20004144:	ea48 0800 	orr.w	r8, r8, r0
20004148:	3468      	adds	r4, #104	; 0x68
2000414a:	3d01      	subs	r5, #1
2000414c:	d5ef      	bpl.n	2000412e <_fwalk_reent+0x22>
2000414e:	6836      	ldr	r6, [r6, #0]
20004150:	2e00      	cmp	r6, #0
20004152:	d1e8      	bne.n	20004126 <_fwalk_reent+0x1a>
20004154:	f7ff fd5e 	bl	20003c14 <__sfp_lock_release>
20004158:	4640      	mov	r0, r8
2000415a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000415e:	bf00      	nop

20004160 <_fwalk>:
20004160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20004164:	4606      	mov	r6, r0
20004166:	4688      	mov	r8, r1
20004168:	f7ff fd52 	bl	20003c10 <__sfp_lock_acquire>
2000416c:	36d8      	adds	r6, #216	; 0xd8
2000416e:	bf08      	it	eq
20004170:	4637      	moveq	r7, r6
20004172:	d015      	beq.n	200041a0 <_fwalk+0x40>
20004174:	2700      	movs	r7, #0
20004176:	6875      	ldr	r5, [r6, #4]
20004178:	68b4      	ldr	r4, [r6, #8]
2000417a:	3d01      	subs	r5, #1
2000417c:	d40d      	bmi.n	2000419a <_fwalk+0x3a>
2000417e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20004182:	b13b      	cbz	r3, 20004194 <_fwalk+0x34>
20004184:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20004188:	4620      	mov	r0, r4
2000418a:	f1b3 3fff 	cmp.w	r3, #4294967295
2000418e:	d001      	beq.n	20004194 <_fwalk+0x34>
20004190:	47c0      	blx	r8
20004192:	4307      	orrs	r7, r0
20004194:	3468      	adds	r4, #104	; 0x68
20004196:	3d01      	subs	r5, #1
20004198:	d5f1      	bpl.n	2000417e <_fwalk+0x1e>
2000419a:	6836      	ldr	r6, [r6, #0]
2000419c:	2e00      	cmp	r6, #0
2000419e:	d1ea      	bne.n	20004176 <_fwalk+0x16>
200041a0:	f7ff fd38 	bl	20003c14 <__sfp_lock_release>
200041a4:	4638      	mov	r0, r7
200041a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200041aa:	bf00      	nop

200041ac <_malloc_r>:
200041ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200041b0:	f101 040b 	add.w	r4, r1, #11
200041b4:	2c16      	cmp	r4, #22
200041b6:	b083      	sub	sp, #12
200041b8:	4606      	mov	r6, r0
200041ba:	d82f      	bhi.n	2000421c <_malloc_r+0x70>
200041bc:	2300      	movs	r3, #0
200041be:	2410      	movs	r4, #16
200041c0:	428c      	cmp	r4, r1
200041c2:	bf2c      	ite	cs
200041c4:	4619      	movcs	r1, r3
200041c6:	f043 0101 	orrcc.w	r1, r3, #1
200041ca:	2900      	cmp	r1, #0
200041cc:	d130      	bne.n	20004230 <_malloc_r+0x84>
200041ce:	4630      	mov	r0, r6
200041d0:	f000 fc1c 	bl	20004a0c <__malloc_lock>
200041d4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
200041d8:	d22e      	bcs.n	20004238 <_malloc_r+0x8c>
200041da:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
200041de:	f645 05d0 	movw	r5, #22736	; 0x58d0
200041e2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200041e6:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
200041ea:	68d3      	ldr	r3, [r2, #12]
200041ec:	4293      	cmp	r3, r2
200041ee:	f000 8206 	beq.w	200045fe <_malloc_r+0x452>
200041f2:	685a      	ldr	r2, [r3, #4]
200041f4:	f103 0508 	add.w	r5, r3, #8
200041f8:	68d9      	ldr	r1, [r3, #12]
200041fa:	4630      	mov	r0, r6
200041fc:	f022 0c03 	bic.w	ip, r2, #3
20004200:	689a      	ldr	r2, [r3, #8]
20004202:	4463      	add	r3, ip
20004204:	685c      	ldr	r4, [r3, #4]
20004206:	608a      	str	r2, [r1, #8]
20004208:	f044 0401 	orr.w	r4, r4, #1
2000420c:	60d1      	str	r1, [r2, #12]
2000420e:	605c      	str	r4, [r3, #4]
20004210:	f000 fbfe 	bl	20004a10 <__malloc_unlock>
20004214:	4628      	mov	r0, r5
20004216:	b003      	add	sp, #12
20004218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000421c:	f024 0407 	bic.w	r4, r4, #7
20004220:	0fe3      	lsrs	r3, r4, #31
20004222:	428c      	cmp	r4, r1
20004224:	bf2c      	ite	cs
20004226:	4619      	movcs	r1, r3
20004228:	f043 0101 	orrcc.w	r1, r3, #1
2000422c:	2900      	cmp	r1, #0
2000422e:	d0ce      	beq.n	200041ce <_malloc_r+0x22>
20004230:	230c      	movs	r3, #12
20004232:	2500      	movs	r5, #0
20004234:	6033      	str	r3, [r6, #0]
20004236:	e7ed      	b.n	20004214 <_malloc_r+0x68>
20004238:	ea5f 2e54 	movs.w	lr, r4, lsr #9
2000423c:	bf04      	itt	eq
2000423e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20004242:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20004246:	f040 8090 	bne.w	2000436a <_malloc_r+0x1be>
2000424a:	f645 05d0 	movw	r5, #22736	; 0x58d0
2000424e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004252:	1828      	adds	r0, r5, r0
20004254:	68c3      	ldr	r3, [r0, #12]
20004256:	4298      	cmp	r0, r3
20004258:	d106      	bne.n	20004268 <_malloc_r+0xbc>
2000425a:	e00d      	b.n	20004278 <_malloc_r+0xcc>
2000425c:	2a00      	cmp	r2, #0
2000425e:	f280 816f 	bge.w	20004540 <_malloc_r+0x394>
20004262:	68db      	ldr	r3, [r3, #12]
20004264:	4298      	cmp	r0, r3
20004266:	d007      	beq.n	20004278 <_malloc_r+0xcc>
20004268:	6859      	ldr	r1, [r3, #4]
2000426a:	f021 0103 	bic.w	r1, r1, #3
2000426e:	1b0a      	subs	r2, r1, r4
20004270:	2a0f      	cmp	r2, #15
20004272:	ddf3      	ble.n	2000425c <_malloc_r+0xb0>
20004274:	f10e 3eff 	add.w	lr, lr, #4294967295
20004278:	f10e 0e01 	add.w	lr, lr, #1
2000427c:	f645 07d0 	movw	r7, #22736	; 0x58d0
20004280:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004284:	f107 0108 	add.w	r1, r7, #8
20004288:	688b      	ldr	r3, [r1, #8]
2000428a:	4299      	cmp	r1, r3
2000428c:	bf08      	it	eq
2000428e:	687a      	ldreq	r2, [r7, #4]
20004290:	d026      	beq.n	200042e0 <_malloc_r+0x134>
20004292:	685a      	ldr	r2, [r3, #4]
20004294:	f022 0c03 	bic.w	ip, r2, #3
20004298:	ebc4 020c 	rsb	r2, r4, ip
2000429c:	2a0f      	cmp	r2, #15
2000429e:	f300 8194 	bgt.w	200045ca <_malloc_r+0x41e>
200042a2:	2a00      	cmp	r2, #0
200042a4:	60c9      	str	r1, [r1, #12]
200042a6:	6089      	str	r1, [r1, #8]
200042a8:	f280 8099 	bge.w	200043de <_malloc_r+0x232>
200042ac:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
200042b0:	f080 8165 	bcs.w	2000457e <_malloc_r+0x3d2>
200042b4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
200042b8:	f04f 0a01 	mov.w	sl, #1
200042bc:	687a      	ldr	r2, [r7, #4]
200042be:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
200042c2:	ea4f 0cac 	mov.w	ip, ip, asr #2
200042c6:	fa0a fc0c 	lsl.w	ip, sl, ip
200042ca:	60d8      	str	r0, [r3, #12]
200042cc:	f8d0 8008 	ldr.w	r8, [r0, #8]
200042d0:	ea4c 0202 	orr.w	r2, ip, r2
200042d4:	607a      	str	r2, [r7, #4]
200042d6:	f8c3 8008 	str.w	r8, [r3, #8]
200042da:	f8c8 300c 	str.w	r3, [r8, #12]
200042de:	6083      	str	r3, [r0, #8]
200042e0:	f04f 0c01 	mov.w	ip, #1
200042e4:	ea4f 03ae 	mov.w	r3, lr, asr #2
200042e8:	fa0c fc03 	lsl.w	ip, ip, r3
200042ec:	4594      	cmp	ip, r2
200042ee:	f200 8082 	bhi.w	200043f6 <_malloc_r+0x24a>
200042f2:	ea12 0f0c 	tst.w	r2, ip
200042f6:	d108      	bne.n	2000430a <_malloc_r+0x15e>
200042f8:	f02e 0e03 	bic.w	lr, lr, #3
200042fc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004300:	f10e 0e04 	add.w	lr, lr, #4
20004304:	ea12 0f0c 	tst.w	r2, ip
20004308:	d0f8      	beq.n	200042fc <_malloc_r+0x150>
2000430a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
2000430e:	46f2      	mov	sl, lr
20004310:	46c8      	mov	r8, r9
20004312:	f8d8 300c 	ldr.w	r3, [r8, #12]
20004316:	4598      	cmp	r8, r3
20004318:	d107      	bne.n	2000432a <_malloc_r+0x17e>
2000431a:	e168      	b.n	200045ee <_malloc_r+0x442>
2000431c:	2a00      	cmp	r2, #0
2000431e:	f280 8178 	bge.w	20004612 <_malloc_r+0x466>
20004322:	68db      	ldr	r3, [r3, #12]
20004324:	4598      	cmp	r8, r3
20004326:	f000 8162 	beq.w	200045ee <_malloc_r+0x442>
2000432a:	6858      	ldr	r0, [r3, #4]
2000432c:	f020 0003 	bic.w	r0, r0, #3
20004330:	1b02      	subs	r2, r0, r4
20004332:	2a0f      	cmp	r2, #15
20004334:	ddf2      	ble.n	2000431c <_malloc_r+0x170>
20004336:	461d      	mov	r5, r3
20004338:	191f      	adds	r7, r3, r4
2000433a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
2000433e:	f044 0e01 	orr.w	lr, r4, #1
20004342:	f855 4f08 	ldr.w	r4, [r5, #8]!
20004346:	4630      	mov	r0, r6
20004348:	50ba      	str	r2, [r7, r2]
2000434a:	f042 0201 	orr.w	r2, r2, #1
2000434e:	f8c3 e004 	str.w	lr, [r3, #4]
20004352:	f8cc 4008 	str.w	r4, [ip, #8]
20004356:	f8c4 c00c 	str.w	ip, [r4, #12]
2000435a:	608f      	str	r7, [r1, #8]
2000435c:	60cf      	str	r7, [r1, #12]
2000435e:	607a      	str	r2, [r7, #4]
20004360:	60b9      	str	r1, [r7, #8]
20004362:	60f9      	str	r1, [r7, #12]
20004364:	f000 fb54 	bl	20004a10 <__malloc_unlock>
20004368:	e754      	b.n	20004214 <_malloc_r+0x68>
2000436a:	f1be 0f04 	cmp.w	lr, #4
2000436e:	bf9e      	ittt	ls
20004370:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20004374:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20004378:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000437c:	f67f af65 	bls.w	2000424a <_malloc_r+0x9e>
20004380:	f1be 0f14 	cmp.w	lr, #20
20004384:	bf9c      	itt	ls
20004386:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
2000438a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000438e:	f67f af5c 	bls.w	2000424a <_malloc_r+0x9e>
20004392:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20004396:	bf9e      	ittt	ls
20004398:	ea4f 3e14 	movls.w	lr, r4, lsr #12
2000439c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200043a0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200043a4:	f67f af51 	bls.w	2000424a <_malloc_r+0x9e>
200043a8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200043ac:	bf9e      	ittt	ls
200043ae:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
200043b2:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
200043b6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200043ba:	f67f af46 	bls.w	2000424a <_malloc_r+0x9e>
200043be:	f240 5354 	movw	r3, #1364	; 0x554
200043c2:	459e      	cmp	lr, r3
200043c4:	bf95      	itete	ls
200043c6:	ea4f 4e94 	movls.w	lr, r4, lsr #18
200043ca:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
200043ce:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
200043d2:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
200043d6:	bf98      	it	ls
200043d8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200043dc:	e735      	b.n	2000424a <_malloc_r+0x9e>
200043de:	eb03 020c 	add.w	r2, r3, ip
200043e2:	f103 0508 	add.w	r5, r3, #8
200043e6:	4630      	mov	r0, r6
200043e8:	6853      	ldr	r3, [r2, #4]
200043ea:	f043 0301 	orr.w	r3, r3, #1
200043ee:	6053      	str	r3, [r2, #4]
200043f0:	f000 fb0e 	bl	20004a10 <__malloc_unlock>
200043f4:	e70e      	b.n	20004214 <_malloc_r+0x68>
200043f6:	f8d7 8008 	ldr.w	r8, [r7, #8]
200043fa:	f8d8 3004 	ldr.w	r3, [r8, #4]
200043fe:	f023 0903 	bic.w	r9, r3, #3
20004402:	ebc4 0209 	rsb	r2, r4, r9
20004406:	454c      	cmp	r4, r9
20004408:	bf94      	ite	ls
2000440a:	2300      	movls	r3, #0
2000440c:	2301      	movhi	r3, #1
2000440e:	2a0f      	cmp	r2, #15
20004410:	bfd8      	it	le
20004412:	f043 0301 	orrle.w	r3, r3, #1
20004416:	2b00      	cmp	r3, #0
20004418:	f000 80a1 	beq.w	2000455e <_malloc_r+0x3b2>
2000441c:	f645 4be8 	movw	fp, #23784	; 0x5ce8
20004420:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20004424:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20004428:	f8db 3000 	ldr.w	r3, [fp]
2000442c:	3310      	adds	r3, #16
2000442e:	191b      	adds	r3, r3, r4
20004430:	f1b2 3fff 	cmp.w	r2, #4294967295
20004434:	d006      	beq.n	20004444 <_malloc_r+0x298>
20004436:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
2000443a:	331f      	adds	r3, #31
2000443c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20004440:	f023 031f 	bic.w	r3, r3, #31
20004444:	4619      	mov	r1, r3
20004446:	4630      	mov	r0, r6
20004448:	9301      	str	r3, [sp, #4]
2000444a:	f000 fcbd 	bl	20004dc8 <_sbrk_r>
2000444e:	9b01      	ldr	r3, [sp, #4]
20004450:	f1b0 3fff 	cmp.w	r0, #4294967295
20004454:	4682      	mov	sl, r0
20004456:	f000 80f4 	beq.w	20004642 <_malloc_r+0x496>
2000445a:	eb08 0109 	add.w	r1, r8, r9
2000445e:	4281      	cmp	r1, r0
20004460:	f200 80ec 	bhi.w	2000463c <_malloc_r+0x490>
20004464:	f8db 2004 	ldr.w	r2, [fp, #4]
20004468:	189a      	adds	r2, r3, r2
2000446a:	4551      	cmp	r1, sl
2000446c:	f8cb 2004 	str.w	r2, [fp, #4]
20004470:	f000 8145 	beq.w	200046fe <_malloc_r+0x552>
20004474:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20004478:	f645 00d0 	movw	r0, #22736	; 0x58d0
2000447c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004480:	f1b5 3fff 	cmp.w	r5, #4294967295
20004484:	bf08      	it	eq
20004486:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
2000448a:	d003      	beq.n	20004494 <_malloc_r+0x2e8>
2000448c:	4452      	add	r2, sl
2000448e:	1a51      	subs	r1, r2, r1
20004490:	f8cb 1004 	str.w	r1, [fp, #4]
20004494:	f01a 0507 	ands.w	r5, sl, #7
20004498:	4630      	mov	r0, r6
2000449a:	bf17      	itett	ne
2000449c:	f1c5 0508 	rsbne	r5, r5, #8
200044a0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
200044a4:	44aa      	addne	sl, r5
200044a6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
200044aa:	4453      	add	r3, sl
200044ac:	051b      	lsls	r3, r3, #20
200044ae:	0d1b      	lsrs	r3, r3, #20
200044b0:	1aed      	subs	r5, r5, r3
200044b2:	4629      	mov	r1, r5
200044b4:	f000 fc88 	bl	20004dc8 <_sbrk_r>
200044b8:	f1b0 3fff 	cmp.w	r0, #4294967295
200044bc:	f000 812c 	beq.w	20004718 <_malloc_r+0x56c>
200044c0:	ebca 0100 	rsb	r1, sl, r0
200044c4:	1949      	adds	r1, r1, r5
200044c6:	f041 0101 	orr.w	r1, r1, #1
200044ca:	f8db 2004 	ldr.w	r2, [fp, #4]
200044ce:	f645 43e8 	movw	r3, #23784	; 0x5ce8
200044d2:	f8c7 a008 	str.w	sl, [r7, #8]
200044d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200044da:	18aa      	adds	r2, r5, r2
200044dc:	45b8      	cmp	r8, r7
200044de:	f8cb 2004 	str.w	r2, [fp, #4]
200044e2:	f8ca 1004 	str.w	r1, [sl, #4]
200044e6:	d017      	beq.n	20004518 <_malloc_r+0x36c>
200044e8:	f1b9 0f0f 	cmp.w	r9, #15
200044ec:	f240 80df 	bls.w	200046ae <_malloc_r+0x502>
200044f0:	f1a9 010c 	sub.w	r1, r9, #12
200044f4:	2505      	movs	r5, #5
200044f6:	f021 0107 	bic.w	r1, r1, #7
200044fa:	eb08 0001 	add.w	r0, r8, r1
200044fe:	290f      	cmp	r1, #15
20004500:	6085      	str	r5, [r0, #8]
20004502:	6045      	str	r5, [r0, #4]
20004504:	f8d8 0004 	ldr.w	r0, [r8, #4]
20004508:	f000 0001 	and.w	r0, r0, #1
2000450c:	ea41 0000 	orr.w	r0, r1, r0
20004510:	f8c8 0004 	str.w	r0, [r8, #4]
20004514:	f200 80ac 	bhi.w	20004670 <_malloc_r+0x4c4>
20004518:	46d0      	mov	r8, sl
2000451a:	f645 43e8 	movw	r3, #23784	; 0x5ce8
2000451e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20004522:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004526:	428a      	cmp	r2, r1
20004528:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
2000452c:	bf88      	it	hi
2000452e:	62da      	strhi	r2, [r3, #44]	; 0x2c
20004530:	f645 43e8 	movw	r3, #23784	; 0x5ce8
20004534:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004538:	428a      	cmp	r2, r1
2000453a:	bf88      	it	hi
2000453c:	631a      	strhi	r2, [r3, #48]	; 0x30
2000453e:	e082      	b.n	20004646 <_malloc_r+0x49a>
20004540:	185c      	adds	r4, r3, r1
20004542:	689a      	ldr	r2, [r3, #8]
20004544:	68d9      	ldr	r1, [r3, #12]
20004546:	4630      	mov	r0, r6
20004548:	6866      	ldr	r6, [r4, #4]
2000454a:	f103 0508 	add.w	r5, r3, #8
2000454e:	608a      	str	r2, [r1, #8]
20004550:	f046 0301 	orr.w	r3, r6, #1
20004554:	60d1      	str	r1, [r2, #12]
20004556:	6063      	str	r3, [r4, #4]
20004558:	f000 fa5a 	bl	20004a10 <__malloc_unlock>
2000455c:	e65a      	b.n	20004214 <_malloc_r+0x68>
2000455e:	eb08 0304 	add.w	r3, r8, r4
20004562:	f042 0201 	orr.w	r2, r2, #1
20004566:	f044 0401 	orr.w	r4, r4, #1
2000456a:	4630      	mov	r0, r6
2000456c:	f8c8 4004 	str.w	r4, [r8, #4]
20004570:	f108 0508 	add.w	r5, r8, #8
20004574:	605a      	str	r2, [r3, #4]
20004576:	60bb      	str	r3, [r7, #8]
20004578:	f000 fa4a 	bl	20004a10 <__malloc_unlock>
2000457c:	e64a      	b.n	20004214 <_malloc_r+0x68>
2000457e:	ea4f 225c 	mov.w	r2, ip, lsr #9
20004582:	2a04      	cmp	r2, #4
20004584:	d954      	bls.n	20004630 <_malloc_r+0x484>
20004586:	2a14      	cmp	r2, #20
20004588:	f200 8089 	bhi.w	2000469e <_malloc_r+0x4f2>
2000458c:	325b      	adds	r2, #91	; 0x5b
2000458e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004592:	44a8      	add	r8, r5
20004594:	f645 07d0 	movw	r7, #22736	; 0x58d0
20004598:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000459c:	f8d8 0008 	ldr.w	r0, [r8, #8]
200045a0:	4540      	cmp	r0, r8
200045a2:	d103      	bne.n	200045ac <_malloc_r+0x400>
200045a4:	e06f      	b.n	20004686 <_malloc_r+0x4da>
200045a6:	6880      	ldr	r0, [r0, #8]
200045a8:	4580      	cmp	r8, r0
200045aa:	d004      	beq.n	200045b6 <_malloc_r+0x40a>
200045ac:	6842      	ldr	r2, [r0, #4]
200045ae:	f022 0203 	bic.w	r2, r2, #3
200045b2:	4594      	cmp	ip, r2
200045b4:	d3f7      	bcc.n	200045a6 <_malloc_r+0x3fa>
200045b6:	f8d0 c00c 	ldr.w	ip, [r0, #12]
200045ba:	f8c3 c00c 	str.w	ip, [r3, #12]
200045be:	6098      	str	r0, [r3, #8]
200045c0:	687a      	ldr	r2, [r7, #4]
200045c2:	60c3      	str	r3, [r0, #12]
200045c4:	f8cc 3008 	str.w	r3, [ip, #8]
200045c8:	e68a      	b.n	200042e0 <_malloc_r+0x134>
200045ca:	191f      	adds	r7, r3, r4
200045cc:	4630      	mov	r0, r6
200045ce:	f044 0401 	orr.w	r4, r4, #1
200045d2:	60cf      	str	r7, [r1, #12]
200045d4:	605c      	str	r4, [r3, #4]
200045d6:	f103 0508 	add.w	r5, r3, #8
200045da:	50ba      	str	r2, [r7, r2]
200045dc:	f042 0201 	orr.w	r2, r2, #1
200045e0:	608f      	str	r7, [r1, #8]
200045e2:	607a      	str	r2, [r7, #4]
200045e4:	60b9      	str	r1, [r7, #8]
200045e6:	60f9      	str	r1, [r7, #12]
200045e8:	f000 fa12 	bl	20004a10 <__malloc_unlock>
200045ec:	e612      	b.n	20004214 <_malloc_r+0x68>
200045ee:	f10a 0a01 	add.w	sl, sl, #1
200045f2:	f01a 0f03 	tst.w	sl, #3
200045f6:	d05f      	beq.n	200046b8 <_malloc_r+0x50c>
200045f8:	f103 0808 	add.w	r8, r3, #8
200045fc:	e689      	b.n	20004312 <_malloc_r+0x166>
200045fe:	f103 0208 	add.w	r2, r3, #8
20004602:	68d3      	ldr	r3, [r2, #12]
20004604:	429a      	cmp	r2, r3
20004606:	bf08      	it	eq
20004608:	f10e 0e02 	addeq.w	lr, lr, #2
2000460c:	f43f ae36 	beq.w	2000427c <_malloc_r+0xd0>
20004610:	e5ef      	b.n	200041f2 <_malloc_r+0x46>
20004612:	461d      	mov	r5, r3
20004614:	1819      	adds	r1, r3, r0
20004616:	68da      	ldr	r2, [r3, #12]
20004618:	4630      	mov	r0, r6
2000461a:	f855 3f08 	ldr.w	r3, [r5, #8]!
2000461e:	684c      	ldr	r4, [r1, #4]
20004620:	6093      	str	r3, [r2, #8]
20004622:	f044 0401 	orr.w	r4, r4, #1
20004626:	60da      	str	r2, [r3, #12]
20004628:	604c      	str	r4, [r1, #4]
2000462a:	f000 f9f1 	bl	20004a10 <__malloc_unlock>
2000462e:	e5f1      	b.n	20004214 <_malloc_r+0x68>
20004630:	ea4f 129c 	mov.w	r2, ip, lsr #6
20004634:	3238      	adds	r2, #56	; 0x38
20004636:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000463a:	e7aa      	b.n	20004592 <_malloc_r+0x3e6>
2000463c:	45b8      	cmp	r8, r7
2000463e:	f43f af11 	beq.w	20004464 <_malloc_r+0x2b8>
20004642:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004646:	f8d8 2004 	ldr.w	r2, [r8, #4]
2000464a:	f022 0203 	bic.w	r2, r2, #3
2000464e:	4294      	cmp	r4, r2
20004650:	bf94      	ite	ls
20004652:	2300      	movls	r3, #0
20004654:	2301      	movhi	r3, #1
20004656:	1b12      	subs	r2, r2, r4
20004658:	2a0f      	cmp	r2, #15
2000465a:	bfd8      	it	le
2000465c:	f043 0301 	orrle.w	r3, r3, #1
20004660:	2b00      	cmp	r3, #0
20004662:	f43f af7c 	beq.w	2000455e <_malloc_r+0x3b2>
20004666:	4630      	mov	r0, r6
20004668:	2500      	movs	r5, #0
2000466a:	f000 f9d1 	bl	20004a10 <__malloc_unlock>
2000466e:	e5d1      	b.n	20004214 <_malloc_r+0x68>
20004670:	f108 0108 	add.w	r1, r8, #8
20004674:	4630      	mov	r0, r6
20004676:	9301      	str	r3, [sp, #4]
20004678:	f000 fe0e 	bl	20005298 <_free_r>
2000467c:	9b01      	ldr	r3, [sp, #4]
2000467e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004682:	685a      	ldr	r2, [r3, #4]
20004684:	e749      	b.n	2000451a <_malloc_r+0x36e>
20004686:	f04f 0a01 	mov.w	sl, #1
2000468a:	f8d7 8004 	ldr.w	r8, [r7, #4]
2000468e:	1092      	asrs	r2, r2, #2
20004690:	4684      	mov	ip, r0
20004692:	fa0a f202 	lsl.w	r2, sl, r2
20004696:	ea48 0202 	orr.w	r2, r8, r2
2000469a:	607a      	str	r2, [r7, #4]
2000469c:	e78d      	b.n	200045ba <_malloc_r+0x40e>
2000469e:	2a54      	cmp	r2, #84	; 0x54
200046a0:	d824      	bhi.n	200046ec <_malloc_r+0x540>
200046a2:	ea4f 321c 	mov.w	r2, ip, lsr #12
200046a6:	326e      	adds	r2, #110	; 0x6e
200046a8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200046ac:	e771      	b.n	20004592 <_malloc_r+0x3e6>
200046ae:	2301      	movs	r3, #1
200046b0:	46d0      	mov	r8, sl
200046b2:	f8ca 3004 	str.w	r3, [sl, #4]
200046b6:	e7c6      	b.n	20004646 <_malloc_r+0x49a>
200046b8:	464a      	mov	r2, r9
200046ba:	f01e 0f03 	tst.w	lr, #3
200046be:	4613      	mov	r3, r2
200046c0:	f10e 3eff 	add.w	lr, lr, #4294967295
200046c4:	d033      	beq.n	2000472e <_malloc_r+0x582>
200046c6:	f853 2908 	ldr.w	r2, [r3], #-8
200046ca:	429a      	cmp	r2, r3
200046cc:	d0f5      	beq.n	200046ba <_malloc_r+0x50e>
200046ce:	687b      	ldr	r3, [r7, #4]
200046d0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200046d4:	459c      	cmp	ip, r3
200046d6:	f63f ae8e 	bhi.w	200043f6 <_malloc_r+0x24a>
200046da:	f1bc 0f00 	cmp.w	ip, #0
200046de:	f43f ae8a 	beq.w	200043f6 <_malloc_r+0x24a>
200046e2:	ea1c 0f03 	tst.w	ip, r3
200046e6:	d027      	beq.n	20004738 <_malloc_r+0x58c>
200046e8:	46d6      	mov	lr, sl
200046ea:	e60e      	b.n	2000430a <_malloc_r+0x15e>
200046ec:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
200046f0:	d815      	bhi.n	2000471e <_malloc_r+0x572>
200046f2:	ea4f 32dc 	mov.w	r2, ip, lsr #15
200046f6:	3277      	adds	r2, #119	; 0x77
200046f8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200046fc:	e749      	b.n	20004592 <_malloc_r+0x3e6>
200046fe:	0508      	lsls	r0, r1, #20
20004700:	0d00      	lsrs	r0, r0, #20
20004702:	2800      	cmp	r0, #0
20004704:	f47f aeb6 	bne.w	20004474 <_malloc_r+0x2c8>
20004708:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000470c:	444b      	add	r3, r9
2000470e:	f043 0301 	orr.w	r3, r3, #1
20004712:	f8c8 3004 	str.w	r3, [r8, #4]
20004716:	e700      	b.n	2000451a <_malloc_r+0x36e>
20004718:	2101      	movs	r1, #1
2000471a:	2500      	movs	r5, #0
2000471c:	e6d5      	b.n	200044ca <_malloc_r+0x31e>
2000471e:	f240 5054 	movw	r0, #1364	; 0x554
20004722:	4282      	cmp	r2, r0
20004724:	d90d      	bls.n	20004742 <_malloc_r+0x596>
20004726:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
2000472a:	227e      	movs	r2, #126	; 0x7e
2000472c:	e731      	b.n	20004592 <_malloc_r+0x3e6>
2000472e:	687b      	ldr	r3, [r7, #4]
20004730:	ea23 030c 	bic.w	r3, r3, ip
20004734:	607b      	str	r3, [r7, #4]
20004736:	e7cb      	b.n	200046d0 <_malloc_r+0x524>
20004738:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000473c:	f10a 0a04 	add.w	sl, sl, #4
20004740:	e7cf      	b.n	200046e2 <_malloc_r+0x536>
20004742:	ea4f 429c 	mov.w	r2, ip, lsr #18
20004746:	327c      	adds	r2, #124	; 0x7c
20004748:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000474c:	e721      	b.n	20004592 <_malloc_r+0x3e6>
2000474e:	bf00      	nop

20004750 <memchr>:
20004750:	f010 0f03 	tst.w	r0, #3
20004754:	b2c9      	uxtb	r1, r1
20004756:	b410      	push	{r4}
20004758:	d010      	beq.n	2000477c <memchr+0x2c>
2000475a:	2a00      	cmp	r2, #0
2000475c:	d02f      	beq.n	200047be <memchr+0x6e>
2000475e:	7803      	ldrb	r3, [r0, #0]
20004760:	428b      	cmp	r3, r1
20004762:	d02a      	beq.n	200047ba <memchr+0x6a>
20004764:	3a01      	subs	r2, #1
20004766:	e005      	b.n	20004774 <memchr+0x24>
20004768:	2a00      	cmp	r2, #0
2000476a:	d028      	beq.n	200047be <memchr+0x6e>
2000476c:	7803      	ldrb	r3, [r0, #0]
2000476e:	3a01      	subs	r2, #1
20004770:	428b      	cmp	r3, r1
20004772:	d022      	beq.n	200047ba <memchr+0x6a>
20004774:	3001      	adds	r0, #1
20004776:	f010 0f03 	tst.w	r0, #3
2000477a:	d1f5      	bne.n	20004768 <memchr+0x18>
2000477c:	2a03      	cmp	r2, #3
2000477e:	d911      	bls.n	200047a4 <memchr+0x54>
20004780:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20004784:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20004788:	6803      	ldr	r3, [r0, #0]
2000478a:	ea84 0303 	eor.w	r3, r4, r3
2000478e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20004792:	ea2c 0303 	bic.w	r3, ip, r3
20004796:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
2000479a:	d103      	bne.n	200047a4 <memchr+0x54>
2000479c:	3a04      	subs	r2, #4
2000479e:	3004      	adds	r0, #4
200047a0:	2a03      	cmp	r2, #3
200047a2:	d8f1      	bhi.n	20004788 <memchr+0x38>
200047a4:	b15a      	cbz	r2, 200047be <memchr+0x6e>
200047a6:	7803      	ldrb	r3, [r0, #0]
200047a8:	428b      	cmp	r3, r1
200047aa:	d006      	beq.n	200047ba <memchr+0x6a>
200047ac:	3a01      	subs	r2, #1
200047ae:	b132      	cbz	r2, 200047be <memchr+0x6e>
200047b0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
200047b4:	3a01      	subs	r2, #1
200047b6:	428b      	cmp	r3, r1
200047b8:	d1f9      	bne.n	200047ae <memchr+0x5e>
200047ba:	bc10      	pop	{r4}
200047bc:	4770      	bx	lr
200047be:	2000      	movs	r0, #0
200047c0:	e7fb      	b.n	200047ba <memchr+0x6a>
200047c2:	bf00      	nop

200047c4 <memcpy>:
200047c4:	2a03      	cmp	r2, #3
200047c6:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
200047ca:	d80b      	bhi.n	200047e4 <memcpy+0x20>
200047cc:	b13a      	cbz	r2, 200047de <memcpy+0x1a>
200047ce:	2300      	movs	r3, #0
200047d0:	f811 c003 	ldrb.w	ip, [r1, r3]
200047d4:	f800 c003 	strb.w	ip, [r0, r3]
200047d8:	3301      	adds	r3, #1
200047da:	4293      	cmp	r3, r2
200047dc:	d1f8      	bne.n	200047d0 <memcpy+0xc>
200047de:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
200047e2:	4770      	bx	lr
200047e4:	1882      	adds	r2, r0, r2
200047e6:	460c      	mov	r4, r1
200047e8:	4603      	mov	r3, r0
200047ea:	e003      	b.n	200047f4 <memcpy+0x30>
200047ec:	f814 1c01 	ldrb.w	r1, [r4, #-1]
200047f0:	f803 1c01 	strb.w	r1, [r3, #-1]
200047f4:	f003 0603 	and.w	r6, r3, #3
200047f8:	4619      	mov	r1, r3
200047fa:	46a4      	mov	ip, r4
200047fc:	3301      	adds	r3, #1
200047fe:	3401      	adds	r4, #1
20004800:	2e00      	cmp	r6, #0
20004802:	d1f3      	bne.n	200047ec <memcpy+0x28>
20004804:	f01c 0403 	ands.w	r4, ip, #3
20004808:	4663      	mov	r3, ip
2000480a:	bf08      	it	eq
2000480c:	ebc1 0c02 	rsbeq	ip, r1, r2
20004810:	d068      	beq.n	200048e4 <memcpy+0x120>
20004812:	4265      	negs	r5, r4
20004814:	f1c4 0a04 	rsb	sl, r4, #4
20004818:	eb0c 0705 	add.w	r7, ip, r5
2000481c:	4633      	mov	r3, r6
2000481e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20004822:	f85c 6005 	ldr.w	r6, [ip, r5]
20004826:	ea4f 08c4 	mov.w	r8, r4, lsl #3
2000482a:	1a55      	subs	r5, r2, r1
2000482c:	e008      	b.n	20004840 <memcpy+0x7c>
2000482e:	f857 4f04 	ldr.w	r4, [r7, #4]!
20004832:	4626      	mov	r6, r4
20004834:	fa04 f40a 	lsl.w	r4, r4, sl
20004838:	ea49 0404 	orr.w	r4, r9, r4
2000483c:	50cc      	str	r4, [r1, r3]
2000483e:	3304      	adds	r3, #4
20004840:	185c      	adds	r4, r3, r1
20004842:	2d03      	cmp	r5, #3
20004844:	fa26 f908 	lsr.w	r9, r6, r8
20004848:	f1a5 0504 	sub.w	r5, r5, #4
2000484c:	eb0c 0603 	add.w	r6, ip, r3
20004850:	dced      	bgt.n	2000482e <memcpy+0x6a>
20004852:	2300      	movs	r3, #0
20004854:	e002      	b.n	2000485c <memcpy+0x98>
20004856:	5cf1      	ldrb	r1, [r6, r3]
20004858:	54e1      	strb	r1, [r4, r3]
2000485a:	3301      	adds	r3, #1
2000485c:	1919      	adds	r1, r3, r4
2000485e:	4291      	cmp	r1, r2
20004860:	d3f9      	bcc.n	20004856 <memcpy+0x92>
20004862:	e7bc      	b.n	200047de <memcpy+0x1a>
20004864:	f853 4c40 	ldr.w	r4, [r3, #-64]
20004868:	f841 4c40 	str.w	r4, [r1, #-64]
2000486c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20004870:	f841 4c3c 	str.w	r4, [r1, #-60]
20004874:	f853 4c38 	ldr.w	r4, [r3, #-56]
20004878:	f841 4c38 	str.w	r4, [r1, #-56]
2000487c:	f853 4c34 	ldr.w	r4, [r3, #-52]
20004880:	f841 4c34 	str.w	r4, [r1, #-52]
20004884:	f853 4c30 	ldr.w	r4, [r3, #-48]
20004888:	f841 4c30 	str.w	r4, [r1, #-48]
2000488c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20004890:	f841 4c2c 	str.w	r4, [r1, #-44]
20004894:	f853 4c28 	ldr.w	r4, [r3, #-40]
20004898:	f841 4c28 	str.w	r4, [r1, #-40]
2000489c:	f853 4c24 	ldr.w	r4, [r3, #-36]
200048a0:	f841 4c24 	str.w	r4, [r1, #-36]
200048a4:	f853 4c20 	ldr.w	r4, [r3, #-32]
200048a8:	f841 4c20 	str.w	r4, [r1, #-32]
200048ac:	f853 4c1c 	ldr.w	r4, [r3, #-28]
200048b0:	f841 4c1c 	str.w	r4, [r1, #-28]
200048b4:	f853 4c18 	ldr.w	r4, [r3, #-24]
200048b8:	f841 4c18 	str.w	r4, [r1, #-24]
200048bc:	f853 4c14 	ldr.w	r4, [r3, #-20]
200048c0:	f841 4c14 	str.w	r4, [r1, #-20]
200048c4:	f853 4c10 	ldr.w	r4, [r3, #-16]
200048c8:	f841 4c10 	str.w	r4, [r1, #-16]
200048cc:	f853 4c0c 	ldr.w	r4, [r3, #-12]
200048d0:	f841 4c0c 	str.w	r4, [r1, #-12]
200048d4:	f853 4c08 	ldr.w	r4, [r3, #-8]
200048d8:	f841 4c08 	str.w	r4, [r1, #-8]
200048dc:	f853 4c04 	ldr.w	r4, [r3, #-4]
200048e0:	f841 4c04 	str.w	r4, [r1, #-4]
200048e4:	461c      	mov	r4, r3
200048e6:	460d      	mov	r5, r1
200048e8:	3340      	adds	r3, #64	; 0x40
200048ea:	3140      	adds	r1, #64	; 0x40
200048ec:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
200048f0:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
200048f4:	dcb6      	bgt.n	20004864 <memcpy+0xa0>
200048f6:	4621      	mov	r1, r4
200048f8:	462b      	mov	r3, r5
200048fa:	1b54      	subs	r4, r2, r5
200048fc:	e00f      	b.n	2000491e <memcpy+0x15a>
200048fe:	f851 5c10 	ldr.w	r5, [r1, #-16]
20004902:	f843 5c10 	str.w	r5, [r3, #-16]
20004906:	f851 5c0c 	ldr.w	r5, [r1, #-12]
2000490a:	f843 5c0c 	str.w	r5, [r3, #-12]
2000490e:	f851 5c08 	ldr.w	r5, [r1, #-8]
20004912:	f843 5c08 	str.w	r5, [r3, #-8]
20004916:	f851 5c04 	ldr.w	r5, [r1, #-4]
2000491a:	f843 5c04 	str.w	r5, [r3, #-4]
2000491e:	2c0f      	cmp	r4, #15
20004920:	460d      	mov	r5, r1
20004922:	469c      	mov	ip, r3
20004924:	f101 0110 	add.w	r1, r1, #16
20004928:	f103 0310 	add.w	r3, r3, #16
2000492c:	f1a4 0410 	sub.w	r4, r4, #16
20004930:	dce5      	bgt.n	200048fe <memcpy+0x13a>
20004932:	ebcc 0102 	rsb	r1, ip, r2
20004936:	2300      	movs	r3, #0
20004938:	e003      	b.n	20004942 <memcpy+0x17e>
2000493a:	58ec      	ldr	r4, [r5, r3]
2000493c:	f84c 4003 	str.w	r4, [ip, r3]
20004940:	3304      	adds	r3, #4
20004942:	195e      	adds	r6, r3, r5
20004944:	2903      	cmp	r1, #3
20004946:	eb03 040c 	add.w	r4, r3, ip
2000494a:	f1a1 0104 	sub.w	r1, r1, #4
2000494e:	dcf4      	bgt.n	2000493a <memcpy+0x176>
20004950:	e77f      	b.n	20004852 <memcpy+0x8e>
20004952:	bf00      	nop

20004954 <memmove>:
20004954:	4288      	cmp	r0, r1
20004956:	468c      	mov	ip, r1
20004958:	b470      	push	{r4, r5, r6}
2000495a:	4605      	mov	r5, r0
2000495c:	4614      	mov	r4, r2
2000495e:	d90e      	bls.n	2000497e <memmove+0x2a>
20004960:	188b      	adds	r3, r1, r2
20004962:	4298      	cmp	r0, r3
20004964:	d20b      	bcs.n	2000497e <memmove+0x2a>
20004966:	b142      	cbz	r2, 2000497a <memmove+0x26>
20004968:	ebc2 0c03 	rsb	ip, r2, r3
2000496c:	4601      	mov	r1, r0
2000496e:	1e53      	subs	r3, r2, #1
20004970:	f81c 2003 	ldrb.w	r2, [ip, r3]
20004974:	54ca      	strb	r2, [r1, r3]
20004976:	3b01      	subs	r3, #1
20004978:	d2fa      	bcs.n	20004970 <memmove+0x1c>
2000497a:	bc70      	pop	{r4, r5, r6}
2000497c:	4770      	bx	lr
2000497e:	2a0f      	cmp	r2, #15
20004980:	d809      	bhi.n	20004996 <memmove+0x42>
20004982:	2c00      	cmp	r4, #0
20004984:	d0f9      	beq.n	2000497a <memmove+0x26>
20004986:	2300      	movs	r3, #0
20004988:	f81c 2003 	ldrb.w	r2, [ip, r3]
2000498c:	54ea      	strb	r2, [r5, r3]
2000498e:	3301      	adds	r3, #1
20004990:	42a3      	cmp	r3, r4
20004992:	d1f9      	bne.n	20004988 <memmove+0x34>
20004994:	e7f1      	b.n	2000497a <memmove+0x26>
20004996:	ea41 0300 	orr.w	r3, r1, r0
2000499a:	f013 0f03 	tst.w	r3, #3
2000499e:	d1f0      	bne.n	20004982 <memmove+0x2e>
200049a0:	4694      	mov	ip, r2
200049a2:	460c      	mov	r4, r1
200049a4:	4603      	mov	r3, r0
200049a6:	6825      	ldr	r5, [r4, #0]
200049a8:	f1ac 0c10 	sub.w	ip, ip, #16
200049ac:	601d      	str	r5, [r3, #0]
200049ae:	6865      	ldr	r5, [r4, #4]
200049b0:	605d      	str	r5, [r3, #4]
200049b2:	68a5      	ldr	r5, [r4, #8]
200049b4:	609d      	str	r5, [r3, #8]
200049b6:	68e5      	ldr	r5, [r4, #12]
200049b8:	3410      	adds	r4, #16
200049ba:	60dd      	str	r5, [r3, #12]
200049bc:	3310      	adds	r3, #16
200049be:	f1bc 0f0f 	cmp.w	ip, #15
200049c2:	d8f0      	bhi.n	200049a6 <memmove+0x52>
200049c4:	3a10      	subs	r2, #16
200049c6:	ea4f 1c12 	mov.w	ip, r2, lsr #4
200049ca:	f10c 0501 	add.w	r5, ip, #1
200049ce:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
200049d2:	012d      	lsls	r5, r5, #4
200049d4:	eb02 160c 	add.w	r6, r2, ip, lsl #4
200049d8:	eb01 0c05 	add.w	ip, r1, r5
200049dc:	1945      	adds	r5, r0, r5
200049de:	2e03      	cmp	r6, #3
200049e0:	4634      	mov	r4, r6
200049e2:	d9ce      	bls.n	20004982 <memmove+0x2e>
200049e4:	2300      	movs	r3, #0
200049e6:	f85c 2003 	ldr.w	r2, [ip, r3]
200049ea:	50ea      	str	r2, [r5, r3]
200049ec:	3304      	adds	r3, #4
200049ee:	1af2      	subs	r2, r6, r3
200049f0:	2a03      	cmp	r2, #3
200049f2:	d8f8      	bhi.n	200049e6 <memmove+0x92>
200049f4:	3e04      	subs	r6, #4
200049f6:	08b3      	lsrs	r3, r6, #2
200049f8:	1c5a      	adds	r2, r3, #1
200049fa:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
200049fe:	0092      	lsls	r2, r2, #2
20004a00:	4494      	add	ip, r2
20004a02:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20004a06:	18ad      	adds	r5, r5, r2
20004a08:	e7bb      	b.n	20004982 <memmove+0x2e>
20004a0a:	bf00      	nop

20004a0c <__malloc_lock>:
20004a0c:	4770      	bx	lr
20004a0e:	bf00      	nop

20004a10 <__malloc_unlock>:
20004a10:	4770      	bx	lr
20004a12:	bf00      	nop

20004a14 <_realloc_r>:
20004a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004a18:	4691      	mov	r9, r2
20004a1a:	b083      	sub	sp, #12
20004a1c:	4607      	mov	r7, r0
20004a1e:	460e      	mov	r6, r1
20004a20:	2900      	cmp	r1, #0
20004a22:	f000 813a 	beq.w	20004c9a <_realloc_r+0x286>
20004a26:	f1a1 0808 	sub.w	r8, r1, #8
20004a2a:	f109 040b 	add.w	r4, r9, #11
20004a2e:	f7ff ffed 	bl	20004a0c <__malloc_lock>
20004a32:	2c16      	cmp	r4, #22
20004a34:	f8d8 1004 	ldr.w	r1, [r8, #4]
20004a38:	460b      	mov	r3, r1
20004a3a:	f200 80a0 	bhi.w	20004b7e <_realloc_r+0x16a>
20004a3e:	2210      	movs	r2, #16
20004a40:	2500      	movs	r5, #0
20004a42:	4614      	mov	r4, r2
20004a44:	454c      	cmp	r4, r9
20004a46:	bf38      	it	cc
20004a48:	f045 0501 	orrcc.w	r5, r5, #1
20004a4c:	2d00      	cmp	r5, #0
20004a4e:	f040 812a 	bne.w	20004ca6 <_realloc_r+0x292>
20004a52:	f021 0a03 	bic.w	sl, r1, #3
20004a56:	4592      	cmp	sl, r2
20004a58:	bfa2      	ittt	ge
20004a5a:	4640      	movge	r0, r8
20004a5c:	4655      	movge	r5, sl
20004a5e:	f108 0808 	addge.w	r8, r8, #8
20004a62:	da75      	bge.n	20004b50 <_realloc_r+0x13c>
20004a64:	f645 03d0 	movw	r3, #22736	; 0x58d0
20004a68:	eb08 000a 	add.w	r0, r8, sl
20004a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004a70:	f8d3 e008 	ldr.w	lr, [r3, #8]
20004a74:	4586      	cmp	lr, r0
20004a76:	f000 811a 	beq.w	20004cae <_realloc_r+0x29a>
20004a7a:	f8d0 c004 	ldr.w	ip, [r0, #4]
20004a7e:	f02c 0b01 	bic.w	fp, ip, #1
20004a82:	4483      	add	fp, r0
20004a84:	f8db b004 	ldr.w	fp, [fp, #4]
20004a88:	f01b 0f01 	tst.w	fp, #1
20004a8c:	d07c      	beq.n	20004b88 <_realloc_r+0x174>
20004a8e:	46ac      	mov	ip, r5
20004a90:	4628      	mov	r0, r5
20004a92:	f011 0f01 	tst.w	r1, #1
20004a96:	f040 809b 	bne.w	20004bd0 <_realloc_r+0x1bc>
20004a9a:	f856 1c08 	ldr.w	r1, [r6, #-8]
20004a9e:	ebc1 0b08 	rsb	fp, r1, r8
20004aa2:	f8db 5004 	ldr.w	r5, [fp, #4]
20004aa6:	f025 0503 	bic.w	r5, r5, #3
20004aaa:	2800      	cmp	r0, #0
20004aac:	f000 80dd 	beq.w	20004c6a <_realloc_r+0x256>
20004ab0:	4570      	cmp	r0, lr
20004ab2:	f000 811f 	beq.w	20004cf4 <_realloc_r+0x2e0>
20004ab6:	eb05 030a 	add.w	r3, r5, sl
20004aba:	eb0c 0503 	add.w	r5, ip, r3
20004abe:	4295      	cmp	r5, r2
20004ac0:	bfb8      	it	lt
20004ac2:	461d      	movlt	r5, r3
20004ac4:	f2c0 80d2 	blt.w	20004c6c <_realloc_r+0x258>
20004ac8:	6881      	ldr	r1, [r0, #8]
20004aca:	465b      	mov	r3, fp
20004acc:	68c0      	ldr	r0, [r0, #12]
20004ace:	f1aa 0204 	sub.w	r2, sl, #4
20004ad2:	2a24      	cmp	r2, #36	; 0x24
20004ad4:	6081      	str	r1, [r0, #8]
20004ad6:	60c8      	str	r0, [r1, #12]
20004ad8:	f853 1f08 	ldr.w	r1, [r3, #8]!
20004adc:	f8db 000c 	ldr.w	r0, [fp, #12]
20004ae0:	6081      	str	r1, [r0, #8]
20004ae2:	60c8      	str	r0, [r1, #12]
20004ae4:	f200 80d0 	bhi.w	20004c88 <_realloc_r+0x274>
20004ae8:	2a13      	cmp	r2, #19
20004aea:	469c      	mov	ip, r3
20004aec:	d921      	bls.n	20004b32 <_realloc_r+0x11e>
20004aee:	4631      	mov	r1, r6
20004af0:	f10b 0c10 	add.w	ip, fp, #16
20004af4:	f851 0b04 	ldr.w	r0, [r1], #4
20004af8:	f8cb 0008 	str.w	r0, [fp, #8]
20004afc:	6870      	ldr	r0, [r6, #4]
20004afe:	1d0e      	adds	r6, r1, #4
20004b00:	2a1b      	cmp	r2, #27
20004b02:	f8cb 000c 	str.w	r0, [fp, #12]
20004b06:	d914      	bls.n	20004b32 <_realloc_r+0x11e>
20004b08:	6848      	ldr	r0, [r1, #4]
20004b0a:	1d31      	adds	r1, r6, #4
20004b0c:	f10b 0c18 	add.w	ip, fp, #24
20004b10:	f8cb 0010 	str.w	r0, [fp, #16]
20004b14:	6870      	ldr	r0, [r6, #4]
20004b16:	1d0e      	adds	r6, r1, #4
20004b18:	2a24      	cmp	r2, #36	; 0x24
20004b1a:	f8cb 0014 	str.w	r0, [fp, #20]
20004b1e:	d108      	bne.n	20004b32 <_realloc_r+0x11e>
20004b20:	684a      	ldr	r2, [r1, #4]
20004b22:	f10b 0c20 	add.w	ip, fp, #32
20004b26:	f8cb 2018 	str.w	r2, [fp, #24]
20004b2a:	6872      	ldr	r2, [r6, #4]
20004b2c:	3608      	adds	r6, #8
20004b2e:	f8cb 201c 	str.w	r2, [fp, #28]
20004b32:	4631      	mov	r1, r6
20004b34:	4698      	mov	r8, r3
20004b36:	4662      	mov	r2, ip
20004b38:	4658      	mov	r0, fp
20004b3a:	f851 3b04 	ldr.w	r3, [r1], #4
20004b3e:	f842 3b04 	str.w	r3, [r2], #4
20004b42:	6873      	ldr	r3, [r6, #4]
20004b44:	f8cc 3004 	str.w	r3, [ip, #4]
20004b48:	684b      	ldr	r3, [r1, #4]
20004b4a:	6053      	str	r3, [r2, #4]
20004b4c:	f8db 3004 	ldr.w	r3, [fp, #4]
20004b50:	ebc4 0c05 	rsb	ip, r4, r5
20004b54:	f1bc 0f0f 	cmp.w	ip, #15
20004b58:	d826      	bhi.n	20004ba8 <_realloc_r+0x194>
20004b5a:	1942      	adds	r2, r0, r5
20004b5c:	f003 0301 	and.w	r3, r3, #1
20004b60:	ea43 0505 	orr.w	r5, r3, r5
20004b64:	6045      	str	r5, [r0, #4]
20004b66:	6853      	ldr	r3, [r2, #4]
20004b68:	f043 0301 	orr.w	r3, r3, #1
20004b6c:	6053      	str	r3, [r2, #4]
20004b6e:	4638      	mov	r0, r7
20004b70:	4645      	mov	r5, r8
20004b72:	f7ff ff4d 	bl	20004a10 <__malloc_unlock>
20004b76:	4628      	mov	r0, r5
20004b78:	b003      	add	sp, #12
20004b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004b7e:	f024 0407 	bic.w	r4, r4, #7
20004b82:	4622      	mov	r2, r4
20004b84:	0fe5      	lsrs	r5, r4, #31
20004b86:	e75d      	b.n	20004a44 <_realloc_r+0x30>
20004b88:	f02c 0c03 	bic.w	ip, ip, #3
20004b8c:	eb0c 050a 	add.w	r5, ip, sl
20004b90:	4295      	cmp	r5, r2
20004b92:	f6ff af7e 	blt.w	20004a92 <_realloc_r+0x7e>
20004b96:	6882      	ldr	r2, [r0, #8]
20004b98:	460b      	mov	r3, r1
20004b9a:	68c1      	ldr	r1, [r0, #12]
20004b9c:	4640      	mov	r0, r8
20004b9e:	f108 0808 	add.w	r8, r8, #8
20004ba2:	608a      	str	r2, [r1, #8]
20004ba4:	60d1      	str	r1, [r2, #12]
20004ba6:	e7d3      	b.n	20004b50 <_realloc_r+0x13c>
20004ba8:	1901      	adds	r1, r0, r4
20004baa:	f003 0301 	and.w	r3, r3, #1
20004bae:	eb01 020c 	add.w	r2, r1, ip
20004bb2:	ea43 0404 	orr.w	r4, r3, r4
20004bb6:	f04c 0301 	orr.w	r3, ip, #1
20004bba:	6044      	str	r4, [r0, #4]
20004bbc:	604b      	str	r3, [r1, #4]
20004bbe:	4638      	mov	r0, r7
20004bc0:	6853      	ldr	r3, [r2, #4]
20004bc2:	3108      	adds	r1, #8
20004bc4:	f043 0301 	orr.w	r3, r3, #1
20004bc8:	6053      	str	r3, [r2, #4]
20004bca:	f000 fb65 	bl	20005298 <_free_r>
20004bce:	e7ce      	b.n	20004b6e <_realloc_r+0x15a>
20004bd0:	4649      	mov	r1, r9
20004bd2:	4638      	mov	r0, r7
20004bd4:	f7ff faea 	bl	200041ac <_malloc_r>
20004bd8:	4605      	mov	r5, r0
20004bda:	2800      	cmp	r0, #0
20004bdc:	d041      	beq.n	20004c62 <_realloc_r+0x24e>
20004bde:	f8d8 3004 	ldr.w	r3, [r8, #4]
20004be2:	f1a0 0208 	sub.w	r2, r0, #8
20004be6:	f023 0101 	bic.w	r1, r3, #1
20004bea:	4441      	add	r1, r8
20004bec:	428a      	cmp	r2, r1
20004bee:	f000 80d7 	beq.w	20004da0 <_realloc_r+0x38c>
20004bf2:	f1aa 0204 	sub.w	r2, sl, #4
20004bf6:	4631      	mov	r1, r6
20004bf8:	2a24      	cmp	r2, #36	; 0x24
20004bfa:	d878      	bhi.n	20004cee <_realloc_r+0x2da>
20004bfc:	2a13      	cmp	r2, #19
20004bfe:	4603      	mov	r3, r0
20004c00:	d921      	bls.n	20004c46 <_realloc_r+0x232>
20004c02:	4634      	mov	r4, r6
20004c04:	f854 3b04 	ldr.w	r3, [r4], #4
20004c08:	1d21      	adds	r1, r4, #4
20004c0a:	f840 3b04 	str.w	r3, [r0], #4
20004c0e:	1d03      	adds	r3, r0, #4
20004c10:	f8d6 c004 	ldr.w	ip, [r6, #4]
20004c14:	2a1b      	cmp	r2, #27
20004c16:	f8c5 c004 	str.w	ip, [r5, #4]
20004c1a:	d914      	bls.n	20004c46 <_realloc_r+0x232>
20004c1c:	f8d4 e004 	ldr.w	lr, [r4, #4]
20004c20:	1d1c      	adds	r4, r3, #4
20004c22:	f101 0c04 	add.w	ip, r1, #4
20004c26:	f8c0 e004 	str.w	lr, [r0, #4]
20004c2a:	6848      	ldr	r0, [r1, #4]
20004c2c:	f10c 0104 	add.w	r1, ip, #4
20004c30:	6058      	str	r0, [r3, #4]
20004c32:	1d23      	adds	r3, r4, #4
20004c34:	2a24      	cmp	r2, #36	; 0x24
20004c36:	d106      	bne.n	20004c46 <_realloc_r+0x232>
20004c38:	f8dc 2004 	ldr.w	r2, [ip, #4]
20004c3c:	6062      	str	r2, [r4, #4]
20004c3e:	684a      	ldr	r2, [r1, #4]
20004c40:	3108      	adds	r1, #8
20004c42:	605a      	str	r2, [r3, #4]
20004c44:	3308      	adds	r3, #8
20004c46:	4608      	mov	r0, r1
20004c48:	461a      	mov	r2, r3
20004c4a:	f850 4b04 	ldr.w	r4, [r0], #4
20004c4e:	f842 4b04 	str.w	r4, [r2], #4
20004c52:	6849      	ldr	r1, [r1, #4]
20004c54:	6059      	str	r1, [r3, #4]
20004c56:	6843      	ldr	r3, [r0, #4]
20004c58:	6053      	str	r3, [r2, #4]
20004c5a:	4631      	mov	r1, r6
20004c5c:	4638      	mov	r0, r7
20004c5e:	f000 fb1b 	bl	20005298 <_free_r>
20004c62:	4638      	mov	r0, r7
20004c64:	f7ff fed4 	bl	20004a10 <__malloc_unlock>
20004c68:	e785      	b.n	20004b76 <_realloc_r+0x162>
20004c6a:	4455      	add	r5, sl
20004c6c:	4295      	cmp	r5, r2
20004c6e:	dbaf      	blt.n	20004bd0 <_realloc_r+0x1bc>
20004c70:	465b      	mov	r3, fp
20004c72:	f8db 000c 	ldr.w	r0, [fp, #12]
20004c76:	f1aa 0204 	sub.w	r2, sl, #4
20004c7a:	f853 1f08 	ldr.w	r1, [r3, #8]!
20004c7e:	2a24      	cmp	r2, #36	; 0x24
20004c80:	6081      	str	r1, [r0, #8]
20004c82:	60c8      	str	r0, [r1, #12]
20004c84:	f67f af30 	bls.w	20004ae8 <_realloc_r+0xd4>
20004c88:	4618      	mov	r0, r3
20004c8a:	4631      	mov	r1, r6
20004c8c:	4698      	mov	r8, r3
20004c8e:	f7ff fe61 	bl	20004954 <memmove>
20004c92:	4658      	mov	r0, fp
20004c94:	f8db 3004 	ldr.w	r3, [fp, #4]
20004c98:	e75a      	b.n	20004b50 <_realloc_r+0x13c>
20004c9a:	4611      	mov	r1, r2
20004c9c:	b003      	add	sp, #12
20004c9e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004ca2:	f7ff ba83 	b.w	200041ac <_malloc_r>
20004ca6:	230c      	movs	r3, #12
20004ca8:	2500      	movs	r5, #0
20004caa:	603b      	str	r3, [r7, #0]
20004cac:	e763      	b.n	20004b76 <_realloc_r+0x162>
20004cae:	f8de 5004 	ldr.w	r5, [lr, #4]
20004cb2:	f104 0b10 	add.w	fp, r4, #16
20004cb6:	f025 0c03 	bic.w	ip, r5, #3
20004cba:	eb0c 000a 	add.w	r0, ip, sl
20004cbe:	4558      	cmp	r0, fp
20004cc0:	bfb8      	it	lt
20004cc2:	4670      	movlt	r0, lr
20004cc4:	f6ff aee5 	blt.w	20004a92 <_realloc_r+0x7e>
20004cc8:	eb08 0204 	add.w	r2, r8, r4
20004ccc:	1b01      	subs	r1, r0, r4
20004cce:	f041 0101 	orr.w	r1, r1, #1
20004cd2:	609a      	str	r2, [r3, #8]
20004cd4:	6051      	str	r1, [r2, #4]
20004cd6:	4638      	mov	r0, r7
20004cd8:	f8d8 1004 	ldr.w	r1, [r8, #4]
20004cdc:	4635      	mov	r5, r6
20004cde:	f001 0301 	and.w	r3, r1, #1
20004ce2:	431c      	orrs	r4, r3
20004ce4:	f8c8 4004 	str.w	r4, [r8, #4]
20004ce8:	f7ff fe92 	bl	20004a10 <__malloc_unlock>
20004cec:	e743      	b.n	20004b76 <_realloc_r+0x162>
20004cee:	f7ff fe31 	bl	20004954 <memmove>
20004cf2:	e7b2      	b.n	20004c5a <_realloc_r+0x246>
20004cf4:	4455      	add	r5, sl
20004cf6:	f104 0110 	add.w	r1, r4, #16
20004cfa:	44ac      	add	ip, r5
20004cfc:	458c      	cmp	ip, r1
20004cfe:	dbb5      	blt.n	20004c6c <_realloc_r+0x258>
20004d00:	465d      	mov	r5, fp
20004d02:	f8db 000c 	ldr.w	r0, [fp, #12]
20004d06:	f1aa 0204 	sub.w	r2, sl, #4
20004d0a:	f855 1f08 	ldr.w	r1, [r5, #8]!
20004d0e:	2a24      	cmp	r2, #36	; 0x24
20004d10:	6081      	str	r1, [r0, #8]
20004d12:	60c8      	str	r0, [r1, #12]
20004d14:	d84c      	bhi.n	20004db0 <_realloc_r+0x39c>
20004d16:	2a13      	cmp	r2, #19
20004d18:	4628      	mov	r0, r5
20004d1a:	d924      	bls.n	20004d66 <_realloc_r+0x352>
20004d1c:	4631      	mov	r1, r6
20004d1e:	f10b 0010 	add.w	r0, fp, #16
20004d22:	f851 eb04 	ldr.w	lr, [r1], #4
20004d26:	f8cb e008 	str.w	lr, [fp, #8]
20004d2a:	f8d6 e004 	ldr.w	lr, [r6, #4]
20004d2e:	1d0e      	adds	r6, r1, #4
20004d30:	2a1b      	cmp	r2, #27
20004d32:	f8cb e00c 	str.w	lr, [fp, #12]
20004d36:	d916      	bls.n	20004d66 <_realloc_r+0x352>
20004d38:	f8d1 e004 	ldr.w	lr, [r1, #4]
20004d3c:	1d31      	adds	r1, r6, #4
20004d3e:	f10b 0018 	add.w	r0, fp, #24
20004d42:	f8cb e010 	str.w	lr, [fp, #16]
20004d46:	f8d6 e004 	ldr.w	lr, [r6, #4]
20004d4a:	1d0e      	adds	r6, r1, #4
20004d4c:	2a24      	cmp	r2, #36	; 0x24
20004d4e:	f8cb e014 	str.w	lr, [fp, #20]
20004d52:	d108      	bne.n	20004d66 <_realloc_r+0x352>
20004d54:	684a      	ldr	r2, [r1, #4]
20004d56:	f10b 0020 	add.w	r0, fp, #32
20004d5a:	f8cb 2018 	str.w	r2, [fp, #24]
20004d5e:	6872      	ldr	r2, [r6, #4]
20004d60:	3608      	adds	r6, #8
20004d62:	f8cb 201c 	str.w	r2, [fp, #28]
20004d66:	4631      	mov	r1, r6
20004d68:	4602      	mov	r2, r0
20004d6a:	f851 eb04 	ldr.w	lr, [r1], #4
20004d6e:	f842 eb04 	str.w	lr, [r2], #4
20004d72:	6876      	ldr	r6, [r6, #4]
20004d74:	6046      	str	r6, [r0, #4]
20004d76:	6849      	ldr	r1, [r1, #4]
20004d78:	6051      	str	r1, [r2, #4]
20004d7a:	eb0b 0204 	add.w	r2, fp, r4
20004d7e:	ebc4 010c 	rsb	r1, r4, ip
20004d82:	f041 0101 	orr.w	r1, r1, #1
20004d86:	609a      	str	r2, [r3, #8]
20004d88:	6051      	str	r1, [r2, #4]
20004d8a:	4638      	mov	r0, r7
20004d8c:	f8db 1004 	ldr.w	r1, [fp, #4]
20004d90:	f001 0301 	and.w	r3, r1, #1
20004d94:	431c      	orrs	r4, r3
20004d96:	f8cb 4004 	str.w	r4, [fp, #4]
20004d9a:	f7ff fe39 	bl	20004a10 <__malloc_unlock>
20004d9e:	e6ea      	b.n	20004b76 <_realloc_r+0x162>
20004da0:	6855      	ldr	r5, [r2, #4]
20004da2:	4640      	mov	r0, r8
20004da4:	f108 0808 	add.w	r8, r8, #8
20004da8:	f025 0503 	bic.w	r5, r5, #3
20004dac:	4455      	add	r5, sl
20004dae:	e6cf      	b.n	20004b50 <_realloc_r+0x13c>
20004db0:	4631      	mov	r1, r6
20004db2:	4628      	mov	r0, r5
20004db4:	9300      	str	r3, [sp, #0]
20004db6:	f8cd c004 	str.w	ip, [sp, #4]
20004dba:	f7ff fdcb 	bl	20004954 <memmove>
20004dbe:	f8dd c004 	ldr.w	ip, [sp, #4]
20004dc2:	9b00      	ldr	r3, [sp, #0]
20004dc4:	e7d9      	b.n	20004d7a <_realloc_r+0x366>
20004dc6:	bf00      	nop

20004dc8 <_sbrk_r>:
20004dc8:	b538      	push	{r3, r4, r5, lr}
20004dca:	f645 64e8 	movw	r4, #24296	; 0x5ee8
20004dce:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004dd2:	4605      	mov	r5, r0
20004dd4:	4608      	mov	r0, r1
20004dd6:	2300      	movs	r3, #0
20004dd8:	6023      	str	r3, [r4, #0]
20004dda:	f7fc fcb1 	bl	20001740 <_sbrk>
20004dde:	f1b0 3fff 	cmp.w	r0, #4294967295
20004de2:	d000      	beq.n	20004de6 <_sbrk_r+0x1e>
20004de4:	bd38      	pop	{r3, r4, r5, pc}
20004de6:	6823      	ldr	r3, [r4, #0]
20004de8:	2b00      	cmp	r3, #0
20004dea:	d0fb      	beq.n	20004de4 <_sbrk_r+0x1c>
20004dec:	602b      	str	r3, [r5, #0]
20004dee:	bd38      	pop	{r3, r4, r5, pc}

20004df0 <__sclose>:
20004df0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20004df4:	f000 b8c6 	b.w	20004f84 <_close_r>

20004df8 <__sseek>:
20004df8:	b510      	push	{r4, lr}
20004dfa:	460c      	mov	r4, r1
20004dfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20004e00:	f000 fb2a 	bl	20005458 <_lseek_r>
20004e04:	89a3      	ldrh	r3, [r4, #12]
20004e06:	f1b0 3fff 	cmp.w	r0, #4294967295
20004e0a:	bf15      	itete	ne
20004e0c:	6560      	strne	r0, [r4, #84]	; 0x54
20004e0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20004e12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20004e16:	81a3      	strheq	r3, [r4, #12]
20004e18:	bf18      	it	ne
20004e1a:	81a3      	strhne	r3, [r4, #12]
20004e1c:	bd10      	pop	{r4, pc}
20004e1e:	bf00      	nop

20004e20 <__swrite>:
20004e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20004e24:	461d      	mov	r5, r3
20004e26:	898b      	ldrh	r3, [r1, #12]
20004e28:	460c      	mov	r4, r1
20004e2a:	4616      	mov	r6, r2
20004e2c:	4607      	mov	r7, r0
20004e2e:	f413 7f80 	tst.w	r3, #256	; 0x100
20004e32:	d006      	beq.n	20004e42 <__swrite+0x22>
20004e34:	2302      	movs	r3, #2
20004e36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20004e3a:	2200      	movs	r2, #0
20004e3c:	f000 fb0c 	bl	20005458 <_lseek_r>
20004e40:	89a3      	ldrh	r3, [r4, #12]
20004e42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20004e46:	4638      	mov	r0, r7
20004e48:	81a3      	strh	r3, [r4, #12]
20004e4a:	4632      	mov	r2, r6
20004e4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20004e50:	462b      	mov	r3, r5
20004e52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20004e56:	f7fc bc63 	b.w	20001720 <_write_r>
20004e5a:	bf00      	nop

20004e5c <__sread>:
20004e5c:	b510      	push	{r4, lr}
20004e5e:	460c      	mov	r4, r1
20004e60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20004e64:	f000 fb7c 	bl	20005560 <_read_r>
20004e68:	2800      	cmp	r0, #0
20004e6a:	db03      	blt.n	20004e74 <__sread+0x18>
20004e6c:	6d63      	ldr	r3, [r4, #84]	; 0x54
20004e6e:	181b      	adds	r3, r3, r0
20004e70:	6563      	str	r3, [r4, #84]	; 0x54
20004e72:	bd10      	pop	{r4, pc}
20004e74:	89a3      	ldrh	r3, [r4, #12]
20004e76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20004e7a:	81a3      	strh	r3, [r4, #12]
20004e7c:	bd10      	pop	{r4, pc}
20004e7e:	bf00      	nop

20004e80 <__swsetup_r>:
20004e80:	b570      	push	{r4, r5, r6, lr}
20004e82:	f245 75dc 	movw	r5, #22492	; 0x57dc
20004e86:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004e8a:	4606      	mov	r6, r0
20004e8c:	460c      	mov	r4, r1
20004e8e:	6828      	ldr	r0, [r5, #0]
20004e90:	b110      	cbz	r0, 20004e98 <__swsetup_r+0x18>
20004e92:	6983      	ldr	r3, [r0, #24]
20004e94:	2b00      	cmp	r3, #0
20004e96:	d036      	beq.n	20004f06 <__swsetup_r+0x86>
20004e98:	f245 7338 	movw	r3, #22328	; 0x5738
20004e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ea0:	429c      	cmp	r4, r3
20004ea2:	d038      	beq.n	20004f16 <__swsetup_r+0x96>
20004ea4:	f245 7358 	movw	r3, #22360	; 0x5758
20004ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004eac:	429c      	cmp	r4, r3
20004eae:	d041      	beq.n	20004f34 <__swsetup_r+0xb4>
20004eb0:	f245 7378 	movw	r3, #22392	; 0x5778
20004eb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004eb8:	429c      	cmp	r4, r3
20004eba:	bf04      	itt	eq
20004ebc:	682b      	ldreq	r3, [r5, #0]
20004ebe:	68dc      	ldreq	r4, [r3, #12]
20004ec0:	89a2      	ldrh	r2, [r4, #12]
20004ec2:	4611      	mov	r1, r2
20004ec4:	b293      	uxth	r3, r2
20004ec6:	f013 0f08 	tst.w	r3, #8
20004eca:	4618      	mov	r0, r3
20004ecc:	bf18      	it	ne
20004ece:	6922      	ldrne	r2, [r4, #16]
20004ed0:	d033      	beq.n	20004f3a <__swsetup_r+0xba>
20004ed2:	b31a      	cbz	r2, 20004f1c <__swsetup_r+0x9c>
20004ed4:	f013 0101 	ands.w	r1, r3, #1
20004ed8:	d007      	beq.n	20004eea <__swsetup_r+0x6a>
20004eda:	6963      	ldr	r3, [r4, #20]
20004edc:	2100      	movs	r1, #0
20004ede:	60a1      	str	r1, [r4, #8]
20004ee0:	425b      	negs	r3, r3
20004ee2:	61a3      	str	r3, [r4, #24]
20004ee4:	b142      	cbz	r2, 20004ef8 <__swsetup_r+0x78>
20004ee6:	2000      	movs	r0, #0
20004ee8:	bd70      	pop	{r4, r5, r6, pc}
20004eea:	f013 0f02 	tst.w	r3, #2
20004eee:	bf08      	it	eq
20004ef0:	6961      	ldreq	r1, [r4, #20]
20004ef2:	60a1      	str	r1, [r4, #8]
20004ef4:	2a00      	cmp	r2, #0
20004ef6:	d1f6      	bne.n	20004ee6 <__swsetup_r+0x66>
20004ef8:	89a3      	ldrh	r3, [r4, #12]
20004efa:	f013 0f80 	tst.w	r3, #128	; 0x80
20004efe:	d0f2      	beq.n	20004ee6 <__swsetup_r+0x66>
20004f00:	f04f 30ff 	mov.w	r0, #4294967295
20004f04:	bd70      	pop	{r4, r5, r6, pc}
20004f06:	f7fe ff37 	bl	20003d78 <__sinit>
20004f0a:	f245 7338 	movw	r3, #22328	; 0x5738
20004f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004f12:	429c      	cmp	r4, r3
20004f14:	d1c6      	bne.n	20004ea4 <__swsetup_r+0x24>
20004f16:	682b      	ldr	r3, [r5, #0]
20004f18:	685c      	ldr	r4, [r3, #4]
20004f1a:	e7d1      	b.n	20004ec0 <__swsetup_r+0x40>
20004f1c:	f403 7120 	and.w	r1, r3, #640	; 0x280
20004f20:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20004f24:	d0d6      	beq.n	20004ed4 <__swsetup_r+0x54>
20004f26:	4630      	mov	r0, r6
20004f28:	4621      	mov	r1, r4
20004f2a:	f000 faab 	bl	20005484 <__smakebuf_r>
20004f2e:	89a3      	ldrh	r3, [r4, #12]
20004f30:	6922      	ldr	r2, [r4, #16]
20004f32:	e7cf      	b.n	20004ed4 <__swsetup_r+0x54>
20004f34:	682b      	ldr	r3, [r5, #0]
20004f36:	689c      	ldr	r4, [r3, #8]
20004f38:	e7c2      	b.n	20004ec0 <__swsetup_r+0x40>
20004f3a:	f013 0f10 	tst.w	r3, #16
20004f3e:	d0df      	beq.n	20004f00 <__swsetup_r+0x80>
20004f40:	f013 0f04 	tst.w	r3, #4
20004f44:	bf08      	it	eq
20004f46:	6922      	ldreq	r2, [r4, #16]
20004f48:	d017      	beq.n	20004f7a <__swsetup_r+0xfa>
20004f4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
20004f4c:	b151      	cbz	r1, 20004f64 <__swsetup_r+0xe4>
20004f4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
20004f52:	4299      	cmp	r1, r3
20004f54:	d003      	beq.n	20004f5e <__swsetup_r+0xde>
20004f56:	4630      	mov	r0, r6
20004f58:	f000 f99e 	bl	20005298 <_free_r>
20004f5c:	89a2      	ldrh	r2, [r4, #12]
20004f5e:	b290      	uxth	r0, r2
20004f60:	2300      	movs	r3, #0
20004f62:	6363      	str	r3, [r4, #52]	; 0x34
20004f64:	6922      	ldr	r2, [r4, #16]
20004f66:	f64f 71db 	movw	r1, #65499	; 0xffdb
20004f6a:	f2c0 0100 	movt	r1, #0
20004f6e:	2300      	movs	r3, #0
20004f70:	ea00 0101 	and.w	r1, r0, r1
20004f74:	6063      	str	r3, [r4, #4]
20004f76:	81a1      	strh	r1, [r4, #12]
20004f78:	6022      	str	r2, [r4, #0]
20004f7a:	f041 0308 	orr.w	r3, r1, #8
20004f7e:	81a3      	strh	r3, [r4, #12]
20004f80:	b29b      	uxth	r3, r3
20004f82:	e7a6      	b.n	20004ed2 <__swsetup_r+0x52>

20004f84 <_close_r>:
20004f84:	b538      	push	{r3, r4, r5, lr}
20004f86:	f645 64e8 	movw	r4, #24296	; 0x5ee8
20004f8a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004f8e:	4605      	mov	r5, r0
20004f90:	4608      	mov	r0, r1
20004f92:	2300      	movs	r3, #0
20004f94:	6023      	str	r3, [r4, #0]
20004f96:	f7fc fb77 	bl	20001688 <_close>
20004f9a:	f1b0 3fff 	cmp.w	r0, #4294967295
20004f9e:	d000      	beq.n	20004fa2 <_close_r+0x1e>
20004fa0:	bd38      	pop	{r3, r4, r5, pc}
20004fa2:	6823      	ldr	r3, [r4, #0]
20004fa4:	2b00      	cmp	r3, #0
20004fa6:	d0fb      	beq.n	20004fa0 <_close_r+0x1c>
20004fa8:	602b      	str	r3, [r5, #0]
20004faa:	bd38      	pop	{r3, r4, r5, pc}

20004fac <_fclose_r>:
20004fac:	b570      	push	{r4, r5, r6, lr}
20004fae:	4605      	mov	r5, r0
20004fb0:	460c      	mov	r4, r1
20004fb2:	2900      	cmp	r1, #0
20004fb4:	d04b      	beq.n	2000504e <_fclose_r+0xa2>
20004fb6:	f7fe fe2b 	bl	20003c10 <__sfp_lock_acquire>
20004fba:	b115      	cbz	r5, 20004fc2 <_fclose_r+0x16>
20004fbc:	69ab      	ldr	r3, [r5, #24]
20004fbe:	2b00      	cmp	r3, #0
20004fc0:	d048      	beq.n	20005054 <_fclose_r+0xa8>
20004fc2:	f245 7338 	movw	r3, #22328	; 0x5738
20004fc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004fca:	429c      	cmp	r4, r3
20004fcc:	bf08      	it	eq
20004fce:	686c      	ldreq	r4, [r5, #4]
20004fd0:	d00e      	beq.n	20004ff0 <_fclose_r+0x44>
20004fd2:	f245 7358 	movw	r3, #22360	; 0x5758
20004fd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004fda:	429c      	cmp	r4, r3
20004fdc:	bf08      	it	eq
20004fde:	68ac      	ldreq	r4, [r5, #8]
20004fe0:	d006      	beq.n	20004ff0 <_fclose_r+0x44>
20004fe2:	f245 7378 	movw	r3, #22392	; 0x5778
20004fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004fea:	429c      	cmp	r4, r3
20004fec:	bf08      	it	eq
20004fee:	68ec      	ldreq	r4, [r5, #12]
20004ff0:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20004ff4:	b33e      	cbz	r6, 20005046 <_fclose_r+0x9a>
20004ff6:	4628      	mov	r0, r5
20004ff8:	4621      	mov	r1, r4
20004ffa:	f000 f83d 	bl	20005078 <_fflush_r>
20004ffe:	6b23      	ldr	r3, [r4, #48]	; 0x30
20005000:	4606      	mov	r6, r0
20005002:	b13b      	cbz	r3, 20005014 <_fclose_r+0x68>
20005004:	4628      	mov	r0, r5
20005006:	6a21      	ldr	r1, [r4, #32]
20005008:	4798      	blx	r3
2000500a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
2000500e:	bf28      	it	cs
20005010:	f04f 36ff 	movcs.w	r6, #4294967295
20005014:	89a3      	ldrh	r3, [r4, #12]
20005016:	f013 0f80 	tst.w	r3, #128	; 0x80
2000501a:	d11f      	bne.n	2000505c <_fclose_r+0xb0>
2000501c:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000501e:	b141      	cbz	r1, 20005032 <_fclose_r+0x86>
20005020:	f104 0344 	add.w	r3, r4, #68	; 0x44
20005024:	4299      	cmp	r1, r3
20005026:	d002      	beq.n	2000502e <_fclose_r+0x82>
20005028:	4628      	mov	r0, r5
2000502a:	f000 f935 	bl	20005298 <_free_r>
2000502e:	2300      	movs	r3, #0
20005030:	6363      	str	r3, [r4, #52]	; 0x34
20005032:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20005034:	b121      	cbz	r1, 20005040 <_fclose_r+0x94>
20005036:	4628      	mov	r0, r5
20005038:	f000 f92e 	bl	20005298 <_free_r>
2000503c:	2300      	movs	r3, #0
2000503e:	64a3      	str	r3, [r4, #72]	; 0x48
20005040:	f04f 0300 	mov.w	r3, #0
20005044:	81a3      	strh	r3, [r4, #12]
20005046:	f7fe fde5 	bl	20003c14 <__sfp_lock_release>
2000504a:	4630      	mov	r0, r6
2000504c:	bd70      	pop	{r4, r5, r6, pc}
2000504e:	460e      	mov	r6, r1
20005050:	4630      	mov	r0, r6
20005052:	bd70      	pop	{r4, r5, r6, pc}
20005054:	4628      	mov	r0, r5
20005056:	f7fe fe8f 	bl	20003d78 <__sinit>
2000505a:	e7b2      	b.n	20004fc2 <_fclose_r+0x16>
2000505c:	4628      	mov	r0, r5
2000505e:	6921      	ldr	r1, [r4, #16]
20005060:	f000 f91a 	bl	20005298 <_free_r>
20005064:	e7da      	b.n	2000501c <_fclose_r+0x70>
20005066:	bf00      	nop

20005068 <fclose>:
20005068:	f245 73dc 	movw	r3, #22492	; 0x57dc
2000506c:	4601      	mov	r1, r0
2000506e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005072:	6818      	ldr	r0, [r3, #0]
20005074:	e79a      	b.n	20004fac <_fclose_r>
20005076:	bf00      	nop

20005078 <_fflush_r>:
20005078:	690b      	ldr	r3, [r1, #16]
2000507a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000507e:	460c      	mov	r4, r1
20005080:	4680      	mov	r8, r0
20005082:	2b00      	cmp	r3, #0
20005084:	d071      	beq.n	2000516a <_fflush_r+0xf2>
20005086:	b110      	cbz	r0, 2000508e <_fflush_r+0x16>
20005088:	6983      	ldr	r3, [r0, #24]
2000508a:	2b00      	cmp	r3, #0
2000508c:	d078      	beq.n	20005180 <_fflush_r+0x108>
2000508e:	f245 7338 	movw	r3, #22328	; 0x5738
20005092:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005096:	429c      	cmp	r4, r3
20005098:	bf08      	it	eq
2000509a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
2000509e:	d010      	beq.n	200050c2 <_fflush_r+0x4a>
200050a0:	f245 7358 	movw	r3, #22360	; 0x5758
200050a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200050a8:	429c      	cmp	r4, r3
200050aa:	bf08      	it	eq
200050ac:	f8d8 4008 	ldreq.w	r4, [r8, #8]
200050b0:	d007      	beq.n	200050c2 <_fflush_r+0x4a>
200050b2:	f245 7378 	movw	r3, #22392	; 0x5778
200050b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200050ba:	429c      	cmp	r4, r3
200050bc:	bf08      	it	eq
200050be:	f8d8 400c 	ldreq.w	r4, [r8, #12]
200050c2:	89a3      	ldrh	r3, [r4, #12]
200050c4:	b21a      	sxth	r2, r3
200050c6:	f012 0f08 	tst.w	r2, #8
200050ca:	d135      	bne.n	20005138 <_fflush_r+0xc0>
200050cc:	6862      	ldr	r2, [r4, #4]
200050ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200050d2:	81a3      	strh	r3, [r4, #12]
200050d4:	2a00      	cmp	r2, #0
200050d6:	dd5e      	ble.n	20005196 <_fflush_r+0x11e>
200050d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200050da:	2e00      	cmp	r6, #0
200050dc:	d045      	beq.n	2000516a <_fflush_r+0xf2>
200050de:	b29b      	uxth	r3, r3
200050e0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
200050e4:	bf18      	it	ne
200050e6:	6d65      	ldrne	r5, [r4, #84]	; 0x54
200050e8:	d059      	beq.n	2000519e <_fflush_r+0x126>
200050ea:	f013 0f04 	tst.w	r3, #4
200050ee:	d14a      	bne.n	20005186 <_fflush_r+0x10e>
200050f0:	2300      	movs	r3, #0
200050f2:	4640      	mov	r0, r8
200050f4:	6a21      	ldr	r1, [r4, #32]
200050f6:	462a      	mov	r2, r5
200050f8:	47b0      	blx	r6
200050fa:	4285      	cmp	r5, r0
200050fc:	d138      	bne.n	20005170 <_fflush_r+0xf8>
200050fe:	89a1      	ldrh	r1, [r4, #12]
20005100:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20005104:	6922      	ldr	r2, [r4, #16]
20005106:	f2c0 0300 	movt	r3, #0
2000510a:	ea01 0303 	and.w	r3, r1, r3
2000510e:	2100      	movs	r1, #0
20005110:	6061      	str	r1, [r4, #4]
20005112:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20005116:	6b61      	ldr	r1, [r4, #52]	; 0x34
20005118:	81a3      	strh	r3, [r4, #12]
2000511a:	6022      	str	r2, [r4, #0]
2000511c:	bf18      	it	ne
2000511e:	6565      	strne	r5, [r4, #84]	; 0x54
20005120:	b319      	cbz	r1, 2000516a <_fflush_r+0xf2>
20005122:	f104 0344 	add.w	r3, r4, #68	; 0x44
20005126:	4299      	cmp	r1, r3
20005128:	d002      	beq.n	20005130 <_fflush_r+0xb8>
2000512a:	4640      	mov	r0, r8
2000512c:	f000 f8b4 	bl	20005298 <_free_r>
20005130:	2000      	movs	r0, #0
20005132:	6360      	str	r0, [r4, #52]	; 0x34
20005134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005138:	6926      	ldr	r6, [r4, #16]
2000513a:	b1b6      	cbz	r6, 2000516a <_fflush_r+0xf2>
2000513c:	6825      	ldr	r5, [r4, #0]
2000513e:	6026      	str	r6, [r4, #0]
20005140:	1bad      	subs	r5, r5, r6
20005142:	f012 0f03 	tst.w	r2, #3
20005146:	bf0c      	ite	eq
20005148:	6963      	ldreq	r3, [r4, #20]
2000514a:	2300      	movne	r3, #0
2000514c:	60a3      	str	r3, [r4, #8]
2000514e:	e00a      	b.n	20005166 <_fflush_r+0xee>
20005150:	4632      	mov	r2, r6
20005152:	462b      	mov	r3, r5
20005154:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20005156:	4640      	mov	r0, r8
20005158:	6a21      	ldr	r1, [r4, #32]
2000515a:	47b8      	blx	r7
2000515c:	2800      	cmp	r0, #0
2000515e:	ebc0 0505 	rsb	r5, r0, r5
20005162:	4406      	add	r6, r0
20005164:	dd04      	ble.n	20005170 <_fflush_r+0xf8>
20005166:	2d00      	cmp	r5, #0
20005168:	dcf2      	bgt.n	20005150 <_fflush_r+0xd8>
2000516a:	2000      	movs	r0, #0
2000516c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005170:	89a3      	ldrh	r3, [r4, #12]
20005172:	f04f 30ff 	mov.w	r0, #4294967295
20005176:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000517a:	81a3      	strh	r3, [r4, #12]
2000517c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005180:	f7fe fdfa 	bl	20003d78 <__sinit>
20005184:	e783      	b.n	2000508e <_fflush_r+0x16>
20005186:	6862      	ldr	r2, [r4, #4]
20005188:	6b63      	ldr	r3, [r4, #52]	; 0x34
2000518a:	1aad      	subs	r5, r5, r2
2000518c:	2b00      	cmp	r3, #0
2000518e:	d0af      	beq.n	200050f0 <_fflush_r+0x78>
20005190:	6c23      	ldr	r3, [r4, #64]	; 0x40
20005192:	1aed      	subs	r5, r5, r3
20005194:	e7ac      	b.n	200050f0 <_fflush_r+0x78>
20005196:	6c22      	ldr	r2, [r4, #64]	; 0x40
20005198:	2a00      	cmp	r2, #0
2000519a:	dc9d      	bgt.n	200050d8 <_fflush_r+0x60>
2000519c:	e7e5      	b.n	2000516a <_fflush_r+0xf2>
2000519e:	2301      	movs	r3, #1
200051a0:	4640      	mov	r0, r8
200051a2:	6a21      	ldr	r1, [r4, #32]
200051a4:	47b0      	blx	r6
200051a6:	f1b0 3fff 	cmp.w	r0, #4294967295
200051aa:	4605      	mov	r5, r0
200051ac:	d002      	beq.n	200051b4 <_fflush_r+0x13c>
200051ae:	89a3      	ldrh	r3, [r4, #12]
200051b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200051b2:	e79a      	b.n	200050ea <_fflush_r+0x72>
200051b4:	f8d8 3000 	ldr.w	r3, [r8]
200051b8:	2b1d      	cmp	r3, #29
200051ba:	d0d6      	beq.n	2000516a <_fflush_r+0xf2>
200051bc:	89a3      	ldrh	r3, [r4, #12]
200051be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200051c2:	81a3      	strh	r3, [r4, #12]
200051c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

200051c8 <fflush>:
200051c8:	4601      	mov	r1, r0
200051ca:	b128      	cbz	r0, 200051d8 <fflush+0x10>
200051cc:	f245 73dc 	movw	r3, #22492	; 0x57dc
200051d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200051d4:	6818      	ldr	r0, [r3, #0]
200051d6:	e74f      	b.n	20005078 <_fflush_r>
200051d8:	f245 732c 	movw	r3, #22316	; 0x572c
200051dc:	f245 0179 	movw	r1, #20601	; 0x5079
200051e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200051e4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200051e8:	6818      	ldr	r0, [r3, #0]
200051ea:	f7fe bf8f 	b.w	2000410c <_fwalk_reent>
200051ee:	bf00      	nop

200051f0 <_malloc_trim_r>:
200051f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200051f2:	f645 04d0 	movw	r4, #22736	; 0x58d0
200051f6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200051fa:	460f      	mov	r7, r1
200051fc:	4605      	mov	r5, r0
200051fe:	f7ff fc05 	bl	20004a0c <__malloc_lock>
20005202:	68a3      	ldr	r3, [r4, #8]
20005204:	685e      	ldr	r6, [r3, #4]
20005206:	f026 0603 	bic.w	r6, r6, #3
2000520a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
2000520e:	330f      	adds	r3, #15
20005210:	1bdf      	subs	r7, r3, r7
20005212:	0b3f      	lsrs	r7, r7, #12
20005214:	3f01      	subs	r7, #1
20005216:	033f      	lsls	r7, r7, #12
20005218:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
2000521c:	db07      	blt.n	2000522e <_malloc_trim_r+0x3e>
2000521e:	2100      	movs	r1, #0
20005220:	4628      	mov	r0, r5
20005222:	f7ff fdd1 	bl	20004dc8 <_sbrk_r>
20005226:	68a3      	ldr	r3, [r4, #8]
20005228:	18f3      	adds	r3, r6, r3
2000522a:	4283      	cmp	r3, r0
2000522c:	d004      	beq.n	20005238 <_malloc_trim_r+0x48>
2000522e:	4628      	mov	r0, r5
20005230:	f7ff fbee 	bl	20004a10 <__malloc_unlock>
20005234:	2000      	movs	r0, #0
20005236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20005238:	4279      	negs	r1, r7
2000523a:	4628      	mov	r0, r5
2000523c:	f7ff fdc4 	bl	20004dc8 <_sbrk_r>
20005240:	f1b0 3fff 	cmp.w	r0, #4294967295
20005244:	d010      	beq.n	20005268 <_malloc_trim_r+0x78>
20005246:	68a2      	ldr	r2, [r4, #8]
20005248:	f645 43ec 	movw	r3, #23788	; 0x5cec
2000524c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005250:	1bf6      	subs	r6, r6, r7
20005252:	f046 0601 	orr.w	r6, r6, #1
20005256:	4628      	mov	r0, r5
20005258:	6056      	str	r6, [r2, #4]
2000525a:	681a      	ldr	r2, [r3, #0]
2000525c:	1bd7      	subs	r7, r2, r7
2000525e:	601f      	str	r7, [r3, #0]
20005260:	f7ff fbd6 	bl	20004a10 <__malloc_unlock>
20005264:	2001      	movs	r0, #1
20005266:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20005268:	2100      	movs	r1, #0
2000526a:	4628      	mov	r0, r5
2000526c:	f7ff fdac 	bl	20004dc8 <_sbrk_r>
20005270:	68a3      	ldr	r3, [r4, #8]
20005272:	1ac2      	subs	r2, r0, r3
20005274:	2a0f      	cmp	r2, #15
20005276:	ddda      	ble.n	2000522e <_malloc_trim_r+0x3e>
20005278:	f645 44d8 	movw	r4, #23768	; 0x5cd8
2000527c:	f645 41ec 	movw	r1, #23788	; 0x5cec
20005280:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005284:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005288:	f042 0201 	orr.w	r2, r2, #1
2000528c:	6824      	ldr	r4, [r4, #0]
2000528e:	1b00      	subs	r0, r0, r4
20005290:	6008      	str	r0, [r1, #0]
20005292:	605a      	str	r2, [r3, #4]
20005294:	e7cb      	b.n	2000522e <_malloc_trim_r+0x3e>
20005296:	bf00      	nop

20005298 <_free_r>:
20005298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000529c:	4605      	mov	r5, r0
2000529e:	460c      	mov	r4, r1
200052a0:	2900      	cmp	r1, #0
200052a2:	f000 8088 	beq.w	200053b6 <_free_r+0x11e>
200052a6:	f7ff fbb1 	bl	20004a0c <__malloc_lock>
200052aa:	f1a4 0208 	sub.w	r2, r4, #8
200052ae:	f645 00d0 	movw	r0, #22736	; 0x58d0
200052b2:	6856      	ldr	r6, [r2, #4]
200052b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200052b8:	f026 0301 	bic.w	r3, r6, #1
200052bc:	f8d0 c008 	ldr.w	ip, [r0, #8]
200052c0:	18d1      	adds	r1, r2, r3
200052c2:	458c      	cmp	ip, r1
200052c4:	684f      	ldr	r7, [r1, #4]
200052c6:	f027 0703 	bic.w	r7, r7, #3
200052ca:	f000 8095 	beq.w	200053f8 <_free_r+0x160>
200052ce:	f016 0601 	ands.w	r6, r6, #1
200052d2:	604f      	str	r7, [r1, #4]
200052d4:	d05f      	beq.n	20005396 <_free_r+0xfe>
200052d6:	2600      	movs	r6, #0
200052d8:	19cc      	adds	r4, r1, r7
200052da:	6864      	ldr	r4, [r4, #4]
200052dc:	f014 0f01 	tst.w	r4, #1
200052e0:	d106      	bne.n	200052f0 <_free_r+0x58>
200052e2:	19db      	adds	r3, r3, r7
200052e4:	2e00      	cmp	r6, #0
200052e6:	d07a      	beq.n	200053de <_free_r+0x146>
200052e8:	688c      	ldr	r4, [r1, #8]
200052ea:	68c9      	ldr	r1, [r1, #12]
200052ec:	608c      	str	r4, [r1, #8]
200052ee:	60e1      	str	r1, [r4, #12]
200052f0:	f043 0101 	orr.w	r1, r3, #1
200052f4:	50d3      	str	r3, [r2, r3]
200052f6:	6051      	str	r1, [r2, #4]
200052f8:	2e00      	cmp	r6, #0
200052fa:	d147      	bne.n	2000538c <_free_r+0xf4>
200052fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20005300:	d35b      	bcc.n	200053ba <_free_r+0x122>
20005302:	0a59      	lsrs	r1, r3, #9
20005304:	2904      	cmp	r1, #4
20005306:	bf9e      	ittt	ls
20005308:	ea4f 1c93 	movls.w	ip, r3, lsr #6
2000530c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20005310:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005314:	d928      	bls.n	20005368 <_free_r+0xd0>
20005316:	2914      	cmp	r1, #20
20005318:	bf9c      	itt	ls
2000531a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
2000531e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005322:	d921      	bls.n	20005368 <_free_r+0xd0>
20005324:	2954      	cmp	r1, #84	; 0x54
20005326:	bf9e      	ittt	ls
20005328:	ea4f 3c13 	movls.w	ip, r3, lsr #12
2000532c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20005330:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005334:	d918      	bls.n	20005368 <_free_r+0xd0>
20005336:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
2000533a:	bf9e      	ittt	ls
2000533c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20005340:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20005344:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005348:	d90e      	bls.n	20005368 <_free_r+0xd0>
2000534a:	f240 5c54 	movw	ip, #1364	; 0x554
2000534e:	4561      	cmp	r1, ip
20005350:	bf95      	itete	ls
20005352:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20005356:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
2000535a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
2000535e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20005362:	bf98      	it	ls
20005364:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005368:	1904      	adds	r4, r0, r4
2000536a:	68a1      	ldr	r1, [r4, #8]
2000536c:	42a1      	cmp	r1, r4
2000536e:	d103      	bne.n	20005378 <_free_r+0xe0>
20005370:	e064      	b.n	2000543c <_free_r+0x1a4>
20005372:	6889      	ldr	r1, [r1, #8]
20005374:	428c      	cmp	r4, r1
20005376:	d004      	beq.n	20005382 <_free_r+0xea>
20005378:	6848      	ldr	r0, [r1, #4]
2000537a:	f020 0003 	bic.w	r0, r0, #3
2000537e:	4283      	cmp	r3, r0
20005380:	d3f7      	bcc.n	20005372 <_free_r+0xda>
20005382:	68cb      	ldr	r3, [r1, #12]
20005384:	60d3      	str	r3, [r2, #12]
20005386:	6091      	str	r1, [r2, #8]
20005388:	60ca      	str	r2, [r1, #12]
2000538a:	609a      	str	r2, [r3, #8]
2000538c:	4628      	mov	r0, r5
2000538e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20005392:	f7ff bb3d 	b.w	20004a10 <__malloc_unlock>
20005396:	f854 4c08 	ldr.w	r4, [r4, #-8]
2000539a:	f100 0c08 	add.w	ip, r0, #8
2000539e:	1b12      	subs	r2, r2, r4
200053a0:	191b      	adds	r3, r3, r4
200053a2:	6894      	ldr	r4, [r2, #8]
200053a4:	4564      	cmp	r4, ip
200053a6:	d047      	beq.n	20005438 <_free_r+0x1a0>
200053a8:	f8d2 c00c 	ldr.w	ip, [r2, #12]
200053ac:	f8cc 4008 	str.w	r4, [ip, #8]
200053b0:	f8c4 c00c 	str.w	ip, [r4, #12]
200053b4:	e790      	b.n	200052d8 <_free_r+0x40>
200053b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200053ba:	08db      	lsrs	r3, r3, #3
200053bc:	f04f 0c01 	mov.w	ip, #1
200053c0:	6846      	ldr	r6, [r0, #4]
200053c2:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
200053c6:	109b      	asrs	r3, r3, #2
200053c8:	fa0c f303 	lsl.w	r3, ip, r3
200053cc:	60d1      	str	r1, [r2, #12]
200053ce:	688c      	ldr	r4, [r1, #8]
200053d0:	ea46 0303 	orr.w	r3, r6, r3
200053d4:	6043      	str	r3, [r0, #4]
200053d6:	6094      	str	r4, [r2, #8]
200053d8:	60e2      	str	r2, [r4, #12]
200053da:	608a      	str	r2, [r1, #8]
200053dc:	e7d6      	b.n	2000538c <_free_r+0xf4>
200053de:	688c      	ldr	r4, [r1, #8]
200053e0:	4f1c      	ldr	r7, [pc, #112]	; (20005454 <_free_r+0x1bc>)
200053e2:	42bc      	cmp	r4, r7
200053e4:	d181      	bne.n	200052ea <_free_r+0x52>
200053e6:	50d3      	str	r3, [r2, r3]
200053e8:	f043 0301 	orr.w	r3, r3, #1
200053ec:	60e2      	str	r2, [r4, #12]
200053ee:	60a2      	str	r2, [r4, #8]
200053f0:	6053      	str	r3, [r2, #4]
200053f2:	6094      	str	r4, [r2, #8]
200053f4:	60d4      	str	r4, [r2, #12]
200053f6:	e7c9      	b.n	2000538c <_free_r+0xf4>
200053f8:	18fb      	adds	r3, r7, r3
200053fa:	f016 0f01 	tst.w	r6, #1
200053fe:	d107      	bne.n	20005410 <_free_r+0x178>
20005400:	f854 1c08 	ldr.w	r1, [r4, #-8]
20005404:	1a52      	subs	r2, r2, r1
20005406:	185b      	adds	r3, r3, r1
20005408:	68d4      	ldr	r4, [r2, #12]
2000540a:	6891      	ldr	r1, [r2, #8]
2000540c:	60a1      	str	r1, [r4, #8]
2000540e:	60cc      	str	r4, [r1, #12]
20005410:	f645 41dc 	movw	r1, #23772	; 0x5cdc
20005414:	6082      	str	r2, [r0, #8]
20005416:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000541a:	f043 0001 	orr.w	r0, r3, #1
2000541e:	6050      	str	r0, [r2, #4]
20005420:	680a      	ldr	r2, [r1, #0]
20005422:	4293      	cmp	r3, r2
20005424:	d3b2      	bcc.n	2000538c <_free_r+0xf4>
20005426:	f645 43e8 	movw	r3, #23784	; 0x5ce8
2000542a:	4628      	mov	r0, r5
2000542c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005430:	6819      	ldr	r1, [r3, #0]
20005432:	f7ff fedd 	bl	200051f0 <_malloc_trim_r>
20005436:	e7a9      	b.n	2000538c <_free_r+0xf4>
20005438:	2601      	movs	r6, #1
2000543a:	e74d      	b.n	200052d8 <_free_r+0x40>
2000543c:	2601      	movs	r6, #1
2000543e:	6844      	ldr	r4, [r0, #4]
20005440:	ea4f 0cac 	mov.w	ip, ip, asr #2
20005444:	460b      	mov	r3, r1
20005446:	fa06 fc0c 	lsl.w	ip, r6, ip
2000544a:	ea44 040c 	orr.w	r4, r4, ip
2000544e:	6044      	str	r4, [r0, #4]
20005450:	e798      	b.n	20005384 <_free_r+0xec>
20005452:	bf00      	nop
20005454:	200058d8 	.word	0x200058d8

20005458 <_lseek_r>:
20005458:	b538      	push	{r3, r4, r5, lr}
2000545a:	f645 64e8 	movw	r4, #24296	; 0x5ee8
2000545e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005462:	4605      	mov	r5, r0
20005464:	4608      	mov	r0, r1
20005466:	4611      	mov	r1, r2
20005468:	461a      	mov	r2, r3
2000546a:	2300      	movs	r3, #0
2000546c:	6023      	str	r3, [r4, #0]
2000546e:	f7fc f93b 	bl	200016e8 <_lseek>
20005472:	f1b0 3fff 	cmp.w	r0, #4294967295
20005476:	d000      	beq.n	2000547a <_lseek_r+0x22>
20005478:	bd38      	pop	{r3, r4, r5, pc}
2000547a:	6823      	ldr	r3, [r4, #0]
2000547c:	2b00      	cmp	r3, #0
2000547e:	d0fb      	beq.n	20005478 <_lseek_r+0x20>
20005480:	602b      	str	r3, [r5, #0]
20005482:	bd38      	pop	{r3, r4, r5, pc}

20005484 <__smakebuf_r>:
20005484:	898b      	ldrh	r3, [r1, #12]
20005486:	b5f0      	push	{r4, r5, r6, r7, lr}
20005488:	460c      	mov	r4, r1
2000548a:	b29a      	uxth	r2, r3
2000548c:	b091      	sub	sp, #68	; 0x44
2000548e:	f012 0f02 	tst.w	r2, #2
20005492:	4605      	mov	r5, r0
20005494:	d141      	bne.n	2000551a <__smakebuf_r+0x96>
20005496:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000549a:	2900      	cmp	r1, #0
2000549c:	db18      	blt.n	200054d0 <__smakebuf_r+0x4c>
2000549e:	aa01      	add	r2, sp, #4
200054a0:	f000 f874 	bl	2000558c <_fstat_r>
200054a4:	2800      	cmp	r0, #0
200054a6:	db11      	blt.n	200054cc <__smakebuf_r+0x48>
200054a8:	9b02      	ldr	r3, [sp, #8]
200054aa:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
200054ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
200054b2:	bf14      	ite	ne
200054b4:	2700      	movne	r7, #0
200054b6:	2701      	moveq	r7, #1
200054b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
200054bc:	d040      	beq.n	20005540 <__smakebuf_r+0xbc>
200054be:	89a3      	ldrh	r3, [r4, #12]
200054c0:	f44f 6680 	mov.w	r6, #1024	; 0x400
200054c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200054c8:	81a3      	strh	r3, [r4, #12]
200054ca:	e00b      	b.n	200054e4 <__smakebuf_r+0x60>
200054cc:	89a3      	ldrh	r3, [r4, #12]
200054ce:	b29a      	uxth	r2, r3
200054d0:	f012 0f80 	tst.w	r2, #128	; 0x80
200054d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200054d8:	bf0c      	ite	eq
200054da:	f44f 6680 	moveq.w	r6, #1024	; 0x400
200054de:	2640      	movne	r6, #64	; 0x40
200054e0:	2700      	movs	r7, #0
200054e2:	81a3      	strh	r3, [r4, #12]
200054e4:	4628      	mov	r0, r5
200054e6:	4631      	mov	r1, r6
200054e8:	f7fe fe60 	bl	200041ac <_malloc_r>
200054ec:	b170      	cbz	r0, 2000550c <__smakebuf_r+0x88>
200054ee:	89a1      	ldrh	r1, [r4, #12]
200054f0:	f643 4259 	movw	r2, #15449	; 0x3c59
200054f4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200054f8:	6120      	str	r0, [r4, #16]
200054fa:	f041 0180 	orr.w	r1, r1, #128	; 0x80
200054fe:	6166      	str	r6, [r4, #20]
20005500:	62aa      	str	r2, [r5, #40]	; 0x28
20005502:	81a1      	strh	r1, [r4, #12]
20005504:	6020      	str	r0, [r4, #0]
20005506:	b97f      	cbnz	r7, 20005528 <__smakebuf_r+0xa4>
20005508:	b011      	add	sp, #68	; 0x44
2000550a:	bdf0      	pop	{r4, r5, r6, r7, pc}
2000550c:	89a3      	ldrh	r3, [r4, #12]
2000550e:	f413 7f00 	tst.w	r3, #512	; 0x200
20005512:	d1f9      	bne.n	20005508 <__smakebuf_r+0x84>
20005514:	f043 0302 	orr.w	r3, r3, #2
20005518:	81a3      	strh	r3, [r4, #12]
2000551a:	f104 0347 	add.w	r3, r4, #71	; 0x47
2000551e:	6123      	str	r3, [r4, #16]
20005520:	6023      	str	r3, [r4, #0]
20005522:	2301      	movs	r3, #1
20005524:	6163      	str	r3, [r4, #20]
20005526:	e7ef      	b.n	20005508 <__smakebuf_r+0x84>
20005528:	4628      	mov	r0, r5
2000552a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000552e:	f000 f843 	bl	200055b8 <_isatty_r>
20005532:	2800      	cmp	r0, #0
20005534:	d0e8      	beq.n	20005508 <__smakebuf_r+0x84>
20005536:	89a3      	ldrh	r3, [r4, #12]
20005538:	f043 0301 	orr.w	r3, r3, #1
2000553c:	81a3      	strh	r3, [r4, #12]
2000553e:	e7e3      	b.n	20005508 <__smakebuf_r+0x84>
20005540:	f644 53f9 	movw	r3, #19961	; 0x4df9
20005544:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20005546:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000554a:	429a      	cmp	r2, r3
2000554c:	d1b7      	bne.n	200054be <__smakebuf_r+0x3a>
2000554e:	89a2      	ldrh	r2, [r4, #12]
20005550:	f44f 6380 	mov.w	r3, #1024	; 0x400
20005554:	461e      	mov	r6, r3
20005556:	6523      	str	r3, [r4, #80]	; 0x50
20005558:	ea42 0303 	orr.w	r3, r2, r3
2000555c:	81a3      	strh	r3, [r4, #12]
2000555e:	e7c1      	b.n	200054e4 <__smakebuf_r+0x60>

20005560 <_read_r>:
20005560:	b538      	push	{r3, r4, r5, lr}
20005562:	f645 64e8 	movw	r4, #24296	; 0x5ee8
20005566:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000556a:	4605      	mov	r5, r0
2000556c:	4608      	mov	r0, r1
2000556e:	4611      	mov	r1, r2
20005570:	461a      	mov	r2, r3
20005572:	2300      	movs	r3, #0
20005574:	6023      	str	r3, [r4, #0]
20005576:	f7fc f8c5 	bl	20001704 <_read>
2000557a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000557e:	d000      	beq.n	20005582 <_read_r+0x22>
20005580:	bd38      	pop	{r3, r4, r5, pc}
20005582:	6823      	ldr	r3, [r4, #0]
20005584:	2b00      	cmp	r3, #0
20005586:	d0fb      	beq.n	20005580 <_read_r+0x20>
20005588:	602b      	str	r3, [r5, #0]
2000558a:	bd38      	pop	{r3, r4, r5, pc}

2000558c <_fstat_r>:
2000558c:	b538      	push	{r3, r4, r5, lr}
2000558e:	f645 64e8 	movw	r4, #24296	; 0x5ee8
20005592:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005596:	4605      	mov	r5, r0
20005598:	4608      	mov	r0, r1
2000559a:	4611      	mov	r1, r2
2000559c:	2300      	movs	r3, #0
2000559e:	6023      	str	r3, [r4, #0]
200055a0:	f7fc f884 	bl	200016ac <_fstat>
200055a4:	f1b0 3fff 	cmp.w	r0, #4294967295
200055a8:	d000      	beq.n	200055ac <_fstat_r+0x20>
200055aa:	bd38      	pop	{r3, r4, r5, pc}
200055ac:	6823      	ldr	r3, [r4, #0]
200055ae:	2b00      	cmp	r3, #0
200055b0:	d0fb      	beq.n	200055aa <_fstat_r+0x1e>
200055b2:	602b      	str	r3, [r5, #0]
200055b4:	bd38      	pop	{r3, r4, r5, pc}
200055b6:	bf00      	nop

200055b8 <_isatty_r>:
200055b8:	b538      	push	{r3, r4, r5, lr}
200055ba:	f645 64e8 	movw	r4, #24296	; 0x5ee8
200055be:	f2c2 0400 	movt	r4, #8192	; 0x2000
200055c2:	4605      	mov	r5, r0
200055c4:	4608      	mov	r0, r1
200055c6:	2300      	movs	r3, #0
200055c8:	6023      	str	r3, [r4, #0]
200055ca:	f7fc f881 	bl	200016d0 <_isatty>
200055ce:	f1b0 3fff 	cmp.w	r0, #4294967295
200055d2:	d000      	beq.n	200055d6 <_isatty_r+0x1e>
200055d4:	bd38      	pop	{r3, r4, r5, pc}
200055d6:	6823      	ldr	r3, [r4, #0]
200055d8:	2b00      	cmp	r3, #0
200055da:	d0fb      	beq.n	200055d4 <_isatty_r+0x1c>
200055dc:	602b      	str	r3, [r5, #0]
200055de:	bd38      	pop	{r3, r4, r5, pc}

200055e0 <DAMAGED_THRESH>:
200055e0:	0023 0000 3123 000a 3023 000a 0d31 0000     #...#1..#0..1...
200055f0:	0d32 0000 0d33 0000 6548 7061 6120 646e     2...3...Heap and
20005600:	7320 6174 6b63 6320 6c6f 696c 6973 6e6f      stack collision
20005610:	000a 0000                                   ....

20005614 <g_config_reg_lut>:
20005614:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
20005624:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
20005634:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
20005644:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
20005654:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
20005664:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
20005674:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
20005684:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

20005694 <g_gpio_irqn_lut>:
20005694:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
200056a4:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
200056b4:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
200056c4:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.
200056d4:	2e2e 642f 6972 6576 7372 432f 726f 5565     ../drivers/CoreU
200056e4:	5241 6154 6270 632f 726f 5f65 6175 7472     ARTapb/core_uart
200056f4:	615f 6270 632e 0000 2e2e 642f 6972 6576     _apb.c..../drive
20005704:	7372 432f 726f 5365 4950 632f 726f 5f65     rs/CoreSPI/core_
20005714:	7073 2e69 0063 0000                         spi.c...

2000571c <C.18.2576>:
2000571c:	0001 0000 0002 0000 0004 0000 0001 0000     ................

2000572c <_global_impure_ptr>:
2000572c:	57e0 2000 0043 0000 000a 0000               .W. C.......

20005738 <__sf_fake_stdin>:
	...

20005758 <__sf_fake_stdout>:
	...

20005778 <__sf_fake_stderr>:
	...

20005798 <_init>:
20005798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000579a:	bf00      	nop
2000579c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000579e:	bc08      	pop	{r3}
200057a0:	469e      	mov	lr, r3
200057a2:	4770      	bx	lr

200057a4 <_fini>:
200057a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200057a6:	bf00      	nop
200057a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
200057aa:	bc08      	pop	{r3}
200057ac:	469e      	mov	lr, r3
200057ae:	4770      	bx	lr

200057b0 <__frame_dummy_init_array_entry>:
200057b0:	0485 2000                                   ... 

200057b4 <__do_global_dtors_aux_fini_array_entry>:
200057b4:	0471 2000                                   q.. 
