## project Report Link

## project description
In this project, the components of a single-cycle MIPS processor are simulated in system Verilog. where each component have the module and it's testbench.

## Tools and Technologies

- Systemverilog
- Modelsim 

### Group Members
 - BAZAMABANZA Abdoukalim
 - NGARUKIYIMANA Sostene
 - ISHIMWE Belyse