#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Thu Nov 27 11:52:51 2014
# Process ID: 4424
# Log file: /tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.runs/synth_1/tx.vds
# Journal file: /tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source tx.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language VHDL [current_project]
# set_property board_part xilinx.com:zc702:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files -quiet /tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.runs/fifo_tx_synth_1/fifo_tx.dcp
# set_property used_in_implementation false [get_files /tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.runs/fifo_tx_synth_1/fifo_tx.dcp]
# read_vhdl -library xil_defaultlib /tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.srcs/sources_1/new/tx.vhd
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.cache/wt [current_project]
# set_property parent.project_dir /tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO [current_project]
# synth_design -top tx -part xc7z020clg484-1
Command: synth_design -top tx -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 760.582 ; gain = 157.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tx' [/tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.srcs/sources_1/new/tx.vhd:53]
INFO: [Synth 8-3491] module 'fifo_tx' declared at '/tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.runs/synth_1/.Xil/Vivado-4424-ocaepc19/realtime/fifo_tx_stub.vhdl:5' bound to instance 'U1' of component 'fifo_tx' [/tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.srcs/sources_1/new/tx.vhd:88]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [/tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.runs/synth_1/.Xil/Vivado-4424-ocaepc19/realtime/fifo_tx_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'tx' (1#1) [/tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.srcs/sources_1/new/tx.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 797.441 ; gain = 194.770
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /softslin/vivado_14.1/Vivado/2014.1/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /softslin/vivado_14.1/Vivado/2014.1/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /softslin/vivado_14.1/Vivado/2014.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /softslin/vivado_14.1/Vivado/2014.1/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /softslin/vivado_14.1/Vivado/2014.1/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /softslin/vivado_14.1/Vivado/2014.1/data/./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [/tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [/tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 995.898 ; gain = 393.227
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE for rst. (constraint file  /tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE for clk. (constraint file  /tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.runs/synth_1/dont_buffer.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 995.898 ; gain = 393.227
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 995.898 ; gain = 393.227
---------------------------------------------------------------------------------

WARNING: [Synth 8-3936] Found unconnected internal register 'addr_rb_q_reg' and it is trimmed from '32' to '16' bits. [/tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.srcs/sources_1/new/tx.vhd:111]
INFO: [Synth 8-802] inferred FSM for state register 'etat_q_reg' in module 'tx'
INFO: [Synth 8-3354] encoded FSM with state register 'etat_q_reg' using encoding 'one-hot' in module 'tx'
WARNING: [Synth 8-327] inferring latch for variable 'ARADDR_reg' [/tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.srcs/sources_1/new/tx.vhd:185]
WARNING: [Synth 8-327] inferring latch for variable 'fifo_in_reg' [/tp/xph3sle/xph3sle508/project_NI/codes/project_FIFO/project_FIFO.srcs/sources_1/new/tx.vhd:91]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 10    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 10    

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1067.906 ; gain = 465.234
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\FSM_onehot_etat_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\read_q_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\FSM_onehot_etat_q_reg[0] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[31] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[30] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[29] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[28] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[27] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[26] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[25] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[24] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[23] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[22] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[21] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[20] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[19] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[18] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[17] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[16] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[15] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[14] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[13] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[12] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[11] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[10] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[9] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[8] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[7] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[6] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[5] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[4] ) is unused and will be removed from module tx.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1099.953 ; gain = 497.281
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1099.953 ; gain = 497.281
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1099.953 ; gain = 497.281
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[1] ) is unused and will be removed from module tx.
WARNING: [Synth 8-3332] Sequential element (\read_q_reg[0] ) is unused and will be removed from module tx.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1099.953 ; gain = 497.281
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1099.953 ; gain = 497.281
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1099.953 ; gain = 497.281
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1099.953 ; gain = 497.281
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |fifo_tx_bbox |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |     3|
|4     |INV          |     1|
|5     |LUT2         |     5|
|6     |LUT3         |    25|
|7     |LUT4         |     7|
|8     |LUT5         |     4|
|9     |LUT6         |     7|
|10    |FDRE         |    57|
|11    |FDSE         |     1|
|12    |LD           |    48|
|13    |IBUF         |    67|
|14    |OBUF         |    18|
+------+-------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   278|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1099.953 ; gain = 497.281
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1099.953 ; gain = 497.281
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 58 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1099.953 ; gain = 382.371
# write_checkpoint tx.dcp
# report_utilization -file tx_utilization_synth.rpt -pb tx_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1099.953 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 27 11:53:30 2014...
