+---------------------------------------------------------------------+
|  Log file: pa.results.log                                           |
|  Compiler version: 9.13.2                                           |
|  Created on: Wed Oct 23 15:06:53 2024                               |
|  Run ID: a3bd6f1aa3ef4038                                           |
+---------------------------------------------------------------------+

Allocation state: Final Allocation
-----------------------------------------------------------------------------
|       PHV Group        | Containers Used |  Bits Used   | Bits Available |
| (container bit widths) |     (% used)    |   (% used)   |                |
-----------------------------------------------------------------------------
|         0 (32)         |    9 (56.25%)   | 258 (50.39%) |      512       |
|         1 (32)         |    0 (0.00%)    |  0 (0.00%)   |      512       |
|         2 (32)         |    0 (0.00%)    |  0 (0.00%)   |      512       |
|         3 (32)         |    0 (0.00%)    |  0 (0.00%)   |      512       |
|    Total for 32 bit    |    9 (14.06%)   | 258 (12.60%) |      2048      |
|                        |                 |              |                |
|         4 (8)          |    6 (37.50%)   | 34 (26.56%)  |      128       |
|         5 (8)          |    1 (6.25%)    |  4 (3.12%)   |      128       |
|         6 (8)          |    0 (0.00%)    |  0 (0.00%)   |      128       |
|         7 (8)          |    0 (0.00%)    |  0 (0.00%)   |      128       |
|    Total for 8 bit     |    7 (10.94%)   |  38 (7.42%)  |      512       |
|                        |                 |              |                |
|         8 (16)         |    7 (43.75%)   | 106 (41.41%) |      256       |
|         9 (16)         |    1 (6.25%)    |  9 (3.52%)   |      256       |
|        10 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|        11 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|        12 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|        13 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|    Total for 16 bit    |    8 (8.33%)    | 115 (7.49%)  |      1536      |
|                        |                 |              |                |
|       14 (32) T        |    7 (43.75%)   | 224 (43.75%) |      512       |
|       15 (32) T        |    0 (0.00%)    |  0 (0.00%)   |      512       |
|    Total for 32 bit    |    7 (21.88%)   | 224 (21.88%) |      1024      |
|                        |                 |              |                |
|        16 (8) T        |    5 (31.25%)   | 40 (31.25%)  |      128       |
|        17 (8) T        |    0 (0.00%)    |  0 (0.00%)   |      128       |
|    Total for 8 bit     |    5 (15.62%)   | 40 (15.62%)  |      256       |
|                        |                 |              |                |
|       18 (16) T        |   13 (81.25%)   | 208 (81.25%) |      256       |
|       19 (16) T        |    0 (0.00%)    |  0 (0.00%)   |      256       |
|       20 (16) T        |    0 (0.00%)    |  0 (0.00%)   |      256       |
|    Total for 16 bit    |   13 (27.08%)   | 208 (27.08%) |      768       |
|                        |                 |              |                |
|       MAU total        |   24 (10.71%)   | 411 (10.03%) |      4096      |
|     Tagalong total     |   25 (22.32%)   | 472 (23.05%) |      2048      |
|     Overall total      |   49 (14.58%)   | 883 (14.37%) |      6144      |
-----------------------------------------------------------------------------

--------------------------------------------
PHV Allocation
--------------------------------------------

Allocations in Group 0 32 bits
  32-bit PHV 0 (ingress): phv0[31:0] = ig_intr_md_from_prsr.global_tstamp[47:16]
  32-bit PHV 1 (ingress): phv1[31:0] = hdr.fleptopo.sendtstamp[47:16] (deparsed)
  32-bit PHV 2 (ingress): phv2[31:0] = hdr.topoinfo.latency[31:0]
  32-bit PHV 3 (ingress): phv3[24:16] = ig_intr_md.ingress_port[8:0]
  32-bit PHV 3 (ingress): phv3[15:0] = hdr.topoinfo.label[15:0]
  32-bit PHV 4 (ingress): phv4[31:16] = hdr.fleptopo.replylabel[15:0] (deparsed)
  32-bit PHV 4 (ingress): phv4[15:0] = hdr.fleptopo.replyport[15:0] (deparsed)
  32-bit PHV 5 (ingress): phv5[31:24] = meta.portindex[7:0]
  32-bit PHV 5 (ingress): phv5[23:16] = meta.is_verify_start[7:0]
  32-bit PHV 5 (ingress): phv5[15:0] = hdr.topoinfo.port[15:0]
  32-bit PHV 6 (ingress): phv6[8:0] = ig_intr_md_for_tm.ucast_egress_port[8:0] (deparsed)
  32-bit PHV 7 (ingress): phv7[31:16] = hdr.fleptopo.sourcelabel[15:0] (deparsed)
  32-bit PHV 7 (ingress): phv7[15:0] = hdr.fleptopo.sourceport[15:0] (deparsed)
  32-bit PHV 8 (ingress): phv8[31:0] = hdr.flep.key[31:0] (deparsed)
  >> 9 in ingress and 0 in egress

Allocations in Group 4 8 bits
  8-bit PHV 64 (ingress): phv64[7:0] = hdr.flep.label_depth[7:0] (deparsed)
  8-bit PHV 65 (ingress): phv65[2:0] = ig_intr_md_for_dprsr.mirror_type[2:0] (deparsed)
  8-bit PHV 66 (ingress): phv66[2:0] = ig_intr_md_for_dprsr.drop_ctl[2:0] (deparsed)
  8-bit PHV 67 (ingress): phv67[7:4] = hdr.fleptopo.messagetype[3:0] (deparsed)
  8-bit PHV 67 (ingress): phv67[3:0] = hdr.fleptopo.option[3:0] (deparsed)
  8-bit PHV 68 (ingress): phv68[7:0] = hdr.flep.key_index[7:0] (deparsed)
  8-bit PHV 69 (ingress): phv69[3:3] = hdr.fleptopo.$valid[0:0] (deparsed)
  8-bit PHV 69 (ingress): phv69[2:2] = hdr.flabels.$valid[0:0] (deparsed)
  8-bit PHV 69 (ingress): phv69[1:1] = hdr.flep.$valid[0:0] (deparsed)
  8-bit PHV 69 (ingress): phv69[0:0] = hdr.ethernet.$valid[0:0] (deparsed)
  >> 6 in ingress and 0 in egress

Allocations in Group 5 8 bits
  8-bit PHV 80 (egress): phv80[3:0] = hdr.min_parse_depth_padding_0.$stkvalid[3:0]
  8-bit PHV 80 (egress): phv80[3:3] = hdr.min_parse_depth_padding_0[0].$valid[0:0] (deparsed)
  8-bit PHV 80 (egress): phv80[2:2] = hdr.min_parse_depth_padding_0[1].$valid[0:0] (deparsed)
  8-bit PHV 80 (egress): phv80[1:1] = hdr.min_parse_depth_padding_0[2].$valid[0:0] (deparsed)
  8-bit PHV 80 (egress): phv80[0:0] = hdr.min_parse_depth_padding_0[3].$valid[0:0] (deparsed)
  >> 0 in ingress and 1 in egress

Allocations in Group 8 16 bits
  16-bit PHV 128 (ingress): phv128[15:0] = ig_intr_md_for_tm.mcast_grp_a[15:0] (deparsed)
  16-bit PHV 129 (ingress): phv129[9:0] = $tmp2[9:0] (deparsed)
  16-bit PHV 130 (ingress): phv130[15:0] = ig_intr_md_from_prsr.global_tstamp[15:0]
  16-bit PHV 131 (ingress): phv131[15:0] = hdr.fleptopo.sendtstamp[15:0] (deparsed)
  16-bit PHV 132 (ingress): phv132[15:0] = hdr.flep.routing_type[15:0] (deparsed)
  16-bit PHV 133 (ingress): phv133[15:0] = hdr.ethernet.ethernetType[15:0] (deparsed)
  16-bit PHV 134 (ingress): phv134[15:0] = hdr.flabels.label[15:0] (deparsed)
  >> 7 in ingress and 0 in egress

Allocations in Group 9 16 bits
  16-bit PHV 144 (egress): phv144[8:0] = eg_intr_md.egress_port[8:0] (deparsed)
  >> 0 in ingress and 1 in egress

Allocations in Group 14 32 bits (tagalong)
  32-bit PHV 256 (ingress): phv256[31:0] = hdr.ethernet.srcAddr[31:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (ingress): phv257[31:0] = hdr.ethernet.dstAddr[31:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (egress): phv260[31:0] = hdr.min_parse_depth_padding_0[0].packet_payload[31:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (egress): phv261[31:0] = hdr.min_parse_depth_padding_0[0].packet_payload[63:32] (tagalong capable) (deparsed)
  32-bit PHV 262 (egress): phv262[31:0] = hdr.min_parse_depth_padding_0[1].packet_payload[31:0] (tagalong capable) (deparsed)
  32-bit PHV 263 (egress): phv263[31:0] = hdr.min_parse_depth_padding_0[1].packet_payload[63:32] (tagalong capable) (deparsed)
  32-bit PHV 264 (egress): phv264[31:0] = hdr.min_parse_depth_padding_0[3].packet_payload[63:32] (tagalong capable) (deparsed)
  >> 2 in ingress and 5 in egress

Allocations in Group 16 8 bits (tagalong)
  8-bit PHV 288 (ingress): phv288[7:0] = hdr.flep.flags[7:0] (tagalong capable) (deparsed)
  8-bit PHV 292 (egress): phv292[7:0] = hdr.min_parse_depth_padding_0[0].packet_payload[87:80] (tagalong capable) (deparsed)
  8-bit PHV 293 (egress): phv293[7:0] = hdr.min_parse_depth_padding_0[1].packet_payload[87:80] (tagalong capable) (deparsed)
  8-bit PHV 294 (egress): phv294[7:0] = hdr.min_parse_depth_padding_0[2].packet_payload[87:80] (tagalong capable) (deparsed)
  8-bit PHV 295 (egress): phv295[7:0] = hdr.min_parse_depth_padding_0[3].packet_payload[87:80] (tagalong capable) (deparsed)
  >> 1 in ingress and 4 in egress

Allocations in Group 18 16 bits (tagalong)
  16-bit PHV 320 (ingress): phv320[15:0] = hdr.flep.active_label[15:0] (tagalong capable) (deparsed)
  16-bit PHV 321 (ingress): phv321[15:0] = hdr.ethernet.srcAddr[47:32] (tagalong capable) (deparsed)
  16-bit PHV 322 (ingress): phv322[15:0] = hdr.ethernet.dstAddr[47:32] (tagalong capable) (deparsed)
  16-bit PHV 326 (egress): phv326[15:0] = hdr.min_parse_depth_padding_0[2].packet_payload[15:0] (tagalong capable) (deparsed)
  16-bit PHV 327 (egress): phv327[15:0] = hdr.min_parse_depth_padding_0[2].packet_payload[31:16] (tagalong capable) (deparsed)
  16-bit PHV 328 (egress): phv328[15:0] = hdr.min_parse_depth_padding_0[2].packet_payload[47:32] (tagalong capable) (deparsed)
  16-bit PHV 329 (egress): phv329[15:0] = hdr.min_parse_depth_padding_0[2].packet_payload[63:48] (tagalong capable) (deparsed)
  16-bit PHV 330 (egress): phv330[15:0] = hdr.min_parse_depth_padding_0[3].packet_payload[15:0] (tagalong capable) (deparsed)
  16-bit PHV 331 (egress): phv331[15:0] = hdr.min_parse_depth_padding_0[3].packet_payload[31:16] (tagalong capable) (deparsed)
  16-bit PHV 332 (egress): phv332[15:0] = hdr.min_parse_depth_padding_0[0].packet_payload[79:64] (tagalong capable) (deparsed)
  16-bit PHV 333 (egress): phv333[15:0] = hdr.min_parse_depth_padding_0[1].packet_payload[79:64] (tagalong capable) (deparsed)
  16-bit PHV 334 (egress): phv334[15:0] = hdr.min_parse_depth_padding_0[2].packet_payload[79:64] (tagalong capable) (deparsed)
  16-bit PHV 335 (egress): phv335[15:0] = hdr.min_parse_depth_padding_0[3].packet_payload[79:64] (tagalong capable) (deparsed)
  >> 3 in ingress and 10 in egress


Final POV layout (ingress):

Final POV layout (egress):
