ARM SB+dmbs
"DMBsWR Fre DMBsWR Fre"
Cycle=Fre DMBsWR Fre DMBsWR
Relax=
Safe=Fre DMBsWR
Prefetch=
Com=Fr Fr
Orig=DMBsWR Fre DMBsWR Fre
{
%x0=x;
%x1=x;
}
 P0           | P1           ;
 MOV R0,#1    | MOV R0,#2    ;
 STR R0,[%x0] | STR R0,[%x1] ;
 DMB          | DMB          ;
 LDR R1,[%x0] | LDR R1,[%x1] ;
locations [x;0:R1;1:R1;]
