

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Fri Feb  3 10:33:47 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        proj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |getinstream_U0                |getinstream                |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |entry_proc_U0                 |entry_proc                 |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |streamtoparallelwithburst_U0  |streamtoparallelwithburst  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       12|    -|
|FIFO                 |        4|     -|      538|      345|    -|
|Instance             |        4|     -|     1121|     1678|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|     0|     1664|     2053|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U               |control_s_axi              |        0|   0|  106|  168|    0|
    |entry_proc_U0                 |entry_proc                 |        0|   0|   66|   20|    0|
    |getinstream_U0                |getinstream                |        0|   0|   69|  129|    0|
    |gmem0_m_axi_U                 |gmem0_m_axi                |        4|   0|  566|  766|    0|
    |streamtoparallelwithburst_U0  |streamtoparallelwithburst  |        0|   0|  314|  595|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                         |                           |        4|   0| 1121| 1678|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |buf_U               |        4|  287|   0|    -|  4096|  128|   524288|
    |count_U             |        0|  118|   0|    -|    64|   32|     2048|
    |outTop_c_channel_U  |        0|  133|   0|    -|     2|   64|      128|
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |Total               |        4|  538|   0|    0|  4162|  224|   526464|
    +--------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                    |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |getinstream_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    |ap_sync_getinstream_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  12|           6|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_getinstream_U0_ap_ready  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  18|          4|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                         |  1|   0|    1|          0|
    |ap_rst_reg_1                         |  1|   0|    1|          0|
    |ap_rst_reg_2                         |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_getinstream_U0_ap_ready  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |  5|   0|    5|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |     Source Object    |    C Type    |
+-----------------------+-----+-----+---------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_AWADDR   |   in|    5|          s_axi|               control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|               control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|               control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_ARADDR   |   in|    5|          s_axi|               control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|               control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|               control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|               control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|               example|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|               example|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|               example|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   64|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    8|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   64|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|                 gmem0|       pointer|
|inStreamTop_TDATA      |   in|   64|           axis|  inStreamTop_V_data_V|       pointer|
|inStreamTop_TKEEP      |   in|    8|           axis|  inStreamTop_V_keep_V|       pointer|
|inStreamTop_TSTRB      |   in|    8|           axis|  inStreamTop_V_strb_V|       pointer|
|inStreamTop_TLAST      |   in|    1|           axis|  inStreamTop_V_last_V|       pointer|
|inStreamTop_TVALID     |   in|    1|           axis|  inStreamTop_V_last_V|       pointer|
|inStreamTop_TREADY     |  out|    1|           axis|  inStreamTop_V_last_V|       pointer|
+-----------------------+-----+-----+---------------+----------------------+--------------+

