---
permalink: /
title: "About Me"
excerpt: "About Me"
author_profile: true
redirect_from:
  - /about/
  - /about.html
---

I am an M.Eng. student in Electrical and Computer Engineering at Cornell Tech, Cornell University, and currently a **Research Assistant** in the Computer Systems Laboratory, advised by [**Prof. Mohamed Abdelfattah**](https://www.mohsaied.com/)
.

My research lies at the intersection of **Computer Architecture, Machine Learning Systems, and ASIC/SoC Design**, with a focus on building high-performance, resource-efficient systems for LLM inference. I am particularly interested in Hardware Software Co-design across the system stack, ranging from quantization algorithms and kernel optimization to memory-centric system architectures.

Prior to Cornell, I received my B.Eng. in Electronic and Electrical Engineering with First-Class Honors from University College London (UCL). After graduation, I worked as a **Research Assistant** at Tsinghua University under the supervision of [**Prof. Shuwen Deng**](https://www.thu-haslab.org/author/shuwen-deng/), where I conducted research on Compute Express Link (CXL) and memory systems.

---

## üî• News

- **Dec. 2025** ‚Äî Joined the **Computer Systems Laboratory, Cornell University** as a **Research Assistant**, working on **LLM inference acceleration**.  
- **Nov. 2025** ‚Äî Our paper *‚ÄúSHMemora: Protective Key-Value Store on Distributed Shared Memory‚Äù* has been accepted to **IEEE ICDE 2026**.  
- **May 2025** ‚Äî Joined the **HAS Lab, Tsinghua University** as a **Research Assistant**, focusing on **CXL and memory systems**.  
- **Jun. 2025** ‚Äî Graduated from **UCL** with **First-Class Honors**.  

---

## üìù Research Interests

My work focuses on Hardware Software Co-design to bridge the gap between complex ML workloads and efficient hardware execution:

- **LLM Inference Systems** ‚Äî Low-bit quantization, numeric formats, decode-stage bottlenecks, and kernel optimization.  
- **Memory-Centric Computing** ‚Äî Leveraging CXL and disaggregated memory to address the memory wall in large-scale AI systems.  
- **Distributed Systems** ‚Äî Designing high-performance key‚Äìvalue systems for memory-disaggregated architectures.  
- **Hardware Design** ‚Äî End-to-end digital design experience, from RTL to GDSII, including synthesis, P&R, and timing closure.  

---

## üíª Selected Projects

- **GPT-2 Inference Kernel Optimization**  
  Built a performance-optimized C-based GPT-2 inference pipeline, achieving 3.95√ó speedup through SIMD (AVX2), tiling, and memory layout optimization.

- **Lightweight Encryption Engine (ASIC Flow)**  
  Designed a fully pipelined Simon32/64 cipher engine in SystemVerilog and took it through the complete ASIC flow.

- **Hand Motion Detection System**  
  Developed a real-time multi-modal (IMU + PPG) hand motion detection system deployed on Arduino Nano 33 IoT, achieving 94% classification accurac.

---

Feel free to reach out via email or connect with me on LinkedIn.
