5 13 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (sbit_sel3.1.vcd) 2 -o (sbit_sel3.1.cdd) 2 -v (sbit_sel3.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 sbit_sel3.1.v 11 37 1
2 1 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 13 107000b 1 0 31 0 32 17 0 ffffffff 0 10 0 0
1 b 2 13 107000e 1 0 31 0 32 17 0 ffffffff 0 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" 0 sbit_sel3.1.v 0 19 1
2 2 16 50005 1 0 1004 0 0 32 48 0 0
2 3 16 10001 0 1 1410 0 0 32 1 a
2 4 16 10005 1 37 16 2 3
2 5 17 50005 1 0 1008 0 0 32 48 1 0
2 6 17 10001 0 1 1410 0 0 32 1 b
2 7 17 10005 1 37 1a 5 6
2 8 18 d0010 1 0 21008 0 0 1 16 1 0
2 9 18 70007 1 1 1408 0 0 32 1 b
2 10 18 70007 1 47 408 9 0 foo.x
2 11 18 30008 1 3a 5408 0 10 32 18 0 ffffffff fffffffb 4 0 0 foo
2 12 18 10009 0 23 1410 0 11 1 18 0 1 0 0 0 0 a
2 13 18 10010 1 37 1a 8 12
4 13 0 0 0
4 7 0 13 13
4 4 11 7 7
3 1 main.$u1 "main.$u1" 0 sbit_sel3.1.v 0 28 1
3 2 main.foo "main.foo" 0 sbit_sel3.1.v 30 35 1
2 14 32 20006 1 3d 5802 0 0 1 18 0 1 0 0 0 0 $u2
1 foo 3 30 1090010 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
1 x 4 31 100000f 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 14 11 0 0
3 1 main.foo.$u2 "main.foo.$u2" 0 sbit_sel3.1.v 0 34 1
2 15 33 f000f 1 0 1808 0 0 32 48 2 0
2 16 33 a000a 1 1 1808 0 0 32 1 x
2 17 33 a000f 1 f 1a08 15 16 32 18 0 ffffffff fffffffb 4 0 0
2 18 33 40006 0 1 1c10 0 0 32 1 foo
2 19 33 4000f 1 37 81a 17 18
4 19 11 0 0
