============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 20 2025  06:41:09 pm
  Module:                 riscv_core
  Library domain:         worst
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         best
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

              Instance                      Module         Cell Count  Cell Area  Net Area   Combinational    Buffer   Inverter     Flop     Latch   Clock-Gate   Memory   Macro   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
riscv_core                                                      29556 106689.294 36458.992       77918.202  3166.236   6645.402  18959.454   0.000        0.000    0.000   0.000   143148.286 
  u_exec0_u_alu                      biriscv_alu                 1587   5218.920  1697.529        4650.174   113.886    454.860      0.000   0.000        0.000    0.000   0.000     6916.449 
  u_exec1_u_alu                      biriscv_alu_1167            1543   5056.470  1657.693        4631.022    51.642    373.806      0.000   0.000        0.000    0.000   0.000     6714.163 
  u_frontend_u_decode_genblk1.u_dec0 biriscv_decoder              176    656.298   161.740         593.028    10.944     52.326      0.000   0.000        0.000    0.000   0.000      818.038 
  u_frontend_u_decode_genblk1.u_dec1 biriscv_decoder_2471         183    720.252   165.465         666.558     3.078     50.616      0.000   0.000        0.000    0.000   0.000      885.717 
