 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : NFC
Version: Q-2019.12
Date   : Sat Oct 24 12:18:29 2020
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: clk (clock source 'clk')
  Endpoint: F_WEN_A (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NFC                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                   10.00      10.00
  clk (in)                                 0.42      10.42 f
  U86/Y (AOI21X4)                          2.82      13.24 r
  U85/Y (NAND3BX4)                         2.49      15.73 r
  F_WEN_A (out)                            0.00      15.73 r
  data arrival time                                  15.73

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              1.00      21.00
  clock uncertainty                       -1.00      20.00
  output external delay                   -2.00      18.00
  data required time                                 18.00
  -----------------------------------------------------------
  data required time                                 18.00
  data arrival time                                 -15.73
  -----------------------------------------------------------
  slack (MET)                                         2.27


1
