

================================================================
== Vitis HLS Report for 'myproject_axi'
================================================================
* Date:           Thu Jun 23 23:59:25 2022

* Version:        2020.1 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.973 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.175 us|  0.175 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V"   --->   Operation 27 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_0 = extractvalue i41 %empty"   --->   Operation 28 'extractvalue' 'p_0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty_16 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V"   --->   Operation 29 'read' 'empty_16' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_s = extractvalue i41 %empty_16"   --->   Operation 30 'extractvalue' 'p_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_17 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V"   --->   Operation 31 'read' 'empty_17' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_1 = extractvalue i41 %empty_17"   --->   Operation 32 'extractvalue' 'p_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_18 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V"   --->   Operation 33 'read' 'empty_18' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_2 = extractvalue i41 %empty_18"   --->   Operation 34 'extractvalue' 'p_2' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty_19 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V"   --->   Operation 35 'read' 'empty_19' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%p_3 = extractvalue i41 %empty_19"   --->   Operation 36 'extractvalue' 'p_3' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%empty_20 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V"   --->   Operation 37 'read' 'empty_20' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%p_4 = extractvalue i41 %empty_20"   --->   Operation 38 'extractvalue' 'p_4' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%empty_21 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V"   --->   Operation 39 'read' 'empty_21' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%p_5 = extractvalue i41 %empty_21"   --->   Operation 40 'extractvalue' 'p_5' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%empty_22 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V"   --->   Operation 41 'read' 'empty_22' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%p_6 = extractvalue i41 %empty_22"   --->   Operation 42 'extractvalue' 'p_6' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%empty_23 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V"   --->   Operation 43 'read' 'empty_23' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%p_7 = extractvalue i41 %empty_23"   --->   Operation 44 'extractvalue' 'p_7' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.78>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_52 = bitcast i32 %p_0"   --->   Operation 45 'bitcast' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [2/2] (2.78ns)   --->   "%d = fpext i32 %tmp_52"   --->   Operation 46 'fpext' 'd' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_53 = bitcast i32 %p_s"   --->   Operation 47 'bitcast' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [2/2] (2.78ns)   --->   "%d_1 = fpext i32 %tmp_53"   --->   Operation 48 'fpext' 'd_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_54 = bitcast i32 %p_1"   --->   Operation 49 'bitcast' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [2/2] (2.78ns)   --->   "%d_2 = fpext i32 %tmp_54"   --->   Operation 50 'fpext' 'd_2' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_55 = bitcast i32 %p_2"   --->   Operation 51 'bitcast' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [2/2] (2.78ns)   --->   "%d_3 = fpext i32 %tmp_55"   --->   Operation 52 'fpext' 'd_3' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_56 = bitcast i32 %p_3"   --->   Operation 53 'bitcast' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [2/2] (2.78ns)   --->   "%d_4 = fpext i32 %tmp_56"   --->   Operation 54 'fpext' 'd_4' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_57 = bitcast i32 %p_4"   --->   Operation 55 'bitcast' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [2/2] (2.78ns)   --->   "%d_5 = fpext i32 %tmp_57"   --->   Operation 56 'fpext' 'd_5' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_58 = bitcast i32 %p_5"   --->   Operation 57 'bitcast' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [2/2] (2.78ns)   --->   "%d_6 = fpext i32 %tmp_58"   --->   Operation 58 'fpext' 'd_6' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_59 = bitcast i32 %p_6"   --->   Operation 59 'bitcast' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [2/2] (2.78ns)   --->   "%d_7 = fpext i32 %tmp_59"   --->   Operation 60 'fpext' 'd_7' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_60 = bitcast i32 %p_7"   --->   Operation 61 'bitcast' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [2/2] (2.78ns)   --->   "%d_8 = fpext i32 %tmp_60"   --->   Operation 62 'fpext' 'd_8' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%empty_24 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V"   --->   Operation 63 'read' 'empty_24' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%p_8 = extractvalue i41 %empty_24"   --->   Operation 64 'extractvalue' 'p_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_61 = bitcast i32 %p_8"   --->   Operation 65 'bitcast' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [2/2] (2.78ns)   --->   "%d_9 = fpext i32 %tmp_61"   --->   Operation 66 'fpext' 'd_9' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.71>
ST_11 : Operation 67 [1/2] (2.78ns)   --->   "%d = fpext i32 %tmp_52"   --->   Operation 67 'fpext' 'd' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 68 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln564 = trunc i64 %ireg"   --->   Operation 69 'trunc' 'trunc_ln564' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 70 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 71 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 72 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %ireg"   --->   Operation 73 'trunc' 'trunc_ln574' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 74 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %p_Result_3"   --->   Operation 75 'zext' 'zext_ln578' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (1.32ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln578"   --->   Operation 76 'sub' 'man_V_1' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.41ns)   --->   "%man_V_2 = select i1 %p_Result_2, i54 %man_V_1, i54 %zext_ln578"   --->   Operation 77 'select' 'man_V_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (1.46ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0"   --->   Operation 78 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 79 'sub' 'F2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.86ns)   --->   "%icmp_ln590 = icmp_sgt  i12 %F2, i12 16"   --->   Operation 80 'icmp' 'icmp_ln590' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.96ns)   --->   "%add_ln590 = add i12 %F2, i12 4080"   --->   Operation 81 'add' 'add_ln590' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.96ns)   --->   "%sub_ln590 = sub i12 16, i12 %F2"   --->   Operation 82 'sub' 'sub_ln590' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.86ns)   --->   "%icmp_ln591 = icmp_eq  i12 %F2, i12 16"   --->   Operation 83 'icmp' 'icmp_ln591' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i54 %man_V_2"   --->   Operation 84 'trunc' 'trunc_ln592' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/2] (2.78ns)   --->   "%d_1 = fpext i32 %tmp_53"   --->   Operation 85 'fpext' 'd_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %d_1"   --->   Operation 86 'bitcast' 'ireg_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln564_1 = trunc i64 %ireg_1"   --->   Operation 87 'trunc' 'trunc_ln564_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 88 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 89 'partselect' 'exp_tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln501_1 = zext i11 %exp_tmp_1"   --->   Operation 90 'zext' 'zext_ln501_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln574_1 = trunc i64 %ireg_1"   --->   Operation 91 'trunc' 'trunc_ln574_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_1"   --->   Operation 92 'bitconcatenate' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln578_1 = zext i53 %p_Result_5"   --->   Operation 93 'zext' 'zext_ln578_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (1.32ns)   --->   "%man_V_4 = sub i54 0, i54 %zext_ln578_1"   --->   Operation 94 'sub' 'man_V_4' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.41ns)   --->   "%man_V_5 = select i1 %p_Result_4, i54 %man_V_4, i54 %zext_ln578_1"   --->   Operation 95 'select' 'man_V_5' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (1.46ns)   --->   "%icmp_ln580_1 = icmp_eq  i63 %trunc_ln564_1, i63 0"   --->   Operation 96 'icmp' 'icmp_ln580_1' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.96ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln501_1"   --->   Operation 97 'sub' 'F2_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.86ns)   --->   "%icmp_ln590_1 = icmp_sgt  i12 %F2_1, i12 16"   --->   Operation 98 'icmp' 'icmp_ln590_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.96ns)   --->   "%add_ln590_1 = add i12 %F2_1, i12 4080"   --->   Operation 99 'add' 'add_ln590_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.96ns)   --->   "%sub_ln590_1 = sub i12 16, i12 %F2_1"   --->   Operation 100 'sub' 'sub_ln590_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.86ns)   --->   "%icmp_ln591_1 = icmp_eq  i12 %F2_1, i12 16"   --->   Operation 101 'icmp' 'icmp_ln591_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln592_1 = trunc i54 %man_V_5"   --->   Operation 102 'trunc' 'trunc_ln592_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/2] (2.78ns)   --->   "%d_2 = fpext i32 %tmp_54"   --->   Operation 103 'fpext' 'd_2' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%ireg_2 = bitcast i64 %d_2"   --->   Operation 104 'bitcast' 'ireg_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln564_2 = trunc i64 %ireg_2"   --->   Operation 105 'trunc' 'trunc_ln564_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 106 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62"   --->   Operation 107 'partselect' 'exp_tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln501_2 = zext i11 %exp_tmp_2"   --->   Operation 108 'zext' 'zext_ln501_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln574_2 = trunc i64 %ireg_2"   --->   Operation 109 'trunc' 'trunc_ln574_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_2"   --->   Operation 110 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln578_2 = zext i53 %p_Result_7"   --->   Operation 111 'zext' 'zext_ln578_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (1.32ns)   --->   "%man_V_7 = sub i54 0, i54 %zext_ln578_2"   --->   Operation 112 'sub' 'man_V_7' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.41ns)   --->   "%man_V_8 = select i1 %p_Result_6, i54 %man_V_7, i54 %zext_ln578_2"   --->   Operation 113 'select' 'man_V_8' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (1.46ns)   --->   "%icmp_ln580_2 = icmp_eq  i63 %trunc_ln564_2, i63 0"   --->   Operation 114 'icmp' 'icmp_ln580_2' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.96ns)   --->   "%F2_2 = sub i12 1075, i12 %zext_ln501_2"   --->   Operation 115 'sub' 'F2_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.86ns)   --->   "%icmp_ln590_2 = icmp_sgt  i12 %F2_2, i12 16"   --->   Operation 116 'icmp' 'icmp_ln590_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.96ns)   --->   "%add_ln590_2 = add i12 %F2_2, i12 4080"   --->   Operation 117 'add' 'add_ln590_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.96ns)   --->   "%sub_ln590_2 = sub i12 16, i12 %F2_2"   --->   Operation 118 'sub' 'sub_ln590_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.86ns)   --->   "%icmp_ln591_2 = icmp_eq  i12 %F2_2, i12 16"   --->   Operation 119 'icmp' 'icmp_ln591_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln592_2 = trunc i54 %man_V_8"   --->   Operation 120 'trunc' 'trunc_ln592_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/2] (2.78ns)   --->   "%d_3 = fpext i32 %tmp_55"   --->   Operation 121 'fpext' 'd_3' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%ireg_3 = bitcast i64 %d_3"   --->   Operation 122 'bitcast' 'ireg_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln564_3 = trunc i64 %ireg_3"   --->   Operation 123 'trunc' 'trunc_ln564_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63"   --->   Operation 124 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_3, i32 52, i32 62"   --->   Operation 125 'partselect' 'exp_tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln501_3 = zext i11 %exp_tmp_3"   --->   Operation 126 'zext' 'zext_ln501_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln574_3 = trunc i64 %ireg_3"   --->   Operation 127 'trunc' 'trunc_ln574_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_3"   --->   Operation 128 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln578_3 = zext i53 %p_Result_9"   --->   Operation 129 'zext' 'zext_ln578_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (1.32ns)   --->   "%man_V_10 = sub i54 0, i54 %zext_ln578_3"   --->   Operation 130 'sub' 'man_V_10' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.41ns)   --->   "%man_V_11 = select i1 %p_Result_8, i54 %man_V_10, i54 %zext_ln578_3"   --->   Operation 131 'select' 'man_V_11' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (1.46ns)   --->   "%icmp_ln580_3 = icmp_eq  i63 %trunc_ln564_3, i63 0"   --->   Operation 132 'icmp' 'icmp_ln580_3' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.96ns)   --->   "%F2_3 = sub i12 1075, i12 %zext_ln501_3"   --->   Operation 133 'sub' 'F2_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.86ns)   --->   "%icmp_ln590_3 = icmp_sgt  i12 %F2_3, i12 16"   --->   Operation 134 'icmp' 'icmp_ln590_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.96ns)   --->   "%add_ln590_3 = add i12 %F2_3, i12 4080"   --->   Operation 135 'add' 'add_ln590_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.96ns)   --->   "%sub_ln590_3 = sub i12 16, i12 %F2_3"   --->   Operation 136 'sub' 'sub_ln590_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.86ns)   --->   "%icmp_ln591_3 = icmp_eq  i12 %F2_3, i12 16"   --->   Operation 137 'icmp' 'icmp_ln591_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln592_3 = trunc i54 %man_V_11"   --->   Operation 138 'trunc' 'trunc_ln592_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/2] (2.78ns)   --->   "%d_4 = fpext i32 %tmp_56"   --->   Operation 139 'fpext' 'd_4' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%ireg_4 = bitcast i64 %d_4"   --->   Operation 140 'bitcast' 'ireg_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln564_4 = trunc i64 %ireg_4"   --->   Operation 141 'trunc' 'trunc_ln564_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_4, i32 63"   --->   Operation 142 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_4, i32 52, i32 62"   --->   Operation 143 'partselect' 'exp_tmp_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln501_4 = zext i11 %exp_tmp_4"   --->   Operation 144 'zext' 'zext_ln501_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln574_4 = trunc i64 %ireg_4"   --->   Operation 145 'trunc' 'trunc_ln574_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_11 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_4"   --->   Operation 146 'bitconcatenate' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln578_4 = zext i53 %p_Result_11"   --->   Operation 147 'zext' 'zext_ln578_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (1.32ns)   --->   "%man_V_13 = sub i54 0, i54 %zext_ln578_4"   --->   Operation 148 'sub' 'man_V_13' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [1/1] (0.41ns)   --->   "%man_V_14 = select i1 %p_Result_10, i54 %man_V_13, i54 %zext_ln578_4"   --->   Operation 149 'select' 'man_V_14' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 150 [1/1] (1.46ns)   --->   "%icmp_ln580_4 = icmp_eq  i63 %trunc_ln564_4, i63 0"   --->   Operation 150 'icmp' 'icmp_ln580_4' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.96ns)   --->   "%F2_4 = sub i12 1075, i12 %zext_ln501_4"   --->   Operation 151 'sub' 'F2_4' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.86ns)   --->   "%icmp_ln590_4 = icmp_sgt  i12 %F2_4, i12 16"   --->   Operation 152 'icmp' 'icmp_ln590_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.96ns)   --->   "%add_ln590_4 = add i12 %F2_4, i12 4080"   --->   Operation 153 'add' 'add_ln590_4' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.96ns)   --->   "%sub_ln590_4 = sub i12 16, i12 %F2_4"   --->   Operation 154 'sub' 'sub_ln590_4' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.86ns)   --->   "%icmp_ln591_4 = icmp_eq  i12 %F2_4, i12 16"   --->   Operation 155 'icmp' 'icmp_ln591_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln592_4 = trunc i54 %man_V_14"   --->   Operation 156 'trunc' 'trunc_ln592_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/2] (2.78ns)   --->   "%d_5 = fpext i32 %tmp_57"   --->   Operation 157 'fpext' 'd_5' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%ireg_5 = bitcast i64 %d_5"   --->   Operation 158 'bitcast' 'ireg_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln564_5 = trunc i64 %ireg_5"   --->   Operation 159 'trunc' 'trunc_ln564_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_5, i32 63"   --->   Operation 160 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_5, i32 52, i32 62"   --->   Operation 161 'partselect' 'exp_tmp_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln501_5 = zext i11 %exp_tmp_5"   --->   Operation 162 'zext' 'zext_ln501_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln574_5 = trunc i64 %ireg_5"   --->   Operation 163 'trunc' 'trunc_ln574_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_5"   --->   Operation 164 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln578_5 = zext i53 %p_Result_13"   --->   Operation 165 'zext' 'zext_ln578_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (1.32ns)   --->   "%man_V_16 = sub i54 0, i54 %zext_ln578_5"   --->   Operation 166 'sub' 'man_V_16' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.41ns)   --->   "%man_V_17 = select i1 %p_Result_12, i54 %man_V_16, i54 %zext_ln578_5"   --->   Operation 167 'select' 'man_V_17' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (1.46ns)   --->   "%icmp_ln580_5 = icmp_eq  i63 %trunc_ln564_5, i63 0"   --->   Operation 168 'icmp' 'icmp_ln580_5' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.96ns)   --->   "%F2_5 = sub i12 1075, i12 %zext_ln501_5"   --->   Operation 169 'sub' 'F2_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.86ns)   --->   "%icmp_ln590_5 = icmp_sgt  i12 %F2_5, i12 16"   --->   Operation 170 'icmp' 'icmp_ln590_5' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.96ns)   --->   "%add_ln590_5 = add i12 %F2_5, i12 4080"   --->   Operation 171 'add' 'add_ln590_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.96ns)   --->   "%sub_ln590_5 = sub i12 16, i12 %F2_5"   --->   Operation 172 'sub' 'sub_ln590_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.86ns)   --->   "%icmp_ln591_5 = icmp_eq  i12 %F2_5, i12 16"   --->   Operation 173 'icmp' 'icmp_ln591_5' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln592_5 = trunc i54 %man_V_17"   --->   Operation 174 'trunc' 'trunc_ln592_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/2] (2.78ns)   --->   "%d_6 = fpext i32 %tmp_58"   --->   Operation 175 'fpext' 'd_6' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%ireg_6 = bitcast i64 %d_6"   --->   Operation 176 'bitcast' 'ireg_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln564_6 = trunc i64 %ireg_6"   --->   Operation 177 'trunc' 'trunc_ln564_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_6, i32 63"   --->   Operation 178 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_6, i32 52, i32 62"   --->   Operation 179 'partselect' 'exp_tmp_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln501_6 = zext i11 %exp_tmp_6"   --->   Operation 180 'zext' 'zext_ln501_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln574_6 = trunc i64 %ireg_6"   --->   Operation 181 'trunc' 'trunc_ln574_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_6"   --->   Operation 182 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln578_6 = zext i53 %p_Result_15"   --->   Operation 183 'zext' 'zext_ln578_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (1.32ns)   --->   "%man_V_19 = sub i54 0, i54 %zext_ln578_6"   --->   Operation 184 'sub' 'man_V_19' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (0.41ns)   --->   "%man_V_20 = select i1 %p_Result_14, i54 %man_V_19, i54 %zext_ln578_6"   --->   Operation 185 'select' 'man_V_20' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (1.46ns)   --->   "%icmp_ln580_6 = icmp_eq  i63 %trunc_ln564_6, i63 0"   --->   Operation 186 'icmp' 'icmp_ln580_6' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.96ns)   --->   "%F2_6 = sub i12 1075, i12 %zext_ln501_6"   --->   Operation 187 'sub' 'F2_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [1/1] (0.86ns)   --->   "%icmp_ln590_6 = icmp_sgt  i12 %F2_6, i12 16"   --->   Operation 188 'icmp' 'icmp_ln590_6' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (0.96ns)   --->   "%add_ln590_6 = add i12 %F2_6, i12 4080"   --->   Operation 189 'add' 'add_ln590_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/1] (0.96ns)   --->   "%sub_ln590_6 = sub i12 16, i12 %F2_6"   --->   Operation 190 'sub' 'sub_ln590_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.86ns)   --->   "%icmp_ln591_6 = icmp_eq  i12 %F2_6, i12 16"   --->   Operation 191 'icmp' 'icmp_ln591_6' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln592_6 = trunc i54 %man_V_20"   --->   Operation 192 'trunc' 'trunc_ln592_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/2] (2.78ns)   --->   "%d_7 = fpext i32 %tmp_59"   --->   Operation 193 'fpext' 'd_7' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%ireg_7 = bitcast i64 %d_7"   --->   Operation 194 'bitcast' 'ireg_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln564_7 = trunc i64 %ireg_7"   --->   Operation 195 'trunc' 'trunc_ln564_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_7, i32 63"   --->   Operation 196 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%exp_tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_7, i32 52, i32 62"   --->   Operation 197 'partselect' 'exp_tmp_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln501_7 = zext i11 %exp_tmp_7"   --->   Operation 198 'zext' 'zext_ln501_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln574_7 = trunc i64 %ireg_7"   --->   Operation 199 'trunc' 'trunc_ln574_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_7"   --->   Operation 200 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln578_7 = zext i53 %p_Result_17"   --->   Operation 201 'zext' 'zext_ln578_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (1.32ns)   --->   "%man_V_22 = sub i54 0, i54 %zext_ln578_7"   --->   Operation 202 'sub' 'man_V_22' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (0.41ns)   --->   "%man_V_23 = select i1 %p_Result_16, i54 %man_V_22, i54 %zext_ln578_7"   --->   Operation 203 'select' 'man_V_23' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (1.46ns)   --->   "%icmp_ln580_7 = icmp_eq  i63 %trunc_ln564_7, i63 0"   --->   Operation 204 'icmp' 'icmp_ln580_7' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [1/1] (0.96ns)   --->   "%F2_7 = sub i12 1075, i12 %zext_ln501_7"   --->   Operation 205 'sub' 'F2_7' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/1] (0.86ns)   --->   "%icmp_ln590_7 = icmp_sgt  i12 %F2_7, i12 16"   --->   Operation 206 'icmp' 'icmp_ln590_7' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [1/1] (0.96ns)   --->   "%add_ln590_7 = add i12 %F2_7, i12 4080"   --->   Operation 207 'add' 'add_ln590_7' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 208 [1/1] (0.96ns)   --->   "%sub_ln590_7 = sub i12 16, i12 %F2_7"   --->   Operation 208 'sub' 'sub_ln590_7' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 209 [1/1] (0.86ns)   --->   "%icmp_ln591_7 = icmp_eq  i12 %F2_7, i12 16"   --->   Operation 209 'icmp' 'icmp_ln591_7' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln592_7 = trunc i54 %man_V_23"   --->   Operation 210 'trunc' 'trunc_ln592_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/2] (2.78ns)   --->   "%d_8 = fpext i32 %tmp_60"   --->   Operation 211 'fpext' 'd_8' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%ireg_8 = bitcast i64 %d_8"   --->   Operation 212 'bitcast' 'ireg_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln564_8 = trunc i64 %ireg_8"   --->   Operation 213 'trunc' 'trunc_ln564_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_8, i32 63"   --->   Operation 214 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%exp_tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_8, i32 52, i32 62"   --->   Operation 215 'partselect' 'exp_tmp_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln501_8 = zext i11 %exp_tmp_8"   --->   Operation 216 'zext' 'zext_ln501_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln574_8 = trunc i64 %ireg_8"   --->   Operation 217 'trunc' 'trunc_ln574_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_8"   --->   Operation 218 'bitconcatenate' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln578_8 = zext i53 %p_Result_19"   --->   Operation 219 'zext' 'zext_ln578_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (1.32ns)   --->   "%man_V_25 = sub i54 0, i54 %zext_ln578_8"   --->   Operation 220 'sub' 'man_V_25' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [1/1] (0.41ns)   --->   "%man_V_26 = select i1 %p_Result_18, i54 %man_V_25, i54 %zext_ln578_8"   --->   Operation 221 'select' 'man_V_26' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (1.46ns)   --->   "%icmp_ln580_8 = icmp_eq  i63 %trunc_ln564_8, i63 0"   --->   Operation 222 'icmp' 'icmp_ln580_8' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.96ns)   --->   "%F2_8 = sub i12 1075, i12 %zext_ln501_8"   --->   Operation 223 'sub' 'F2_8' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (0.86ns)   --->   "%icmp_ln590_8 = icmp_sgt  i12 %F2_8, i12 16"   --->   Operation 224 'icmp' 'icmp_ln590_8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.96ns)   --->   "%add_ln590_8 = add i12 %F2_8, i12 4080"   --->   Operation 225 'add' 'add_ln590_8' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [1/1] (0.96ns)   --->   "%sub_ln590_8 = sub i12 16, i12 %F2_8"   --->   Operation 226 'sub' 'sub_ln590_8' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/1] (0.86ns)   --->   "%icmp_ln591_8 = icmp_eq  i12 %F2_8, i12 16"   --->   Operation 227 'icmp' 'icmp_ln591_8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln592_8 = trunc i54 %man_V_26"   --->   Operation 228 'trunc' 'trunc_ln592_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/2] (2.78ns)   --->   "%d_9 = fpext i32 %tmp_61"   --->   Operation 229 'fpext' 'd_9' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%ireg_9 = bitcast i64 %d_9"   --->   Operation 230 'bitcast' 'ireg_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln564_9 = trunc i64 %ireg_9"   --->   Operation 231 'trunc' 'trunc_ln564_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_9, i32 63"   --->   Operation 232 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%exp_tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_9, i32 52, i32 62"   --->   Operation 233 'partselect' 'exp_tmp_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln501_9 = zext i11 %exp_tmp_9"   --->   Operation 234 'zext' 'zext_ln501_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln574_9 = trunc i64 %ireg_9"   --->   Operation 235 'trunc' 'trunc_ln574_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%p_Result_21 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_9"   --->   Operation 236 'bitconcatenate' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln578_9 = zext i53 %p_Result_21"   --->   Operation 237 'zext' 'zext_ln578_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (1.32ns)   --->   "%man_V_28 = sub i54 0, i54 %zext_ln578_9"   --->   Operation 238 'sub' 'man_V_28' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/1] (0.41ns)   --->   "%man_V_29 = select i1 %p_Result_20, i54 %man_V_28, i54 %zext_ln578_9"   --->   Operation 239 'select' 'man_V_29' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (1.46ns)   --->   "%icmp_ln580_9 = icmp_eq  i63 %trunc_ln564_9, i63 0"   --->   Operation 240 'icmp' 'icmp_ln580_9' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [1/1] (0.96ns)   --->   "%F2_9 = sub i12 1075, i12 %zext_ln501_9"   --->   Operation 241 'sub' 'F2_9' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.86ns)   --->   "%icmp_ln590_9 = icmp_sgt  i12 %F2_9, i12 16"   --->   Operation 242 'icmp' 'icmp_ln590_9' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/1] (0.96ns)   --->   "%add_ln590_9 = add i12 %F2_9, i12 4080"   --->   Operation 243 'add' 'add_ln590_9' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (0.96ns)   --->   "%sub_ln590_9 = sub i12 16, i12 %F2_9"   --->   Operation 244 'sub' 'sub_ln590_9' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (0.86ns)   --->   "%icmp_ln591_9 = icmp_eq  i12 %F2_9, i12 16"   --->   Operation 245 'icmp' 'icmp_ln591_9' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln592_9 = trunc i54 %man_V_29"   --->   Operation 246 'trunc' 'trunc_ln592_9' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.97>
ST_12 : Operation 247 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 247 'select' 'sh_amt' <Predicate = (!icmp_ln580)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln590 = sext i12 %sh_amt"   --->   Operation 248 'sext' 'sext_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.86ns)   --->   "%icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 249 'icmp' 'icmp_ln594' <Predicate = (!icmp_ln580)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 250 'partselect' 'tmp' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.86ns)   --->   "%icmp_ln612 = icmp_eq  i7 %tmp, i7 0"   --->   Operation 251 'icmp' 'icmp_ln612' <Predicate = (!icmp_ln580)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%shl_ln613 = shl i32 %trunc_ln592, i32 %sext_ln590"   --->   Operation 252 'shl' 'shl_ln613' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%select_ln612 = select i1 %icmp_ln612, i32 %shl_ln613, i32 0"   --->   Operation 253 'select' 'select_ln612' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%zext_ln595 = zext i32 %sext_ln590"   --->   Operation 254 'zext' 'zext_ln595' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%ashr_ln595 = ashr i54 %man_V_2, i54 %zext_ln595"   --->   Operation 255 'ashr' 'ashr_ln595' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%trunc_ln595 = trunc i54 %ashr_ln595"   --->   Operation 256 'trunc' 'trunc_ln595' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_0, i32 31"   --->   Operation 257 'bitselect' 'tmp_11' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_12 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%select_ln597 = select i1 %tmp_11, i32 4294967295, i32 0"   --->   Operation 258 'select' 'select_ln597' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%xor_ln580 = xor i1 %icmp_ln580, i1 1"   --->   Operation 259 'xor' 'xor_ln580' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580"   --->   Operation 260 'and' 'and_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 261 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln591 = select i1 %and_ln591, i32 %trunc_ln592, i32 %select_ln597"   --->   Operation 261 'select' 'select_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 262 [1/1] (0.33ns)   --->   "%or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591"   --->   Operation 262 'or' 'or_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%or_ln590 = or i1 %or_ln591, i1 %icmp_ln590"   --->   Operation 263 'or' 'or_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 264 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln590 = select i1 %or_ln590, i32 %select_ln591, i32 %select_ln612"   --->   Operation 264 'select' 'select_ln590' <Predicate = (!icmp_ln580)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%xor_ln591 = xor i1 %or_ln591, i1 1"   --->   Operation 265 'xor' 'xor_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%and_ln594 = and i1 %icmp_ln594, i1 %xor_ln591"   --->   Operation 266 'and' 'and_ln594' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%and_ln594_1 = and i1 %and_ln594, i1 %icmp_ln590"   --->   Operation 267 'and' 'and_ln594_1' <Predicate = (!icmp_ln580)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 268 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln594 = select i1 %and_ln594_1, i32 %trunc_ln595, i32 %select_ln590"   --->   Operation 268 'select' 'select_ln594' <Predicate = (!icmp_ln580)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 269 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V = select i1 %icmp_ln580, i32 0, i32 %select_ln594"   --->   Operation 269 'select' 'in_local_V' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 270 [1/1] (0.43ns)   --->   "%sh_amt_1 = select i1 %icmp_ln590_1, i12 %add_ln590_1, i12 %sub_ln590_1"   --->   Operation 270 'select' 'sh_amt_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln590_1 = sext i12 %sh_amt_1"   --->   Operation 271 'sext' 'sext_ln590_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (0.86ns)   --->   "%icmp_ln594_1 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 272 'icmp' 'icmp_ln594_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_1, i32 5, i32 11"   --->   Operation 273 'partselect' 'tmp_14' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.86ns)   --->   "%icmp_ln612_1 = icmp_eq  i7 %tmp_14, i7 0"   --->   Operation 274 'icmp' 'icmp_ln612_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_2)   --->   "%shl_ln613_1 = shl i32 %trunc_ln592_1, i32 %sext_ln590_1"   --->   Operation 275 'shl' 'shl_ln613_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_2)   --->   "%select_ln612_1 = select i1 %icmp_ln612_1, i32 %shl_ln613_1, i32 0"   --->   Operation 276 'select' 'select_ln612_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%zext_ln595_1 = zext i32 %sext_ln590_1"   --->   Operation 277 'zext' 'zext_ln595_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%ashr_ln595_1 = ashr i54 %man_V_5, i54 %zext_ln595_1"   --->   Operation 278 'ashr' 'ashr_ln595_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%trunc_ln595_1 = trunc i54 %ashr_ln595_1"   --->   Operation 279 'trunc' 'trunc_ln595_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_1)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_s, i32 31"   --->   Operation 280 'bitselect' 'tmp_15' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_1)   --->   "%select_ln597_1 = select i1 %tmp_15, i32 4294967295, i32 0"   --->   Operation 281 'select' 'select_ln597_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_1)   --->   "%xor_ln580_1 = xor i1 %icmp_ln580_1, i1 1"   --->   Operation 282 'xor' 'xor_ln580_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_1)   --->   "%and_ln591_1 = and i1 %icmp_ln591_1, i1 %xor_ln580_1"   --->   Operation 283 'and' 'and_ln591_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 284 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln591_1 = select i1 %and_ln591_1, i32 %trunc_ln592_1, i32 %select_ln597_1"   --->   Operation 284 'select' 'select_ln591_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 285 [1/1] (0.33ns)   --->   "%or_ln591_1 = or i1 %icmp_ln580_1, i1 %icmp_ln591_1"   --->   Operation 285 'or' 'or_ln591_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_2)   --->   "%or_ln590_1 = or i1 %or_ln591_1, i1 %icmp_ln590_1"   --->   Operation 286 'or' 'or_ln590_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 287 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln590_2 = select i1 %or_ln590_1, i32 %select_ln591_1, i32 %select_ln612_1"   --->   Operation 287 'select' 'select_ln590_2' <Predicate = (!icmp_ln580_1)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%xor_ln591_1 = xor i1 %or_ln591_1, i1 1"   --->   Operation 288 'xor' 'xor_ln591_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%and_ln594_2 = and i1 %icmp_ln594_1, i1 %xor_ln591_1"   --->   Operation 289 'and' 'and_ln594_2' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_1)   --->   "%and_ln594_3 = and i1 %and_ln594_2, i1 %icmp_ln590_1"   --->   Operation 290 'and' 'and_ln594_3' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln594_1 = select i1 %and_ln594_3, i32 %trunc_ln595_1, i32 %select_ln590_2"   --->   Operation 291 'select' 'select_ln594_1' <Predicate = (!icmp_ln580_1)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 292 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_1 = select i1 %icmp_ln580_1, i32 0, i32 %select_ln594_1"   --->   Operation 292 'select' 'in_local_V_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 293 [1/1] (0.43ns)   --->   "%sh_amt_2 = select i1 %icmp_ln590_2, i12 %add_ln590_2, i12 %sub_ln590_2"   --->   Operation 293 'select' 'sh_amt_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln590_2 = sext i12 %sh_amt_2"   --->   Operation 294 'sext' 'sext_ln590_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.86ns)   --->   "%icmp_ln594_2 = icmp_ult  i12 %sh_amt_2, i12 54"   --->   Operation 295 'icmp' 'icmp_ln594_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_2, i32 5, i32 11"   --->   Operation 296 'partselect' 'tmp_18' <Predicate = (!icmp_ln580_2)> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.86ns)   --->   "%icmp_ln612_2 = icmp_eq  i7 %tmp_18, i7 0"   --->   Operation 297 'icmp' 'icmp_ln612_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_4)   --->   "%shl_ln613_2 = shl i32 %trunc_ln592_2, i32 %sext_ln590_2"   --->   Operation 298 'shl' 'shl_ln613_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_4)   --->   "%select_ln612_2 = select i1 %icmp_ln612_2, i32 %shl_ln613_2, i32 0"   --->   Operation 299 'select' 'select_ln612_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%zext_ln595_2 = zext i32 %sext_ln590_2"   --->   Operation 300 'zext' 'zext_ln595_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%ashr_ln595_2 = ashr i54 %man_V_8, i54 %zext_ln595_2"   --->   Operation 301 'ashr' 'ashr_ln595_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%trunc_ln595_2 = trunc i54 %ashr_ln595_2"   --->   Operation 302 'trunc' 'trunc_ln595_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_2)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_1, i32 31"   --->   Operation 303 'bitselect' 'tmp_19' <Predicate = (!icmp_ln580_2)> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_2)   --->   "%select_ln597_2 = select i1 %tmp_19, i32 4294967295, i32 0"   --->   Operation 304 'select' 'select_ln597_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_2)   --->   "%xor_ln580_2 = xor i1 %icmp_ln580_2, i1 1"   --->   Operation 305 'xor' 'xor_ln580_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_2)   --->   "%and_ln591_2 = and i1 %icmp_ln591_2, i1 %xor_ln580_2"   --->   Operation 306 'and' 'and_ln591_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln591_2 = select i1 %and_ln591_2, i32 %trunc_ln592_2, i32 %select_ln597_2"   --->   Operation 307 'select' 'select_ln591_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 308 [1/1] (0.33ns)   --->   "%or_ln591_2 = or i1 %icmp_ln580_2, i1 %icmp_ln591_2"   --->   Operation 308 'or' 'or_ln591_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_4)   --->   "%or_ln590_2 = or i1 %or_ln591_2, i1 %icmp_ln590_2"   --->   Operation 309 'or' 'or_ln590_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln590_4 = select i1 %or_ln590_2, i32 %select_ln591_2, i32 %select_ln612_2"   --->   Operation 310 'select' 'select_ln590_4' <Predicate = (!icmp_ln580_2)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%xor_ln591_2 = xor i1 %or_ln591_2, i1 1"   --->   Operation 311 'xor' 'xor_ln591_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%and_ln594_4 = and i1 %icmp_ln594_2, i1 %xor_ln591_2"   --->   Operation 312 'and' 'and_ln594_4' <Predicate = (!icmp_ln580_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_2)   --->   "%and_ln594_5 = and i1 %and_ln594_4, i1 %icmp_ln590_2"   --->   Operation 313 'and' 'and_ln594_5' <Predicate = (!icmp_ln580_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln594_2 = select i1 %and_ln594_5, i32 %trunc_ln595_2, i32 %select_ln590_4"   --->   Operation 314 'select' 'select_ln594_2' <Predicate = (!icmp_ln580_2)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_2 = select i1 %icmp_ln580_2, i32 0, i32 %select_ln594_2"   --->   Operation 315 'select' 'in_local_V_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.43ns)   --->   "%sh_amt_3 = select i1 %icmp_ln590_3, i12 %add_ln590_3, i12 %sub_ln590_3"   --->   Operation 316 'select' 'sh_amt_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln590_3 = sext i12 %sh_amt_3"   --->   Operation 317 'sext' 'sext_ln590_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (0.86ns)   --->   "%icmp_ln594_3 = icmp_ult  i12 %sh_amt_3, i12 54"   --->   Operation 318 'icmp' 'icmp_ln594_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_3, i32 5, i32 11"   --->   Operation 319 'partselect' 'tmp_22' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (0.86ns)   --->   "%icmp_ln612_3 = icmp_eq  i7 %tmp_22, i7 0"   --->   Operation 320 'icmp' 'icmp_ln612_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_6)   --->   "%shl_ln613_3 = shl i32 %trunc_ln592_3, i32 %sext_ln590_3"   --->   Operation 321 'shl' 'shl_ln613_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_6)   --->   "%select_ln612_3 = select i1 %icmp_ln612_3, i32 %shl_ln613_3, i32 0"   --->   Operation 322 'select' 'select_ln612_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%zext_ln595_3 = zext i32 %sext_ln590_3"   --->   Operation 323 'zext' 'zext_ln595_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%ashr_ln595_3 = ashr i54 %man_V_11, i54 %zext_ln595_3"   --->   Operation 324 'ashr' 'ashr_ln595_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%trunc_ln595_3 = trunc i54 %ashr_ln595_3"   --->   Operation 325 'trunc' 'trunc_ln595_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_3)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_2, i32 31"   --->   Operation 326 'bitselect' 'tmp_23' <Predicate = (!icmp_ln580_3)> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_3)   --->   "%select_ln597_3 = select i1 %tmp_23, i32 4294967295, i32 0"   --->   Operation 327 'select' 'select_ln597_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_3)   --->   "%xor_ln580_3 = xor i1 %icmp_ln580_3, i1 1"   --->   Operation 328 'xor' 'xor_ln580_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_3)   --->   "%and_ln591_3 = and i1 %icmp_ln591_3, i1 %xor_ln580_3"   --->   Operation 329 'and' 'and_ln591_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 330 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln591_3 = select i1 %and_ln591_3, i32 %trunc_ln592_3, i32 %select_ln597_3"   --->   Operation 330 'select' 'select_ln591_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 331 [1/1] (0.33ns)   --->   "%or_ln591_3 = or i1 %icmp_ln580_3, i1 %icmp_ln591_3"   --->   Operation 331 'or' 'or_ln591_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_6)   --->   "%or_ln590_3 = or i1 %or_ln591_3, i1 %icmp_ln590_3"   --->   Operation 332 'or' 'or_ln590_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 333 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln590_6 = select i1 %or_ln590_3, i32 %select_ln591_3, i32 %select_ln612_3"   --->   Operation 333 'select' 'select_ln590_6' <Predicate = (!icmp_ln580_3)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%xor_ln591_3 = xor i1 %or_ln591_3, i1 1"   --->   Operation 334 'xor' 'xor_ln591_3' <Predicate = (!icmp_ln580_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%and_ln594_6 = and i1 %icmp_ln594_3, i1 %xor_ln591_3"   --->   Operation 335 'and' 'and_ln594_6' <Predicate = (!icmp_ln580_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_3)   --->   "%and_ln594_7 = and i1 %and_ln594_6, i1 %icmp_ln590_3"   --->   Operation 336 'and' 'and_ln594_7' <Predicate = (!icmp_ln580_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 337 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln594_3 = select i1 %and_ln594_7, i32 %trunc_ln595_3, i32 %select_ln590_6"   --->   Operation 337 'select' 'select_ln594_3' <Predicate = (!icmp_ln580_3)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 338 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_3 = select i1 %icmp_ln580_3, i32 0, i32 %select_ln594_3"   --->   Operation 338 'select' 'in_local_V_3' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 339 [1/1] (0.43ns)   --->   "%sh_amt_4 = select i1 %icmp_ln590_4, i12 %add_ln590_4, i12 %sub_ln590_4"   --->   Operation 339 'select' 'sh_amt_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln590_4 = sext i12 %sh_amt_4"   --->   Operation 340 'sext' 'sext_ln590_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.86ns)   --->   "%icmp_ln594_4 = icmp_ult  i12 %sh_amt_4, i12 54"   --->   Operation 341 'icmp' 'icmp_ln594_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_4, i32 5, i32 11"   --->   Operation 342 'partselect' 'tmp_26' <Predicate = (!icmp_ln580_4)> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.86ns)   --->   "%icmp_ln612_4 = icmp_eq  i7 %tmp_26, i7 0"   --->   Operation 343 'icmp' 'icmp_ln612_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_8)   --->   "%shl_ln613_4 = shl i32 %trunc_ln592_4, i32 %sext_ln590_4"   --->   Operation 344 'shl' 'shl_ln613_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_8)   --->   "%select_ln612_4 = select i1 %icmp_ln612_4, i32 %shl_ln613_4, i32 0"   --->   Operation 345 'select' 'select_ln612_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%zext_ln595_4 = zext i32 %sext_ln590_4"   --->   Operation 346 'zext' 'zext_ln595_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%ashr_ln595_4 = ashr i54 %man_V_14, i54 %zext_ln595_4"   --->   Operation 347 'ashr' 'ashr_ln595_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%trunc_ln595_4 = trunc i54 %ashr_ln595_4"   --->   Operation 348 'trunc' 'trunc_ln595_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_4)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_3, i32 31"   --->   Operation 349 'bitselect' 'tmp_27' <Predicate = (!icmp_ln580_4)> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_4)   --->   "%select_ln597_4 = select i1 %tmp_27, i32 4294967295, i32 0"   --->   Operation 350 'select' 'select_ln597_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_4)   --->   "%xor_ln580_4 = xor i1 %icmp_ln580_4, i1 1"   --->   Operation 351 'xor' 'xor_ln580_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_4)   --->   "%and_ln591_4 = and i1 %icmp_ln591_4, i1 %xor_ln580_4"   --->   Operation 352 'and' 'and_ln591_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 353 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln591_4 = select i1 %and_ln591_4, i32 %trunc_ln592_4, i32 %select_ln597_4"   --->   Operation 353 'select' 'select_ln591_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 354 [1/1] (0.33ns)   --->   "%or_ln591_4 = or i1 %icmp_ln580_4, i1 %icmp_ln591_4"   --->   Operation 354 'or' 'or_ln591_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_8)   --->   "%or_ln590_4 = or i1 %or_ln591_4, i1 %icmp_ln590_4"   --->   Operation 355 'or' 'or_ln590_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln590_8 = select i1 %or_ln590_4, i32 %select_ln591_4, i32 %select_ln612_4"   --->   Operation 356 'select' 'select_ln590_8' <Predicate = (!icmp_ln580_4)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%xor_ln591_4 = xor i1 %or_ln591_4, i1 1"   --->   Operation 357 'xor' 'xor_ln591_4' <Predicate = (!icmp_ln580_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%and_ln594_8 = and i1 %icmp_ln594_4, i1 %xor_ln591_4"   --->   Operation 358 'and' 'and_ln594_8' <Predicate = (!icmp_ln580_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_4)   --->   "%and_ln594_9 = and i1 %and_ln594_8, i1 %icmp_ln590_4"   --->   Operation 359 'and' 'and_ln594_9' <Predicate = (!icmp_ln580_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 360 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln594_4 = select i1 %and_ln594_9, i32 %trunc_ln595_4, i32 %select_ln590_8"   --->   Operation 360 'select' 'select_ln594_4' <Predicate = (!icmp_ln580_4)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 361 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_4 = select i1 %icmp_ln580_4, i32 0, i32 %select_ln594_4"   --->   Operation 361 'select' 'in_local_V_4' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 362 [1/1] (0.43ns)   --->   "%sh_amt_5 = select i1 %icmp_ln590_5, i12 %add_ln590_5, i12 %sub_ln590_5"   --->   Operation 362 'select' 'sh_amt_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln590_5 = sext i12 %sh_amt_5"   --->   Operation 363 'sext' 'sext_ln590_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.86ns)   --->   "%icmp_ln594_5 = icmp_ult  i12 %sh_amt_5, i12 54"   --->   Operation 364 'icmp' 'icmp_ln594_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_5, i32 5, i32 11"   --->   Operation 365 'partselect' 'tmp_30' <Predicate = (!icmp_ln580_5)> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.86ns)   --->   "%icmp_ln612_5 = icmp_eq  i7 %tmp_30, i7 0"   --->   Operation 366 'icmp' 'icmp_ln612_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_10)   --->   "%shl_ln613_5 = shl i32 %trunc_ln592_5, i32 %sext_ln590_5"   --->   Operation 367 'shl' 'shl_ln613_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_10)   --->   "%select_ln612_5 = select i1 %icmp_ln612_5, i32 %shl_ln613_5, i32 0"   --->   Operation 368 'select' 'select_ln612_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%zext_ln595_5 = zext i32 %sext_ln590_5"   --->   Operation 369 'zext' 'zext_ln595_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%ashr_ln595_5 = ashr i54 %man_V_17, i54 %zext_ln595_5"   --->   Operation 370 'ashr' 'ashr_ln595_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%trunc_ln595_5 = trunc i54 %ashr_ln595_5"   --->   Operation 371 'trunc' 'trunc_ln595_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.00>
ST_12 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_5)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_4, i32 31"   --->   Operation 372 'bitselect' 'tmp_31' <Predicate = (!icmp_ln580_5)> <Delay = 0.00>
ST_12 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_5)   --->   "%select_ln597_5 = select i1 %tmp_31, i32 4294967295, i32 0"   --->   Operation 373 'select' 'select_ln597_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_5)   --->   "%xor_ln580_5 = xor i1 %icmp_ln580_5, i1 1"   --->   Operation 374 'xor' 'xor_ln580_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_5)   --->   "%and_ln591_5 = and i1 %icmp_ln591_5, i1 %xor_ln580_5"   --->   Operation 375 'and' 'and_ln591_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 376 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln591_5 = select i1 %and_ln591_5, i32 %trunc_ln592_5, i32 %select_ln597_5"   --->   Operation 376 'select' 'select_ln591_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 377 [1/1] (0.33ns)   --->   "%or_ln591_5 = or i1 %icmp_ln580_5, i1 %icmp_ln591_5"   --->   Operation 377 'or' 'or_ln591_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_10)   --->   "%or_ln590_5 = or i1 %or_ln591_5, i1 %icmp_ln590_5"   --->   Operation 378 'or' 'or_ln590_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 379 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln590_10 = select i1 %or_ln590_5, i32 %select_ln591_5, i32 %select_ln612_5"   --->   Operation 379 'select' 'select_ln590_10' <Predicate = (!icmp_ln580_5)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%xor_ln591_5 = xor i1 %or_ln591_5, i1 1"   --->   Operation 380 'xor' 'xor_ln591_5' <Predicate = (!icmp_ln580_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%and_ln594_10 = and i1 %icmp_ln594_5, i1 %xor_ln591_5"   --->   Operation 381 'and' 'and_ln594_10' <Predicate = (!icmp_ln580_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_5)   --->   "%and_ln594_11 = and i1 %and_ln594_10, i1 %icmp_ln590_5"   --->   Operation 382 'and' 'and_ln594_11' <Predicate = (!icmp_ln580_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 383 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln594_5 = select i1 %and_ln594_11, i32 %trunc_ln595_5, i32 %select_ln590_10"   --->   Operation 383 'select' 'select_ln594_5' <Predicate = (!icmp_ln580_5)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 384 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_5 = select i1 %icmp_ln580_5, i32 0, i32 %select_ln594_5"   --->   Operation 384 'select' 'in_local_V_5' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 385 [1/1] (0.43ns)   --->   "%sh_amt_6 = select i1 %icmp_ln590_6, i12 %add_ln590_6, i12 %sub_ln590_6"   --->   Operation 385 'select' 'sh_amt_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln590_6 = sext i12 %sh_amt_6"   --->   Operation 386 'sext' 'sext_ln590_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_12 : Operation 387 [1/1] (0.86ns)   --->   "%icmp_ln594_6 = icmp_ult  i12 %sh_amt_6, i12 54"   --->   Operation 387 'icmp' 'icmp_ln594_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_6, i32 5, i32 11"   --->   Operation 388 'partselect' 'tmp_34' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (0.86ns)   --->   "%icmp_ln612_6 = icmp_eq  i7 %tmp_34, i7 0"   --->   Operation 389 'icmp' 'icmp_ln612_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_12)   --->   "%shl_ln613_6 = shl i32 %trunc_ln592_6, i32 %sext_ln590_6"   --->   Operation 390 'shl' 'shl_ln613_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_12)   --->   "%select_ln612_6 = select i1 %icmp_ln612_6, i32 %shl_ln613_6, i32 0"   --->   Operation 391 'select' 'select_ln612_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%zext_ln595_6 = zext i32 %sext_ln590_6"   --->   Operation 392 'zext' 'zext_ln595_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_12 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%ashr_ln595_6 = ashr i54 %man_V_20, i54 %zext_ln595_6"   --->   Operation 393 'ashr' 'ashr_ln595_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%trunc_ln595_6 = trunc i54 %ashr_ln595_6"   --->   Operation 394 'trunc' 'trunc_ln595_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_12 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_6)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_5, i32 31"   --->   Operation 395 'bitselect' 'tmp_35' <Predicate = (!icmp_ln580_6)> <Delay = 0.00>
ST_12 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_6)   --->   "%select_ln597_6 = select i1 %tmp_35, i32 4294967295, i32 0"   --->   Operation 396 'select' 'select_ln597_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_6)   --->   "%xor_ln580_6 = xor i1 %icmp_ln580_6, i1 1"   --->   Operation 397 'xor' 'xor_ln580_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_6)   --->   "%and_ln591_6 = and i1 %icmp_ln591_6, i1 %xor_ln580_6"   --->   Operation 398 'and' 'and_ln591_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 399 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln591_6 = select i1 %and_ln591_6, i32 %trunc_ln592_6, i32 %select_ln597_6"   --->   Operation 399 'select' 'select_ln591_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 400 [1/1] (0.33ns)   --->   "%or_ln591_6 = or i1 %icmp_ln580_6, i1 %icmp_ln591_6"   --->   Operation 400 'or' 'or_ln591_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_12)   --->   "%or_ln590_6 = or i1 %or_ln591_6, i1 %icmp_ln590_6"   --->   Operation 401 'or' 'or_ln590_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 402 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln590_12 = select i1 %or_ln590_6, i32 %select_ln591_6, i32 %select_ln612_6"   --->   Operation 402 'select' 'select_ln590_12' <Predicate = (!icmp_ln580_6)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%xor_ln591_6 = xor i1 %or_ln591_6, i1 1"   --->   Operation 403 'xor' 'xor_ln591_6' <Predicate = (!icmp_ln580_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%and_ln594_12 = and i1 %icmp_ln594_6, i1 %xor_ln591_6"   --->   Operation 404 'and' 'and_ln594_12' <Predicate = (!icmp_ln580_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_6)   --->   "%and_ln594_13 = and i1 %and_ln594_12, i1 %icmp_ln590_6"   --->   Operation 405 'and' 'and_ln594_13' <Predicate = (!icmp_ln580_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 406 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln594_6 = select i1 %and_ln594_13, i32 %trunc_ln595_6, i32 %select_ln590_12"   --->   Operation 406 'select' 'select_ln594_6' <Predicate = (!icmp_ln580_6)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 407 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_6 = select i1 %icmp_ln580_6, i32 0, i32 %select_ln594_6"   --->   Operation 407 'select' 'in_local_V_6' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 408 [1/1] (0.43ns)   --->   "%sh_amt_7 = select i1 %icmp_ln590_7, i12 %add_ln590_7, i12 %sub_ln590_7"   --->   Operation 408 'select' 'sh_amt_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln590_7 = sext i12 %sh_amt_7"   --->   Operation 409 'sext' 'sext_ln590_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.00>
ST_12 : Operation 410 [1/1] (0.86ns)   --->   "%icmp_ln594_7 = icmp_ult  i12 %sh_amt_7, i12 54"   --->   Operation 410 'icmp' 'icmp_ln594_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_7, i32 5, i32 11"   --->   Operation 411 'partselect' 'tmp_38' <Predicate = (!icmp_ln580_7)> <Delay = 0.00>
ST_12 : Operation 412 [1/1] (0.86ns)   --->   "%icmp_ln612_7 = icmp_eq  i7 %tmp_38, i7 0"   --->   Operation 412 'icmp' 'icmp_ln612_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_14)   --->   "%shl_ln613_7 = shl i32 %trunc_ln592_7, i32 %sext_ln590_7"   --->   Operation 413 'shl' 'shl_ln613_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_14)   --->   "%select_ln612_7 = select i1 %icmp_ln612_7, i32 %shl_ln613_7, i32 0"   --->   Operation 414 'select' 'select_ln612_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%zext_ln595_7 = zext i32 %sext_ln590_7"   --->   Operation 415 'zext' 'zext_ln595_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.00>
ST_12 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%ashr_ln595_7 = ashr i54 %man_V_23, i54 %zext_ln595_7"   --->   Operation 416 'ashr' 'ashr_ln595_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%trunc_ln595_7 = trunc i54 %ashr_ln595_7"   --->   Operation 417 'trunc' 'trunc_ln595_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.00>
ST_12 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_7)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_6, i32 31"   --->   Operation 418 'bitselect' 'tmp_39' <Predicate = (!icmp_ln580_7)> <Delay = 0.00>
ST_12 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_7)   --->   "%select_ln597_7 = select i1 %tmp_39, i32 4294967295, i32 0"   --->   Operation 419 'select' 'select_ln597_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_7)   --->   "%xor_ln580_7 = xor i1 %icmp_ln580_7, i1 1"   --->   Operation 420 'xor' 'xor_ln580_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_7)   --->   "%and_ln591_7 = and i1 %icmp_ln591_7, i1 %xor_ln580_7"   --->   Operation 421 'and' 'and_ln591_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 422 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln591_7 = select i1 %and_ln591_7, i32 %trunc_ln592_7, i32 %select_ln597_7"   --->   Operation 422 'select' 'select_ln591_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 423 [1/1] (0.33ns)   --->   "%or_ln591_7 = or i1 %icmp_ln580_7, i1 %icmp_ln591_7"   --->   Operation 423 'or' 'or_ln591_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_14)   --->   "%or_ln590_7 = or i1 %or_ln591_7, i1 %icmp_ln590_7"   --->   Operation 424 'or' 'or_ln590_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 425 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln590_14 = select i1 %or_ln590_7, i32 %select_ln591_7, i32 %select_ln612_7"   --->   Operation 425 'select' 'select_ln590_14' <Predicate = (!icmp_ln580_7)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%xor_ln591_7 = xor i1 %or_ln591_7, i1 1"   --->   Operation 426 'xor' 'xor_ln591_7' <Predicate = (!icmp_ln580_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%and_ln594_14 = and i1 %icmp_ln594_7, i1 %xor_ln591_7"   --->   Operation 427 'and' 'and_ln594_14' <Predicate = (!icmp_ln580_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_7)   --->   "%and_ln594_15 = and i1 %and_ln594_14, i1 %icmp_ln590_7"   --->   Operation 428 'and' 'and_ln594_15' <Predicate = (!icmp_ln580_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 429 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln594_7 = select i1 %and_ln594_15, i32 %trunc_ln595_7, i32 %select_ln590_14"   --->   Operation 429 'select' 'select_ln594_7' <Predicate = (!icmp_ln580_7)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 430 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_7 = select i1 %icmp_ln580_7, i32 0, i32 %select_ln594_7"   --->   Operation 430 'select' 'in_local_V_7' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 431 [1/1] (0.43ns)   --->   "%sh_amt_8 = select i1 %icmp_ln590_8, i12 %add_ln590_8, i12 %sub_ln590_8"   --->   Operation 431 'select' 'sh_amt_8' <Predicate = (!icmp_ln580_8)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln590_8 = sext i12 %sh_amt_8"   --->   Operation 432 'sext' 'sext_ln590_8' <Predicate = (!icmp_ln580_8)> <Delay = 0.00>
ST_12 : Operation 433 [1/1] (0.86ns)   --->   "%icmp_ln594_8 = icmp_ult  i12 %sh_amt_8, i12 54"   --->   Operation 433 'icmp' 'icmp_ln594_8' <Predicate = (!icmp_ln580_8)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_8, i32 5, i32 11"   --->   Operation 434 'partselect' 'tmp_42' <Predicate = (!icmp_ln580_8)> <Delay = 0.00>
ST_12 : Operation 435 [1/1] (0.86ns)   --->   "%icmp_ln612_8 = icmp_eq  i7 %tmp_42, i7 0"   --->   Operation 435 'icmp' 'icmp_ln612_8' <Predicate = (!icmp_ln580_8)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_16)   --->   "%shl_ln613_8 = shl i32 %trunc_ln592_8, i32 %sext_ln590_8"   --->   Operation 436 'shl' 'shl_ln613_8' <Predicate = (!icmp_ln580_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_16)   --->   "%select_ln612_8 = select i1 %icmp_ln612_8, i32 %shl_ln613_8, i32 0"   --->   Operation 437 'select' 'select_ln612_8' <Predicate = (!icmp_ln580_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_8)   --->   "%zext_ln595_8 = zext i32 %sext_ln590_8"   --->   Operation 438 'zext' 'zext_ln595_8' <Predicate = (!icmp_ln580_8)> <Delay = 0.00>
ST_12 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_8)   --->   "%ashr_ln595_8 = ashr i54 %man_V_26, i54 %zext_ln595_8"   --->   Operation 439 'ashr' 'ashr_ln595_8' <Predicate = (!icmp_ln580_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_8)   --->   "%trunc_ln595_8 = trunc i54 %ashr_ln595_8"   --->   Operation 440 'trunc' 'trunc_ln595_8' <Predicate = (!icmp_ln580_8)> <Delay = 0.00>
ST_12 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_8)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_7, i32 31"   --->   Operation 441 'bitselect' 'tmp_43' <Predicate = (!icmp_ln580_8)> <Delay = 0.00>
ST_12 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_8)   --->   "%select_ln597_8 = select i1 %tmp_43, i32 4294967295, i32 0"   --->   Operation 442 'select' 'select_ln597_8' <Predicate = (!icmp_ln580_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_8)   --->   "%xor_ln580_8 = xor i1 %icmp_ln580_8, i1 1"   --->   Operation 443 'xor' 'xor_ln580_8' <Predicate = (!icmp_ln580_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_8)   --->   "%and_ln591_8 = and i1 %icmp_ln591_8, i1 %xor_ln580_8"   --->   Operation 444 'and' 'and_ln591_8' <Predicate = (!icmp_ln580_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 445 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln591_8 = select i1 %and_ln591_8, i32 %trunc_ln592_8, i32 %select_ln597_8"   --->   Operation 445 'select' 'select_ln591_8' <Predicate = (!icmp_ln580_8)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 446 [1/1] (0.33ns)   --->   "%or_ln591_8 = or i1 %icmp_ln580_8, i1 %icmp_ln591_8"   --->   Operation 446 'or' 'or_ln591_8' <Predicate = (!icmp_ln580_8)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_16)   --->   "%or_ln590_8 = or i1 %or_ln591_8, i1 %icmp_ln590_8"   --->   Operation 447 'or' 'or_ln590_8' <Predicate = (!icmp_ln580_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 448 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln590_16 = select i1 %or_ln590_8, i32 %select_ln591_8, i32 %select_ln612_8"   --->   Operation 448 'select' 'select_ln590_16' <Predicate = (!icmp_ln580_8)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_8)   --->   "%xor_ln591_8 = xor i1 %or_ln591_8, i1 1"   --->   Operation 449 'xor' 'xor_ln591_8' <Predicate = (!icmp_ln580_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_8)   --->   "%and_ln594_16 = and i1 %icmp_ln594_8, i1 %xor_ln591_8"   --->   Operation 450 'and' 'and_ln594_16' <Predicate = (!icmp_ln580_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_8)   --->   "%and_ln594_17 = and i1 %and_ln594_16, i1 %icmp_ln590_8"   --->   Operation 451 'and' 'and_ln594_17' <Predicate = (!icmp_ln580_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 452 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln594_8 = select i1 %and_ln594_17, i32 %trunc_ln595_8, i32 %select_ln590_16"   --->   Operation 452 'select' 'select_ln594_8' <Predicate = (!icmp_ln580_8)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 453 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_8 = select i1 %icmp_ln580_8, i32 0, i32 %select_ln594_8"   --->   Operation 453 'select' 'in_local_V_8' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 454 [1/1] (0.43ns)   --->   "%sh_amt_9 = select i1 %icmp_ln590_9, i12 %add_ln590_9, i12 %sub_ln590_9"   --->   Operation 454 'select' 'sh_amt_9' <Predicate = (!icmp_ln580_9)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln590_9 = sext i12 %sh_amt_9"   --->   Operation 455 'sext' 'sext_ln590_9' <Predicate = (!icmp_ln580_9)> <Delay = 0.00>
ST_12 : Operation 456 [1/1] (0.86ns)   --->   "%icmp_ln594_9 = icmp_ult  i12 %sh_amt_9, i12 54"   --->   Operation 456 'icmp' 'icmp_ln594_9' <Predicate = (!icmp_ln580_9)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_9, i32 5, i32 11"   --->   Operation 457 'partselect' 'tmp_46' <Predicate = (!icmp_ln580_9)> <Delay = 0.00>
ST_12 : Operation 458 [1/1] (0.86ns)   --->   "%icmp_ln612_9 = icmp_eq  i7 %tmp_46, i7 0"   --->   Operation 458 'icmp' 'icmp_ln612_9' <Predicate = (!icmp_ln580_9)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_18)   --->   "%shl_ln613_9 = shl i32 %trunc_ln592_9, i32 %sext_ln590_9"   --->   Operation 459 'shl' 'shl_ln613_9' <Predicate = (!icmp_ln580_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_18)   --->   "%select_ln612_9 = select i1 %icmp_ln612_9, i32 %shl_ln613_9, i32 0"   --->   Operation 460 'select' 'select_ln612_9' <Predicate = (!icmp_ln580_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_9)   --->   "%zext_ln595_9 = zext i32 %sext_ln590_9"   --->   Operation 461 'zext' 'zext_ln595_9' <Predicate = (!icmp_ln580_9)> <Delay = 0.00>
ST_12 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_9)   --->   "%ashr_ln595_9 = ashr i54 %man_V_29, i54 %zext_ln595_9"   --->   Operation 462 'ashr' 'ashr_ln595_9' <Predicate = (!icmp_ln580_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_9)   --->   "%trunc_ln595_9 = trunc i54 %ashr_ln595_9"   --->   Operation 463 'trunc' 'trunc_ln595_9' <Predicate = (!icmp_ln580_9)> <Delay = 0.00>
ST_12 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_9)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_8, i32 31"   --->   Operation 464 'bitselect' 'tmp_47' <Predicate = (!icmp_ln580_9)> <Delay = 0.00>
ST_12 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_9)   --->   "%select_ln597_9 = select i1 %tmp_47, i32 4294967295, i32 0"   --->   Operation 465 'select' 'select_ln597_9' <Predicate = (!icmp_ln580_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_9)   --->   "%xor_ln580_9 = xor i1 %icmp_ln580_9, i1 1"   --->   Operation 466 'xor' 'xor_ln580_9' <Predicate = (!icmp_ln580_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_9)   --->   "%and_ln591_9 = and i1 %icmp_ln591_9, i1 %xor_ln580_9"   --->   Operation 467 'and' 'and_ln591_9' <Predicate = (!icmp_ln580_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 468 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln591_9 = select i1 %and_ln591_9, i32 %trunc_ln592_9, i32 %select_ln597_9"   --->   Operation 468 'select' 'select_ln591_9' <Predicate = (!icmp_ln580_9)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 469 [1/1] (0.33ns)   --->   "%or_ln591_9 = or i1 %icmp_ln580_9, i1 %icmp_ln591_9"   --->   Operation 469 'or' 'or_ln591_9' <Predicate = (!icmp_ln580_9)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_18)   --->   "%or_ln590_9 = or i1 %or_ln591_9, i1 %icmp_ln590_9"   --->   Operation 470 'or' 'or_ln590_9' <Predicate = (!icmp_ln580_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 471 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln590_18 = select i1 %or_ln590_9, i32 %select_ln591_9, i32 %select_ln612_9"   --->   Operation 471 'select' 'select_ln590_18' <Predicate = (!icmp_ln580_9)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_9)   --->   "%xor_ln591_9 = xor i1 %or_ln591_9, i1 1"   --->   Operation 472 'xor' 'xor_ln591_9' <Predicate = (!icmp_ln580_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_9)   --->   "%and_ln594_18 = and i1 %icmp_ln594_9, i1 %xor_ln591_9"   --->   Operation 473 'and' 'and_ln594_18' <Predicate = (!icmp_ln580_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln594_9)   --->   "%and_ln594_19 = and i1 %and_ln594_18, i1 %icmp_ln590_9"   --->   Operation 474 'and' 'and_ln594_19' <Predicate = (!icmp_ln580_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 475 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln594_9 = select i1 %and_ln594_19, i32 %trunc_ln595_9, i32 %select_ln590_18"   --->   Operation 475 'select' 'select_ln594_9' <Predicate = (!icmp_ln580_9)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 476 [1/1] (0.52ns) (out node of the LUT)   --->   "%in_local_V_9 = select i1 %icmp_ln580_9, i32 0, i32 %select_ln594_9"   --->   Operation 476 'select' 'in_local_V_9' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.71>
ST_13 : Operation 477 [1/1] (4.71ns)   --->   "%out_local_V = call i32 @myproject, i32 %in_local_V, i32 %in_local_V_1, i32 %in_local_V_2, i32 %in_local_V_3, i32 %in_local_V_4, i32 %in_local_V_5, i32 %in_local_V_6, i32 %in_local_V_7, i32 %in_local_V_8, i32 %in_local_V_9" [firmware/myproject_axi.cpp:30]   --->   Operation 477 'call' 'out_local_V' <Predicate = true> <Delay = 4.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 478 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %out_local_V, i32 31"   --->   Operation 478 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.20>
ST_14 : Operation 479 [1/1] (1.20ns)   --->   "%tmp_V = sub i32 0, i32 %out_local_V"   --->   Operation 479 'sub' 'tmp_V' <Predicate = (p_Result_22)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.71>
ST_15 : Operation 480 [1/1] (1.11ns)   --->   "%icmp_ln988 = icmp_eq  i32 %out_local_V, i32 0"   --->   Operation 480 'icmp' 'icmp_ln988' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 481 [1/1] (0.52ns)   --->   "%tmp_V_3 = select i1 %p_Result_22, i32 %tmp_V, i32 %out_local_V"   --->   Operation 481 'select' 'tmp_V_3' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 482 [1/1] (0.00ns)   --->   "%p_Result_23 = partselect i32 @llvm.part.select.i32, i32 %tmp_V_3, i32 31, i32 0"   --->   Operation 482 'partselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 483 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_23, i1 1"   --->   Operation 483 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 484 [1/1] (1.20ns)   --->   "%sub_ln997 = sub i32 32, i32 %l"   --->   Operation 484 'sub' 'sub_ln997' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 485 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln997, i32 4294967272"   --->   Operation 485 'add' 'lsb_index' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 486 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 487 [1/1] (1.09ns)   --->   "%icmp_ln999 = icmp_sgt  i31 %tmp_49, i31 0"   --->   Operation 487 'icmp' 'icmp_ln999' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln1000 = trunc i32 %sub_ln997"   --->   Operation 488 'trunc' 'trunc_ln1000' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 489 [1/1] (0.88ns)   --->   "%sub_ln1000 = sub i6 57, i6 %trunc_ln1000"   --->   Operation 489 'sub' 'sub_ln1000' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%zext_ln1000 = zext i6 %sub_ln1000"   --->   Operation 490 'zext' 'zext_ln1000' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%lshr_ln1000 = lshr i32 4294967295, i32 %zext_ln1000"   --->   Operation 491 'lshr' 'lshr_ln1000' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%shl_ln1002 = shl i32 1, i32 %lsb_index"   --->   Operation 492 'shl' 'shl_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%or_ln1002_1 = or i32 %lshr_ln1000, i32 %shl_ln1002"   --->   Operation 493 'or' 'or_ln1002_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%and_ln1002 = and i32 %tmp_V_3, i32 %or_ln1002_1"   --->   Operation 494 'and' 'and_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 495 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln1002 = icmp_ne  i32 %and_ln1002, i32 0"   --->   Operation 495 'icmp' 'icmp_ln1002' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 496 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%xor_ln1002 = xor i1 %tmp_50, i1 1"   --->   Operation 497 'xor' 'xor_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 498 [1/1] (0.00ns)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_3, i32 %lsb_index"   --->   Operation 498 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 499 [1/1] (1.11ns)   --->   "%icmp_ln1011 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 499 'icmp' 'icmp_ln1011' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%and_ln1002_1 = and i1 %p_Result_24, i1 %xor_ln1002"   --->   Operation 500 'and' 'and_ln1002_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%select_ln999 = select i1 %icmp_ln999, i1 %icmp_ln1002, i1 %p_Result_24"   --->   Operation 501 'select' 'select_ln999' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 502 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln1011 = select i1 %icmp_ln1011, i1 %select_ln999, i1 %and_ln1002_1"   --->   Operation 502 'select' 'select_ln1011' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln996 = trunc i32 %l"   --->   Operation 503 'trunc' 'trunc_ln996' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.86>
ST_16 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln1010 = zext i32 %tmp_V_3"   --->   Operation 504 'zext' 'zext_ln1010' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_16 : Operation 505 [1/1] (1.20ns)   --->   "%sub_ln1012 = sub i32 25, i32 %sub_ln997"   --->   Operation 505 'sub' 'sub_ln1012' <Predicate = (!icmp_ln1011 & !icmp_ln988)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1012 = zext i32 %sub_ln1012"   --->   Operation 506 'zext' 'zext_ln1012' <Predicate = (!icmp_ln1011 & !icmp_ln988)> <Delay = 0.00>
ST_16 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln1012 = shl i64 %zext_ln1010, i64 %zext_ln1012"   --->   Operation 507 'shl' 'shl_ln1012' <Predicate = (!icmp_ln1011 & !icmp_ln988)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 508 [1/1] (1.20ns)   --->   "%add_ln1011 = add i32 %sub_ln997, i32 4294967271"   --->   Operation 508 'add' 'add_ln1011' <Predicate = (icmp_ln1011 & !icmp_ln988)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1011 = zext i32 %add_ln1011"   --->   Operation 509 'zext' 'zext_ln1011' <Predicate = (icmp_ln1011 & !icmp_ln988)> <Delay = 0.00>
ST_16 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln1011 = lshr i64 %zext_ln1010, i64 %zext_ln1011"   --->   Operation 510 'lshr' 'lshr_ln1011' <Predicate = (icmp_ln1011 & !icmp_ln988)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = select i1 %icmp_ln1011, i64 %lshr_ln1011, i64 %shl_ln1012"   --->   Operation 511 'select' 'm' <Predicate = (!icmp_ln988)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1014 = zext i1 %select_ln1011"   --->   Operation 512 'zext' 'zext_ln1014' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_16 : Operation 513 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_2 = add i64 %m, i64 %zext_ln1014"   --->   Operation 513 'add' 'm_2' <Predicate = (!icmp_ln988)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 514 [1/1] (0.00ns)   --->   "%m_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_2, i32 1, i32 63"   --->   Operation 514 'partselect' 'm_5' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_16 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln1015 = zext i63 %m_5"   --->   Operation 515 'zext' 'zext_ln1015' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_16 : Operation 516 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_2, i32 25"   --->   Operation 516 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_16 : Operation 517 [1/1] (0.44ns)   --->   "%select_ln996 = select i1 %p_Result_s, i8 127, i8 126"   --->   Operation 517 'select' 'select_ln996' <Predicate = (!icmp_ln988)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017 = sub i8 16, i8 %trunc_ln996"   --->   Operation 518 'sub' 'sub_ln1017' <Predicate = (!icmp_ln988)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 519 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1017 = add i8 %sub_ln1017, i8 %select_ln996"   --->   Operation 519 'add' 'add_ln1017' <Predicate = (!icmp_ln988)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_22, i8 %add_ln1017"   --->   Operation 520 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_16 : Operation 521 [1/1] (0.00ns)   --->   "%p_Result_25 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015, i9 %tmp_9, i32 23, i32 31"   --->   Operation 521 'partset' 'p_Result_25' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_16 : Operation 522 [1/1] (0.00ns)   --->   "%LD_10 = trunc i64 %p_Result_25"   --->   Operation 522 'trunc' 'LD_10' <Predicate = (!icmp_ln988)> <Delay = 0.00>
ST_16 : Operation 523 [1/1] (0.52ns)   --->   "%select_ln988 = select i1 %icmp_ln988, i32 0, i32 %LD_10"   --->   Operation 523 'select' 'select_ln988' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 524 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 %select_ln988, i4 0, i4 0, i1 0"   --->   Operation 524 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 525 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 %select_ln988, i4 0, i4 0, i1 0"   --->   Operation 525 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 526 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 0"   --->   Operation 526 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 527 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 0"   --->   Operation 527 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 528 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 0"   --->   Operation 528 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 529 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 0"   --->   Operation 529 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 530 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 0"   --->   Operation 530 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 531 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 0"   --->   Operation 531 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_20 : Operation 532 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 0"   --->   Operation 532 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 533 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 0"   --->   Operation 533 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 534 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 0"   --->   Operation 534 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 535 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 0"   --->   Operation 535 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 536 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 0"   --->   Operation 536 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 537 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 0"   --->   Operation 537 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 538 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 0"   --->   Operation 538 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 539 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 0"   --->   Operation 539 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 540 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 0"   --->   Operation 540 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 541 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 0"   --->   Operation 541 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 542 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 1"   --->   Operation 542 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 543 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 543 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 544 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 544 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 545 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 545 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 546 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r_V_data_V"   --->   Operation 546 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 547 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_r_V_keep_V"   --->   Operation 547 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 548 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_r_V_strb_V"   --->   Operation 548 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 549 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_last_V"   --->   Operation 549 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 550 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 550 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 551 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r_V_data_V"   --->   Operation 551 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 552 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r_V_keep_V"   --->   Operation 552 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 553 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r_V_strb_V"   --->   Operation 553 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 554 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_last_V"   --->   Operation 554 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 555 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_last_V, i32 0, i4 0, i4 0, i1 1"   --->   Operation 555 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 556 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [firmware/myproject_axi.cpp:41]   --->   Operation 556 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 1.89ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('d') [24]  (2.79 ns)

 <State 11>: 4.71ns
The critical path consists of the following:
	'fpext' operation ('d') [24]  (2.79 ns)
	'sub' operation ('F2') [36]  (0.962 ns)
	'add' operation ('add_ln590') [38]  (0.962 ns)

 <State 12>: 4.97ns
The critical path consists of the following:
	'select' operation ('sh_amt') [40]  (0.431 ns)
	'icmp' operation ('icmp_ln612') [46]  (0.863 ns)
	'select' operation ('select_ln612') [48]  (0 ns)
	'select' operation ('select_ln590') [59]  (1.45 ns)
	'select' operation ('select_ln594') [63]  (1.7 ns)
	'select' operation ('in_local.V') [64]  (0.525 ns)

 <State 13>: 4.71ns
The critical path consists of the following:
	'call' operation ('out_local.V', firmware/myproject_axi.cpp:30) to 'myproject' [461]  (4.71 ns)

 <State 14>: 1.2ns
The critical path consists of the following:
	'sub' operation ('tmp.V') [464]  (1.2 ns)

 <State 15>: 4.72ns
The critical path consists of the following:
	'select' operation ('tmp.V') [465]  (0.525 ns)
	'cttz' operation ('l') [467]  (0 ns)
	'sub' operation ('sub_ln997') [468]  (1.2 ns)
	'add' operation ('lsb_index') [469]  (1.2 ns)
	'shl' operation ('shl_ln1002') [477]  (0 ns)
	'or' operation ('or_ln1002_1') [478]  (0 ns)
	'and' operation ('and_ln1002') [479]  (0 ns)
	'icmp' operation ('icmp_ln1002') [480]  (1.45 ns)
	'select' operation ('select_ln999') [489]  (0 ns)
	'select' operation ('select_ln1011') [493]  (0.331 ns)

 <State 16>: 4.87ns
The critical path consists of the following:
	'sub' operation ('sub_ln1012') [486]  (1.2 ns)
	'shl' operation ('shl_ln1012') [488]  (0 ns)
	'select' operation ('m') [494]  (0 ns)
	'add' operation ('m') [496]  (1.47 ns)
	'select' operation ('select_ln996') [500]  (0.445 ns)
	'add' operation ('add_ln1017') [503]  (1.22 ns)
	'select' operation ('select_ln988') [507]  (0.525 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
