

================================================================
== Synthesis Summary Report of 'lab2_z1'
================================================================
+ General Information: 
    * Date:           Sat Sep 30 02:51:11 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        lab2_z1
    * Solution:       ex_sol2 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xa7a12t-csg325-1Q
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |      Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |        |          |          |     |
    |      & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |    FF    |    LUT   | URAM|
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |+ lab2_z1          |     -|  0.14|      766|  6.128e+03|         -|      767|     -|        no|     -|  1 (2%)|  251 (1%)|  132 (1%)|    -|
    | o VITIS_LOOP_6_1  |     -|  7.00|      765|  6.120e+03|         3|        -|   255|        no|     -|       -|         -|         -|    -|
    +-------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 32       |
| n         | ap_none | 8        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| n        | in        | unsigned char |
| return   | out       | unsigned int  |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| n        | n            | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------+-----+--------+----------+-----+--------+---------+
| + lab2_z1               | 1   |        |          |     |        |         |
|   add_ln6_fu_53_p2      | -   |        | add_ln6  | add | fabric | 0       |
|   mul_9ns_32s_32_2_1_U1 | 1   |        | fact_1   | mul | auto   | 1       |
|   i_3_fu_87_p2          | -   |        | i_3      | add | fabric | 0       |
+-------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-----------------------------------+
| Type     | Options | Location                          |
+----------+---------+-----------------------------------+
| pipeline | off     | ./source/lab2_z1.cpp:8 in lab2_z1 |
+----------+---------+-----------------------------------+


