#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jan  7 21:29:24 2023
# Process ID: 25704
# Current directory: C:/Users/jelte/Desktop/AudioInterface
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27036 C:\Users\jelte\Desktop\AudioInterface\AudioInterface.xpr
# Log file: C:/Users/jelte/Desktop/AudioInterface/vivado.log
# Journal file: C:/Users/jelte/Desktop/AudioInterface\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jelte/Desktop/AudioInterface/AudioInterface.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/fir_hp.xci' is already up-to-date
[Sat Jan  7 21:33:35 2023] Launched synth_1...
Run output will be captured here: C:/Users/jelte/Desktop/AudioInterface/AudioInterface.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/fir_hp.xci' is already up-to-date
[Sat Jan  7 21:36:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/jelte/Desktop/AudioInterface/AudioInterface.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/fir_hp.xci' is already up-to-date
[Sat Jan  7 21:43:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/jelte/Desktop/AudioInterface/AudioInterface.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/fir_hp.xci' is already up-to-date
[Sat Jan  7 21:52:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/jelte/Desktop/AudioInterface/AudioInterface.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/fir_hp.xci' is already up-to-date
[Sat Jan  7 21:53:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/jelte/Desktop/AudioInterface/AudioInterface.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/fir_hp.xci' is already up-to-date
[Sat Jan  7 21:55:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/jelte/Desktop/AudioInterface/AudioInterface.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/fir_hp.xci' is already up-to-date
[Sat Jan  7 21:55:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/jelte/Desktop/AudioInterface/AudioInterface.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2431.988 ; gain = 19.473
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB40C8A
set_property PROGRAM.FILE {C:/Users/jelte/Desktop/AudioInterface/AudioInterface.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jelte/Desktop/AudioInterface/AudioInterface.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3673.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:28]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/clk_wiz_0_stub.v:5' bound to instance 'CLOCK25MHZ' of component 'clk_wiz_0' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:80]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-3491] module 'txrx_system' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:5' bound to instance 'AUDIO_SYSTEM' of component 'txrx_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'txrx_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:24]
INFO: [Synth 8-3491] module 'i2s_rxtx' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/i2s_rxtx.vhd:12' bound to instance 'RX_TX' of component 'i2s_rxtx' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:102]
INFO: [Synth 8-638] synthesizing module 'i2s_rxtx' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/i2s_rxtx.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'i2s_rxtx' (2#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/i2s_rxtx.vhd:31]
INFO: [Synth 8-3491] module 'filter_system' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:5' bound to instance 'FILTERS_L' of component 'filter_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:116]
INFO: [Synth 8-638] synthesizing module 'filter_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:14]
INFO: [Synth 8-3491] module 'fir_lp' declared at 'C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_lp_stub.v:6' bound to instance 'LOWPASS_L' of component 'fir_lp' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:66]
INFO: [Synth 8-6157] synthesizing module 'fir_lp' [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_lp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_lp' (3#1) [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_lp_stub.v:6]
INFO: [Synth 8-3491] module 'fir_hp' declared at 'C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_hp_stub.v:6' bound to instance 'HIGHPASS_L' of component 'fir_hp' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'fir_hp' [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_hp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_hp' (4#1) [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_hp_stub.v:6]
INFO: [Synth 8-3491] module 'fir_bp' declared at 'C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_bp_stub.v:6' bound to instance 'BANDPASS_L' of component 'fir_bp' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:82]
INFO: [Synth 8-6157] synthesizing module 'fir_bp' [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_bp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_bp' (5#1) [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_bp_stub.v:6]
INFO: [Synth 8-3491] module 'filter_out_mux' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_out_mux.vhd:4' bound to instance 'OUTPUT_MUX' of component 'filter_out_mux' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:90]
INFO: [Synth 8-638] synthesizing module 'filter_out_mux' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_out_mux.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'filter_out_mux' (6#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_out_mux.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'filter_system' (7#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:14]
INFO: [Synth 8-3491] module 'filter_system' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:5' bound to instance 'FILTERS_R' of component 'filter_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:124]
INFO: [Synth 8-3491] module 'volume_divider' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:5' bound to instance 'VOL_DIV_L' of component 'volume_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:132]
INFO: [Synth 8-638] synthesizing module 'volume_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:11]
WARNING: [Synth 8-614] signal 'audio_in' is read in the process but is not in the sensitivity list [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:17]
WARNING: [Synth 8-614] signal 'audio_in_s' is read in the process but is not in the sensitivity list [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'volume_divider' (8#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:11]
INFO: [Synth 8-3491] module 'volume_divider' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:5' bound to instance 'VOL_DIV_R' of component 'volume_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'txrx_system' (9#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:24]
INFO: [Synth 8-3491] module 'volume_controller' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:12' bound to instance 'VOL_CTRL' of component 'volume_controller' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-638] synthesizing module 'volume_controller' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:22]
INFO: [Synth 8-3491] module 'binary_counter' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/binary_counter.vhd:11' bound to instance 'COUNTER' of component 'binary_counter' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:53]
INFO: [Synth 8-638] synthesizing module 'binary_counter' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/binary_counter.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'binary_counter' (10#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/binary_counter.vhd:20]
INFO: [Synth 8-3491] module 'encoder_binary_to_segment' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/encoder_binary_to_segment.vhd:10' bound to instance 'ENCODER' of component 'encoder_binary_to_segment' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:61]
INFO: [Synth 8-638] synthesizing module 'encoder_binary_to_segment' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/encoder_binary_to_segment.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'encoder_binary_to_segment' (11#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/encoder_binary_to_segment.vhd:17]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/clock_divider.vhd:11' bound to instance 'CLKDIV' of component 'clock_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:67]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/clock_divider.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (12#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/clock_divider.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'volume_controller' (13#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:22]
INFO: [Synth 8-3491] module 'led_controller' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/led_controller.vhd:10' bound to instance 'LED_CTRL' of component 'led_controller' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'led_controller' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/led_controller.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'led_controller' (14#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/led_controller.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:28]
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3673.125 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3673.125 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3673.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLOCK25MHZ'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/fir_lp.dcp' for cell 'AUDIO_SYSTEM/FILTERS_L/LOWPASS_L'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/fir_hp.dcp' for cell 'AUDIO_SYSTEM/FILTERS_L/HIGHPASS_L'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/fir_bp.dcp' for cell 'AUDIO_SYSTEM/FILTERS_L/BANDPASS_L'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 3673.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/HIGHPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/HIGHPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/HIGHPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/HIGHPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK25MHZ/inst'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK25MHZ/inst'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK25MHZ/inst'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK25MHZ/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/LOWPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/LOWPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/LOWPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/LOWPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/BANDPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/BANDPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/BANDPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/BANDPASS_L/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/constrs_1/imports/Documenten/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/constrs_1/imports/Documenten/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3673.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3673.125 ; gain = 0.000
60 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3673.125 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/fir_hp.xci' is already up-to-date
[Sun Jan  8 00:00:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/jelte/Desktop/AudioInterface/AudioInterface.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/fir_hp.xci' is already up-to-date
[Sun Jan  8 00:01:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/jelte/Desktop/AudioInterface/AudioInterface.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/fir_hp.xci' is already up-to-date
[Sun Jan  8 00:02:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/jelte/Desktop/AudioInterface/AudioInterface.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3673.125 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB40C8A
set_property PROGRAM.FILE {C:/Users/jelte/Desktop/AudioInterface/AudioInterface.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jelte/Desktop/AudioInterface/AudioInterface.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB40C8A
close_hw_manager
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3673.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:28]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/clk_wiz_0_stub.v:5' bound to instance 'CLOCK25MHZ' of component 'clk_wiz_0' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:80]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-3491] module 'txrx_system' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:5' bound to instance 'AUDIO_SYSTEM' of component 'txrx_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'txrx_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:24]
INFO: [Synth 8-3491] module 'i2s_rxtx' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/i2s_rxtx.vhd:12' bound to instance 'RX_TX' of component 'i2s_rxtx' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:102]
INFO: [Synth 8-638] synthesizing module 'i2s_rxtx' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/i2s_rxtx.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'i2s_rxtx' (2#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/i2s_rxtx.vhd:31]
INFO: [Synth 8-3491] module 'filter_system' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:12' bound to instance 'FILTERS_L' of component 'filter_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:116]
INFO: [Synth 8-638] synthesizing module 'filter_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:21]
INFO: [Synth 8-3491] module 'fir_lp' declared at 'C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_lp_stub.v:6' bound to instance 'LOWPASS_L' of component 'fir_lp' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:73]
INFO: [Synth 8-6157] synthesizing module 'fir_lp' [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_lp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_lp' (3#1) [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_lp_stub.v:6]
INFO: [Synth 8-3491] module 'fir_hp' declared at 'C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_hp_stub.v:6' bound to instance 'HIGHPASS_L' of component 'fir_hp' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:81]
INFO: [Synth 8-6157] synthesizing module 'fir_hp' [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_hp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_hp' (4#1) [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_hp_stub.v:6]
INFO: [Synth 8-3491] module 'fir_bp' declared at 'C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_bp_stub.v:6' bound to instance 'BANDPASS_L' of component 'fir_bp' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:89]
INFO: [Synth 8-6157] synthesizing module 'fir_bp' [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_bp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_bp' (5#1) [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_bp_stub.v:6]
INFO: [Synth 8-3491] module 'filter_out_mux' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_out_mux.vhd:8' bound to instance 'OUTPUT_MUX' of component 'filter_out_mux' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:97]
INFO: [Synth 8-638] synthesizing module 'filter_out_mux' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_out_mux.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'filter_out_mux' (6#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_out_mux.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'filter_system' (7#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:21]
INFO: [Synth 8-3491] module 'filter_system' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:12' bound to instance 'FILTERS_R' of component 'filter_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:124]
INFO: [Synth 8-3491] module 'volume_divider' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:10' bound to instance 'VOL_DIV_L' of component 'volume_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:132]
INFO: [Synth 8-638] synthesizing module 'volume_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'volume_divider' (8#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:16]
INFO: [Synth 8-3491] module 'volume_divider' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:10' bound to instance 'VOL_DIV_R' of component 'volume_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'txrx_system' (9#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:24]
INFO: [Synth 8-3491] module 'volume_controller' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:12' bound to instance 'VOL_CTRL' of component 'volume_controller' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-638] synthesizing module 'volume_controller' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:22]
INFO: [Synth 8-3491] module 'binary_counter' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/binary_counter.vhd:11' bound to instance 'COUNTER' of component 'binary_counter' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:53]
INFO: [Synth 8-638] synthesizing module 'binary_counter' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/binary_counter.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'binary_counter' (10#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/binary_counter.vhd:20]
INFO: [Synth 8-3491] module 'encoder_binary_to_segment' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/encoder_binary_to_segment.vhd:10' bound to instance 'ENCODER' of component 'encoder_binary_to_segment' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:61]
INFO: [Synth 8-638] synthesizing module 'encoder_binary_to_segment' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/encoder_binary_to_segment.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'encoder_binary_to_segment' (11#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/encoder_binary_to_segment.vhd:17]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/clock_divider.vhd:11' bound to instance 'CLKDIV' of component 'clock_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:67]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/clock_divider.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (12#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/clock_divider.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'volume_controller' (13#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:22]
INFO: [Synth 8-3491] module 'led_controller' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/led_controller.vhd:10' bound to instance 'LED_CTRL' of component 'led_controller' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'led_controller' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/led_controller.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'led_controller' (14#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/led_controller.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:28]
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3673.125 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3673.125 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3673.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLOCK25MHZ'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/fir_lp.dcp' for cell 'AUDIO_SYSTEM/FILTERS_L/LOWPASS_L'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/fir_hp.dcp' for cell 'AUDIO_SYSTEM/FILTERS_L/HIGHPASS_L'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/fir_bp.dcp' for cell 'AUDIO_SYSTEM/FILTERS_L/BANDPASS_L'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 3673.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/HIGHPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/HIGHPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/HIGHPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/HIGHPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK25MHZ/inst'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK25MHZ/inst'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK25MHZ/inst'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK25MHZ/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/LOWPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/LOWPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/LOWPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/LOWPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/BANDPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/BANDPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/BANDPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/BANDPASS_L/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/constrs_1/imports/Documenten/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/constrs_1/imports/Documenten/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3673.125 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3957.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:28]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/clk_wiz_0_stub.v:5' bound to instance 'CLOCK25MHZ' of component 'clk_wiz_0' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:80]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-3491] module 'txrx_system' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:5' bound to instance 'AUDIO_SYSTEM' of component 'txrx_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'txrx_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:24]
INFO: [Synth 8-3491] module 'i2s_rxtx' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/i2s_rxtx.vhd:12' bound to instance 'RX_TX' of component 'i2s_rxtx' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:102]
INFO: [Synth 8-638] synthesizing module 'i2s_rxtx' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/i2s_rxtx.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'i2s_rxtx' (2#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/i2s_rxtx.vhd:31]
INFO: [Synth 8-3491] module 'filter_system' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:12' bound to instance 'FILTERS_L' of component 'filter_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:116]
INFO: [Synth 8-638] synthesizing module 'filter_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:21]
INFO: [Synth 8-3491] module 'fir_lp' declared at 'C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_lp_stub.v:6' bound to instance 'LOWPASS_L' of component 'fir_lp' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:73]
INFO: [Synth 8-6157] synthesizing module 'fir_lp' [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_lp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_lp' (3#1) [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_lp_stub.v:6]
INFO: [Synth 8-3491] module 'fir_hp' declared at 'C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_hp_stub.v:6' bound to instance 'HIGHPASS_L' of component 'fir_hp' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:81]
INFO: [Synth 8-6157] synthesizing module 'fir_hp' [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_hp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_hp' (4#1) [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_hp_stub.v:6]
INFO: [Synth 8-3491] module 'fir_bp' declared at 'C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_bp_stub.v:6' bound to instance 'BANDPASS_L' of component 'fir_bp' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:89]
INFO: [Synth 8-6157] synthesizing module 'fir_bp' [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_bp_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_bp' (5#1) [C:/Users/jelte/Desktop/AudioInterface/.Xil/Vivado-25704-Jelte/realtime/fir_bp_stub.v:6]
INFO: [Synth 8-3491] module 'filter_out_mux' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_out_mux.vhd:8' bound to instance 'OUTPUT_MUX' of component 'filter_out_mux' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:97]
INFO: [Synth 8-638] synthesizing module 'filter_out_mux' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_out_mux.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'filter_out_mux' (6#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_out_mux.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'filter_system' (7#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:21]
INFO: [Synth 8-3491] module 'filter_system' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/filter_system.vhd:12' bound to instance 'FILTERS_R' of component 'filter_system' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:124]
INFO: [Synth 8-3491] module 'volume_divider' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:10' bound to instance 'VOL_DIV_L' of component 'volume_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:132]
INFO: [Synth 8-638] synthesizing module 'volume_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'volume_divider' (8#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:16]
INFO: [Synth 8-3491] module 'volume_divider' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_divider.vhd:10' bound to instance 'VOL_DIV_R' of component 'volume_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'txrx_system' (9#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/imports/Desktop/txrx_system.vhd:24]
INFO: [Synth 8-3491] module 'volume_controller' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:12' bound to instance 'VOL_CTRL' of component 'volume_controller' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:103]
INFO: [Synth 8-638] synthesizing module 'volume_controller' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:22]
INFO: [Synth 8-3491] module 'binary_counter' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/binary_counter.vhd:11' bound to instance 'COUNTER' of component 'binary_counter' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:53]
INFO: [Synth 8-638] synthesizing module 'binary_counter' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/binary_counter.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'binary_counter' (10#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/binary_counter.vhd:20]
INFO: [Synth 8-3491] module 'encoder_binary_to_segment' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/encoder_binary_to_segment.vhd:10' bound to instance 'ENCODER' of component 'encoder_binary_to_segment' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:61]
INFO: [Synth 8-638] synthesizing module 'encoder_binary_to_segment' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/encoder_binary_to_segment.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'encoder_binary_to_segment' (11#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/encoder_binary_to_segment.vhd:17]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/clock_divider.vhd:11' bound to instance 'CLKDIV' of component 'clock_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:67]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/clock_divider.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (12#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/clock_divider.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'volume_controller' (13#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/volume_controller.vhd:22]
INFO: [Synth 8-3491] module 'led_controller' declared at 'C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/led_controller.vhd:10' bound to instance 'LED_CTRL' of component 'led_controller' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'led_controller' [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/led_controller.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'led_controller' (14#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/led_controller.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/new/top.vhd:28]
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3957.812 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3957.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3957.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLOCK25MHZ'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/fir_lp.dcp' for cell 'AUDIO_SYSTEM/FILTERS_L/LOWPASS_L'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/fir_hp.dcp' for cell 'AUDIO_SYSTEM/FILTERS_L/HIGHPASS_L'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/fir_bp.dcp' for cell 'AUDIO_SYSTEM/FILTERS_L/BANDPASS_L'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3957.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/HIGHPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/HIGHPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/HIGHPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_hp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/HIGHPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK25MHZ/inst'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK25MHZ/inst'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK25MHZ/inst'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK25MHZ/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/LOWPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/LOWPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/LOWPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_lp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/LOWPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/BANDPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_L/BANDPASS_L/U0'
Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/BANDPASS_L/U0'
Finished Parsing XDC File [c:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/sources_1/ip/fir_bp/constraints/fir_compiler_v7_2.xdc] for cell 'AUDIO_SYSTEM/FILTERS_R/BANDPASS_L/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/constrs_1/imports/Documenten/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/jelte/Desktop/AudioInterface/AudioInterface.srcs/constrs_1/imports/Documenten/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3957.812 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan  8 01:05:52 2023...
