# Hello, I'm Afzal Malik.ðŸ‘‹
Welcome to my GitHub profile! I'm a passionate VLSI engineer with a love for designing and optimizing digital circuits and systems. My interests lie in both the analog and digital domains of VLSI, where I continually strive to innovate and improve.

## ðŸ–¥ï¸ Skills, Tools & Technologies

[![Cadence Virtuoso](https://img.shields.io/badge/Cadence-Virtuoso-blue?logo=cadence)](#)
[![Xilinx Vivado](https://img.shields.io/badge/Xilinx-Vivado-orange?logo=xilinx)](#)
[![Verilog HDL](https://img.shields.io/badge/Verilog-HDL-green?logo=verilog)](#)
[![LT Spice](https://img.shields.io/badge/LT-Spice-red?logo=ltspice)](#)
[![Electric VLSI](https://img.shields.io/badge/Electric-VLSI-purple?logo=electric)](#)
[![Circuit Design](https://img.shields.io/badge/Circuit-Design-yellow?logo=design)](#)
[![FPGA](https://img.shields.io/badge/FPGA-cyan?logo=fpga)](#)
[![OPENLANE](https://img.shields.io/badge/OPENLANE-blueviolet?logo=openlane)](#)
[![Python](https://img.shields.io/badge/Python-green?logo=python)](#)
[![C Programming](https://img.shields.io/badge/C-Programming-orange?logo=c)](#)
[![Microsoft Office](https://img.shields.io/badge/Microsoft-Office-yellow?logo=microsoft)](#)

## ðŸ“ˆ Projects

- **Design and FPGA Implementation of Neural Network based Digit Recognition System (Jan - May 2024)**
  - **[B.Tech LinkedIn]([https://github.com/yourusername/Neural-Network-Digit-Recognition-FPGA-Jan-May-2024](https://www.linkedin.com/posts/malik-afzal_fpgaimplementation-neuralnetworkdesign-hardwaredesign-activity-7214560873271476224-Y0GQ?utm_source=share&utm_medium=member_desktop)):**
    Design and FPGA implementation of a Neural Network for Handwritten Digit Recognition.
  - **Tools Used:** Xilinx Vivado, VS Code
  - **FPGA Board:** NEXYS A7
  - **Languages:** Verilog HDL & Python
  - **Description:** Designed a software model of a Neural Network for Handwritten Digit Recognition using Python. Implemented the Neural Network on FPGA using Verilog HDL, validated through behavioral, post-synthesis, and post-implementation simulations.
  
- **Design, simulation and layout of Two-Stage Operational Amplifier June - July 2023**
  - **[B.Tech Github]([https://github.com/yourusername/Two-Stage-Operational-Amplifier-June-July-2023](https://github.com/afzalamu/Design-of-two-stage-operational-amplifier-at-180nm-Technology)):**
    Design and simulation of a Two-Stage Operational Amplifier in 180 nm technology.
  - **Tools Used:** LT Spice, Analog Designer Toolbox (ADT), Electric Binary.
  - **Description:** Utilized Gm/Id methodology to achieve specifications: Gain >1000, Gain Bandwidth Product (GBW) > 1GHz, and Phase Margin of 50.

- **Design and Analysis of CMOS Inverter using CMOS 180nm Technology Nov 2022**
  - **[B.Tech Github]([https://github.com/yourusername/CMOS-Inverter-Analysis-180nm-Nov-2022](https://github.com/afzalamu/cmos-inverter-design-and-analysis-using-tsmc180nm)):**
    Analysis and design of a CMOS Inverter using TSMC180nm technology.
  - **Tools Used:** LT Spice, Electric Binary.
  - **Description:** Explored MOSFET models for TSMC180nm, analyzed logic configurations, designed the CMOS Inverter, and studied key design parameters like VOH, VOL, VIH, VIL, and switching threshold.




## Socials:
[![Instagram](https://img.shields.io/badge/Instagram-%23E4405F.svg?logo=Instagram&logoColor=white)](https://instagram.com/affzzll) [![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/malik-afzal) [![YouTube](https://img.shields.io/badge/YouTube-%23FF0000.svg?logo=YouTube&logoColor=white)](https://youtube.com/@https://youtube.com/@MidnightEngineer) 

