###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        16731   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        11226   # Number of read row buffer hits
num_read_cmds                  =        16731   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         5510   # Number of ACT commands
num_pre_cmds                   =         5491   # Number of PRE commands
num_ondemand_pres              =         1187   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2847938   # Cyles of rank active rank.0
rank_active_cycles.1           =      2210358   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7152062   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7789642   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        14989   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          164   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           40   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           23   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           22   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           17   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           13   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            6   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            5   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            1   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1451   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6225   # Read request latency (cycles)
read_latency[40-59]            =         4277   # Read request latency (cycles)
read_latency[60-79]            =         1639   # Read request latency (cycles)
read_latency[80-99]            =          624   # Read request latency (cycles)
read_latency[100-119]          =          543   # Read request latency (cycles)
read_latency[120-139]          =          341   # Read request latency (cycles)
read_latency[140-159]          =          246   # Read request latency (cycles)
read_latency[160-179]          =          196   # Read request latency (cycles)
read_latency[180-199]          =          154   # Read request latency (cycles)
read_latency[200-]             =         2486   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.74594e+07   # Read energy
act_energy                     =  1.50754e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.43299e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.73903e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.77711e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.37926e+09   # Active standby energy rank.1
average_read_latency           =      129.885   # Average read request latency (cycles)
average_interarrival           =      597.646   # Average request interarrival latency (cycles)
total_energy                   =  1.11156e+10   # Total energy (pJ)
average_power                  =      1111.56   # Average power (mW)
average_bandwidth              =     0.142771   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        16652   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12076   # Number of read row buffer hits
num_read_cmds                  =        16652   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4581   # Number of ACT commands
num_pre_cmds                   =         4562   # Number of PRE commands
num_ondemand_pres              =           66   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2413109   # Cyles of rank active rank.0
rank_active_cycles.1           =      2362006   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7586891   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7637994   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        14960   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          183   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           46   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           23   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           21   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           20   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           16   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1367   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6264   # Read request latency (cycles)
read_latency[40-59]            =         4309   # Read request latency (cycles)
read_latency[60-79]            =         1233   # Read request latency (cycles)
read_latency[80-99]            =          495   # Read request latency (cycles)
read_latency[100-119]          =          378   # Read request latency (cycles)
read_latency[120-139]          =          317   # Read request latency (cycles)
read_latency[140-159]          =          294   # Read request latency (cycles)
read_latency[160-179]          =          300   # Read request latency (cycles)
read_latency[180-199]          =          241   # Read request latency (cycles)
read_latency[200-]             =         2821   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.71409e+07   # Read energy
act_energy                     =  1.25336e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.64171e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.66624e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.50578e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.47389e+09   # Active standby energy rank.1
average_read_latency           =      116.349   # Average read request latency (cycles)
average_interarrival           =      600.481   # Average request interarrival latency (cycles)
total_energy                   =  1.10719e+10   # Total energy (pJ)
average_power                  =      1107.19   # Average power (mW)
average_bandwidth              =     0.142097   # Average bandwidth
