C ISA2+popa+poarel+poconp
"PodWWPA RfeAA PodRWARel RfeRelCon PodRRConP Fre"
Cycle=RfeRelCon PodRRConP Fre PodWWPA RfeAA PodRWARel
Relax=
Safe=Fre PodWW PodRW PodRR RfeRelCon RfeAA
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=T
Com=Rf Rf Fr
Orig=PodWWPA RfeAA PodRWARel RfeRelCon PodRRConP Fre

{}

P0 (atomic_int* y,volatile int* x) {
  *x = 1;
  atomic_store(y,1);
}

P1 (atomic_int* z,atomic_int* y) {
  int r0 = atomic_load(y);
  atomic_store_explicit(z,1,memory_order_release);
}

P2 (atomic_int* z,volatile int* x) {
  int r0 = atomic_load_explicit(z,memory_order_consume);
  int r1 = *x;
}

exists
(1:r0=1 /\ 2:r0=1 /\ 2:r1=0)
