# ComputerORganizationVerilog

<---------Final Project ------------------>
IT was my final project in computer organization
I have to simulate the whole CPU in quartus prime
Some of the code was given and some of it i have to implement it.

------------------------------------------------------------------
<-----------------LabN------------------->
<-----------------LabI------------------->
