Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon May 29 12:21:38 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design1_wrapper_timing_summary_routed.rpt -rpx design1_wrapper_timing_summary_routed.rpx
| Design       : design1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[0]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[10]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[11]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[12]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[13]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[14]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[15]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[16]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[17]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[18]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[19]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[1]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[20]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[21]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[22]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[23]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[24]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[25]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[26]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[27]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[28]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[29]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[2]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[30]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[31]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[3]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[4]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[5]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[6]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[7]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[8]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index_reg[9]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_state_reg[0]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_state_reg[1]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1629 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.874        0.000                      0                 5766        0.047        0.000                      0                 5766        3.000        0.000                       0                  1932  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                      ------------       ----------      --------------
clk                                                        {0.000 5.000}      10.000          100.000         
  clk_out1_design1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_design1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                                {0.000 5.000}      10.000          100.000         
  clk_out1_design1_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_design1_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design1_clk_wiz_1_0                                   0.874        0.000                      0                 5472        0.121        0.000                      0                 5472        3.750        0.000                       0                  1631  
  clkfbout_design1_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  
design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.328        0.000                      0                  245        0.095        0.000                      0                  245       15.686        0.000                       0                   256  
design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.366        0.000                      0                   48        0.321        0.000                      0                   48       16.166        0.000                       0                    41  
sys_clk_pin                                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_design1_clk_wiz_1_0_1                                 0.875        0.000                      0                 5472        0.121        0.000                      0                 5472        3.750        0.000                       0                  1631  
  clkfbout_design1_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design1_clk_wiz_1_0_1  clk_out1_design1_clk_wiz_1_0          0.874        0.000                      0                 5472        0.047        0.000                      0                 5472  
clk_out1_design1_clk_wiz_1_0    clk_out1_design1_clk_wiz_1_0_1        0.874        0.000                      0                 5472        0.047        0.000                      0                 5472  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                 From Clock                                                 To Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                 ----------                                                 --------                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                          design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       14.037        0.000                      0                    1       17.466        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design1_clk_wiz_1_0
  To Clock:  clk_out1_design1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 2.578ns (64.444%)  route 1.422ns (35.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=10, routed)          1.422     2.995    design1_i/Unroll_ROM_last_0/U0/data_in[0]
    SLICE_X61Y102        LUT5 (Prop_lut5_I2_O)        0.124     3.119 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[48]_i_1/O
                         net (fo=1, routed)           0.000     3.119    design1_i/Unroll_ROM_last_0/U0/data_tmp[48]_i_1_n_1
    SLICE_X61Y102        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.494     3.473    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X61Y102        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.033    
                         clock uncertainty           -0.074     3.958    
    SLICE_X61Y102        FDRE (Setup_fdre_C_D)        0.034     3.992    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[79]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 2.578ns (64.490%)  route 1.419ns (35.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 3.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=10, routed)          1.419     2.992    design1_i/Unroll_ROM_last_0/U0/data_in[7]
    SLICE_X65Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.116 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[79]_i_2/O
                         net (fo=1, routed)           0.000     3.116    design1_i/Unroll_ROM_last_0/U0/p_2_in[79]
    SLICE_X65Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.496     3.475    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X65Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[79]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.035    
                         clock uncertainty           -0.074     3.960    
    SLICE_X65Y105        FDRE (Setup_fdre_C_D)        0.032     3.992    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[79]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 2.578ns (63.993%)  route 1.451ns (36.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=10, routed)          1.451     3.023    design1_i/Unroll_ROM_last_0/U0/data_in[6]
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.147 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     3.147    design1_i/Unroll_ROM_last_0/U0/data_tmp[6]_i_1_n_1
    SLICE_X60Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.493     3.472    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X60Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.032    
                         clock uncertainty           -0.074     3.957    
    SLICE_X60Y105        FDRE (Setup_fdre_C_D)        0.086     4.043    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[55]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 2.578ns (64.857%)  route 1.397ns (35.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=10, routed)          1.397     2.969    design1_i/Unroll_ROM_last_0/U0/data_in[7]
    SLICE_X61Y107        LUT5 (Prop_lut5_I2_O)        0.124     3.093 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[55]_i_2/O
                         net (fo=1, routed)           0.000     3.093    design1_i/Unroll_ROM_last_0/U0/data_tmp[55]_i_2_n_1
    SLICE_X61Y107        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.492     3.471    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X61Y107        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[55]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.031    
                         clock uncertainty           -0.074     3.956    
    SLICE_X61Y107        FDRE (Setup_fdre_C_D)        0.034     3.990    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[55]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 2.578ns (64.536%)  route 1.417ns (35.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 3.474 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=10, routed)          1.417     2.989    design1_i/Unroll_ROM_last_0/U0/data_in[0]
    SLICE_X63Y105        LUT5 (Prop_lut5_I1_O)        0.124     3.113 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     3.113    design1_i/Unroll_ROM_last_0/U0/data_tmp[8]_i_1_n_1
    SLICE_X63Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.495     3.474    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X63Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.577     4.051    
                         clock uncertainty           -0.074     3.976    
    SLICE_X63Y105        FDRE (Setup_fdre_C_D)        0.034     4.010    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[65]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 2.578ns (64.999%)  route 1.388ns (35.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 3.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=10, routed)          1.388     2.961    design1_i/Unroll_ROM_last_0/U0/data_in[1]
    SLICE_X64Y106        LUT5 (Prop_lut5_I3_O)        0.124     3.085 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[65]_i_1/O
                         net (fo=1, routed)           0.000     3.085    design1_i/Unroll_ROM_last_0/U0/p_2_in[65]
    SLICE_X64Y106        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.496     3.475    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X64Y106        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[65]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.035    
                         clock uncertainty           -0.074     3.960    
    SLICE_X64Y106        FDRE (Setup_fdre_C_D)        0.032     3.992    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[65]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[39]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 2.578ns (64.565%)  route 1.415ns (35.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=10, routed)          1.415     2.987    design1_i/Unroll_ROM_last_0/U0/data_in[7]
    SLICE_X60Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.111 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[39]_i_2/O
                         net (fo=1, routed)           0.000     3.111    design1_i/Unroll_ROM_last_0/U0/data_tmp[39]_i_2_n_1
    SLICE_X60Y107        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.492     3.471    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X60Y107        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[39]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.031    
                         clock uncertainty           -0.074     3.956    
    SLICE_X60Y107        FDRE (Setup_fdre_C_D)        0.086     4.042    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[39]
  -------------------------------------------------------------------
                         required time                          4.042    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[61]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 2.578ns (65.752%)  route 1.343ns (34.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=10, routed)          1.343     2.915    design1_i/Unroll_ROM_last_0/U0/data_in[5]
    SLICE_X59Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.039 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[61]_i_1/O
                         net (fo=1, routed)           0.000     3.039    design1_i/Unroll_ROM_last_0/U0/data_tmp[61]_i_1_n_1
    SLICE_X59Y106        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.493     3.472    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X59Y106        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[61]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.032    
                         clock uncertainty           -0.074     3.957    
    SLICE_X59Y106        FDRE (Setup_fdre_C_D)        0.034     3.991    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[61]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 2.578ns (65.032%)  route 1.386ns (34.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=10, routed)          1.386     2.959    design1_i/Unroll_ROM_last_0/U0/data_in[2]
    SLICE_X58Y104        LUT5 (Prop_lut5_I3_O)        0.124     3.083 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     3.083    design1_i/Unroll_ROM_last_0/U0/data_tmp[18]_i_1_n_1
    SLICE_X58Y104        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.493     3.472    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X58Y104        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.032    
                         clock uncertainty           -0.074     3.957    
    SLICE_X58Y104        FDRE (Setup_fdre_C_D)        0.082     4.039    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                          4.039    
                         arrival time                          -3.083    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[66]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 2.578ns (65.850%)  route 1.337ns (34.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 3.474 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=10, routed)          1.337     2.909    design1_i/Unroll_ROM_last_0/U0/data_in[2]
    SLICE_X63Y103        LUT5 (Prop_lut5_I3_O)        0.124     3.033 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[66]_i_1/O
                         net (fo=1, routed)           0.000     3.033    design1_i/Unroll_ROM_last_0/U0/p_2_in[66]
    SLICE_X63Y103        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.495     3.474    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X63Y103        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[66]/C  (IS_INVERTED)
                         clock pessimism              0.577     4.051    
                         clock uncertainty           -0.074     3.976    
    SLICE_X63Y103        FDRE (Setup_fdre_C_D)        0.032     4.008    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[66]
  -------------------------------------------------------------------
                         required time                          4.008    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  0.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.565    -0.599    design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y95         FDRE                                         r  design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/Q
                         net (fo=2, routed)           0.068    -0.390    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[49]
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.045    -0.345 r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1_n_1
    SLICE_X56Y95         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.835    -0.838    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X56Y95         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X56Y95         FDRE (Hold_fdre_C_D)         0.120    -0.466    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.278%)  route 0.139ns (49.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.569    -0.595    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X37Y91         FDSE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDSE (Prop_fdse_C_Q)         0.141    -0.454 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.315    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S142_in
    SLICE_X38Y90         SRL16E                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.839    -0.834    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y90         SRL16E                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4/CLK
                         clock pessimism              0.275    -0.559    
    SLICE_X38Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.444    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.563    -0.601    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X40Y100        FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.395    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X40Y100        FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.835    -0.838    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X40Y100        FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.075    -0.526    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.563    -0.601    design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y101        FDRE                                         r  design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.395    design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X40Y101        FDRE                                         r  design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.835    -0.838    design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y101        FDRE                                         r  design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.601    
    SLICE_X40Y101        FDRE (Hold_fdre_C_D)         0.075    -0.526    design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y97         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.080    -0.377    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_1_[25]
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X50Y97         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.836    -0.837    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y97         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.121    -0.464    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.000%)  route 0.150ns (54.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X39Y89         FDSE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDSE (Prop_fdse_C_Q)         0.128    -0.470 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/Q
                         net (fo=4, routed)           0.150    -0.320    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S112_in
    SLICE_X38Y88         SRL16E                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.838    -0.835    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y88         SRL16E                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/CLK
                         clock pessimism              0.253    -0.582    
    SLICE_X38Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.452    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.008%)  route 0.185ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.559    -0.605    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y82         FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.185    -0.256    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.828    -0.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.255    -0.590    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.390    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.008%)  route 0.185ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.559    -0.605    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y82         FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.185    -0.256    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.828    -0.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.255    -0.590    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.390    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.008%)  route 0.185ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.559    -0.605    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y82         FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.185    -0.256    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.828    -0.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.255    -0.590    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.390    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.008%)  route 0.185ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.559    -0.605    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y82         FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.185    -0.256    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.828    -0.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.255    -0.590    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.390    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y22     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y22     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y87     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y87     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y87     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y87     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y87     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y87     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y87     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y87     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y89     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y89     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y84     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y84     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design1_clk_wiz_1_0
  To Clock:  clkfbout_design1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.328ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.704ns (22.889%)  route 2.372ns (77.111%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 19.936 - 16.667 ) 
    Source Clock Delay      (SCD):    3.671ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.639     3.671    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     4.127 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=6, routed)           1.233     5.360    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/tdi_shifter_reg[0][7]
    SLICE_X38Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.484 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.816     6.299    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2_n_1
    SLICE_X37Y99         LUT5 (Prop_lut5_I0_O)        0.124     6.423 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.323     6.746    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
    SLICE_X35Y99         FDRE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.517    19.936    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y99         FDRE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.376    20.312    
                         clock uncertainty           -0.035    20.277    
    SLICE_X35Y99         FDRE (Setup_fdre_C_CE)      -0.202    20.075    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.075    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                 13.328    

Slack (MET) :             13.606ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.028ns  (logic 0.707ns (23.347%)  route 2.321ns (76.652%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.602 - 33.333 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 20.337 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.639    20.337    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y99         FDRE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.459    20.796 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.604    21.400    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.124    21.524 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.717    23.241    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y94         LUT4 (Prop_lut4_I0_O)        0.124    23.365 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.365    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X37Y94         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.516    36.602    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y94         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.376    36.978    
                         clock uncertainty           -0.035    36.942    
    SLICE_X37Y94         FDCE (Setup_fdce_C_D)        0.029    36.971    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -23.365    
  -------------------------------------------------------------------
                         slack                                 13.606    

Slack (MET) :             13.624ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.056ns  (logic 0.735ns (24.050%)  route 2.321ns (75.950%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.602 - 33.333 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 20.337 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.639    20.337    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y99         FDRE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.459    20.796 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.604    21.400    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.124    21.524 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.717    23.241    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y94         LUT5 (Prop_lut5_I0_O)        0.152    23.393 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.393    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X37Y94         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.516    36.602    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y94         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.376    36.978    
                         clock uncertainty           -0.035    36.942    
    SLICE_X37Y94         FDCE (Setup_fdce_C_D)        0.075    37.017    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                         -23.393    
  -------------------------------------------------------------------
                         slack                                 13.624    

Slack (MET) :             13.737ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.897ns  (logic 0.707ns (24.403%)  route 2.190ns (75.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.602 - 33.333 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 20.337 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.639    20.337    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y99         FDRE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.459    20.796 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.604    21.400    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.124    21.524 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.586    23.110    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y93         LUT2 (Prop_lut2_I0_O)        0.124    23.234 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.234    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X37Y93         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.516    36.602    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y93         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.376    36.978    
                         clock uncertainty           -0.035    36.942    
    SLICE_X37Y93         FDCE (Setup_fdce_C_D)        0.029    36.971    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -23.234    
  -------------------------------------------------------------------
                         slack                                 13.737    

Slack (MET) :             13.755ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.925ns  (logic 0.735ns (25.127%)  route 2.190ns (74.873%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.602 - 33.333 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 20.337 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.639    20.337    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y99         FDRE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.459    20.796 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.604    21.400    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.124    21.524 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.586    23.110    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.152    23.262 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.262    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X37Y93         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.516    36.602    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y93         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.376    36.978    
                         clock uncertainty           -0.035    36.942    
    SLICE_X37Y93         FDCE (Setup_fdce_C_D)        0.075    37.017    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                         -23.262    
  -------------------------------------------------------------------
                         slack                                 13.755    

Slack (MET) :             13.784ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.853ns  (logic 0.707ns (24.784%)  route 2.146ns (75.216%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.602 - 33.333 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 20.337 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.639    20.337    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y99         FDRE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.459    20.796 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.604    21.400    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.124    21.524 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.542    23.066    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y93         LUT4 (Prop_lut4_I0_O)        0.124    23.190 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.190    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X37Y93         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.516    36.602    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y93         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.376    36.978    
                         clock uncertainty           -0.035    36.942    
    SLICE_X37Y93         FDCE (Setup_fdce_C_D)        0.031    36.973    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.973    
                         arrival time                         -23.190    
  -------------------------------------------------------------------
                         slack                                 13.784    

Slack (MET) :             13.802ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.879ns  (logic 0.733ns (25.464%)  route 2.146ns (74.536%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.602 - 33.333 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 20.337 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.639    20.337    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y99         FDRE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.459    20.796 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.604    21.400    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.124    21.524 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.542    23.066    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.150    23.216 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.216    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X37Y93         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.516    36.602    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y93         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.376    36.978    
                         clock uncertainty           -0.035    36.942    
    SLICE_X37Y93         FDCE (Setup_fdce_C_D)        0.075    37.017    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                         -23.216    
  -------------------------------------------------------------------
                         slack                                 13.802    

Slack (MET) :             13.912ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.767ns  (logic 0.733ns (26.487%)  route 2.034ns (73.513%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.601 - 33.333 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 20.337 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.639    20.337    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y99         FDRE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.459    20.796 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.604    21.400    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.124    21.524 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.431    22.954    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y93         LUT3 (Prop_lut3_I0_O)        0.150    23.104 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.104    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X38Y93         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.515    36.601    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y93         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.359    36.960    
                         clock uncertainty           -0.035    36.924    
    SLICE_X38Y93         FDCE (Setup_fdce_C_D)        0.092    37.016    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.016    
                         arrival time                         -23.104    
  -------------------------------------------------------------------
                         slack                                 13.912    

Slack (MET) :             14.119ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.408ns  (logic 0.707ns (29.357%)  route 1.701ns (70.643%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 36.592 - 33.333 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 20.337 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.639    20.337    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y99         FDRE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.459    20.796 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.036    21.832    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X37Y100        LUT6 (Prop_lut6_I4_O)        0.124    21.956 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=1, routed)           0.665    22.621    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2_n_1
    SLICE_X37Y100        LUT6 (Prop_lut6_I1_O)        0.124    22.745 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.745    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_33
    SLICE_X37Y100        FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.507    36.592    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y100        FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.279    36.871    
                         clock uncertainty           -0.035    36.836    
    SLICE_X37Y100        FDCE (Setup_fdce_C_D)        0.029    36.865    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.865    
                         arrival time                         -22.745    
  -------------------------------------------------------------------
                         slack                                 14.119    

Slack (MET) :             14.153ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.483ns  (logic 0.707ns (28.472%)  route 1.776ns (71.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.602 - 33.333 ) 
    Source Clock Delay      (SCD):    3.671ns = ( 20.337 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.639    20.337    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y99         FDRE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.459    20.796 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.604    21.400    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.124    21.524 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.172    22.696    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124    22.820 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.820    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X37Y94         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.516    36.602    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y94         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.376    36.978    
                         clock uncertainty           -0.035    36.942    
    SLICE_X37Y94         FDCE (Setup_fdce_C_D)        0.031    36.973    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.973    
                         arrival time                         -22.820    
  -------------------------------------------------------------------
                         slack                                 14.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
                            (rising edge-triggered cell FDRE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.246ns (53.979%)  route 0.210ns (46.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.569     1.371    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X34Y99         FDRE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.148     1.519 r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/Q
                         net (fo=1, routed)           0.210     1.729    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12_n_1
    SLICE_X32Y100        LUT2 (Prop_lut2_I0_O)        0.098     1.827 r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.827    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0_n_1
    SLICE_X32Y100        FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.838     1.765    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X32Y100        FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                         clock pessimism             -0.124     1.641    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.091     1.732    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.722%)  route 0.303ns (70.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.570     1.372    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X32Y99         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.128     1.500 r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/Q
                         net (fo=1, routed)           0.303     1.802    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7_n_1
    SLICE_X32Y100        FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.838     1.765    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X32Y100        FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                         clock pessimism             -0.124     1.641    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.013     1.654    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.842%)  route 0.173ns (55.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.570     1.372    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X32Y99         FDPE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.513 r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.173     1.686    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_1_[25]
    SLICE_X34Y99         SRL16E                                       r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.840     1.766    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X34Y99         SRL16E                                       r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.358     1.408    
    SLICE_X34Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.525    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.950%)  route 0.173ns (55.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.570     1.372    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X33Y98         FDPE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.513 r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.173     1.685    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_1_[30]
    SLICE_X34Y99         SRL16E                                       r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.840     1.766    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X34Y99         SRL16E                                       r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.358     1.408    
    SLICE_X34Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.523    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.829%)  route 0.405ns (74.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.568     1.370    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X33Y100        FDPE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.511 r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.405     1.916    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_1_[9]
    SLICE_X34Y99         SRL16E                                       r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.840     1.766    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X34Y99         SRL16E                                       r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.124     1.642    
    SLICE_X34Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.751    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.567     1.369    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y100        FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.141     1.510 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/Q
                         net (fo=4, routed)           0.086     1.596    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg_n_1_[1]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.641 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.641    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[0]_i_1_n_1
    SLICE_X37Y100        FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.838     1.764    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y100        FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]/C
                         clock pessimism             -0.382     1.382    
    SLICE_X37Y100        FDCE (Hold_fdce_C_D)         0.092     1.474    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.568     1.370    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X32Y100        FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDCE (Prop_fdce_C_Q)         0.141     1.511 r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.119     1.630    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_1
    SLICE_X33Y100        FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.838     1.765    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X33Y100        FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.382     1.383    
    SLICE_X33Y100        FDCE (Hold_fdce_C_D)         0.066     1.449    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.570     1.372    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X33Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.141     1.513 r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.130     1.643    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_1
    SLICE_X32Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.841     1.767    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X32Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                         clock pessimism             -0.382     1.385    
    SLICE_X32Y98         FDCE (Hold_fdce_C_D)         0.070     1.455    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.570     1.372    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X32Y99         FDPE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.513 r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/Q
                         net (fo=1, routed)           0.119     1.632    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_1_[2]
    SLICE_X32Y99         FDPE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.841     1.767    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X32Y99         FDPE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                         clock pessimism             -0.395     1.372    
    SLICE_X32Y99         FDPE (Hold_fdpe_C_D)         0.071     1.443    design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.562     1.364    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y84         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.141     1.505 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.122     1.627    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[16]
    SLICE_X62Y83         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.830     1.756    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y83         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.379     1.377    
    SLICE_X62Y83         FDCE (Hold_fdce_C_D)         0.059     1.436    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X35Y99   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X38Y100  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X39Y102  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y101  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y101  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y101  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y101  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y101  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X36Y101  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y99   design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y99   design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y99   design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y92   design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y92   design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y92   design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y92   design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y93   design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y93   design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y93   design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y89   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y89   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y89   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y89   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y99   design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y99   design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y99   design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y92   design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y92   design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y92   design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.366ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.963ns  (logic 1.061ns (17.793%)  route 4.902ns (82.207%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 36.833 - 33.333 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 20.633 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.639    20.633    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.459    21.092 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          1.038    22.131    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.152    22.283 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.961    23.244    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.326    23.570 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.760    24.331    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.455 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           2.142    26.596    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X62Y81         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.498    36.833    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y81         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.334    37.167    
                         clock uncertainty           -0.035    37.131    
    SLICE_X62Y81         FDCE (Setup_fdce_C_CE)      -0.169    36.962    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.962    
                         arrival time                         -26.596    
  -------------------------------------------------------------------
                         slack                                 10.366    

Slack (MET) :             10.604ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.694ns  (logic 1.061ns (18.635%)  route 4.633ns (81.365%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns = ( 36.838 - 33.333 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 20.633 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.639    20.633    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.459    21.092 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          1.038    22.131    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.152    22.283 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.961    23.244    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.326    23.570 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.760    24.331    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.455 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.872    26.327    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X64Y84         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.503    36.838    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X64Y84         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.334    37.172    
                         clock uncertainty           -0.035    37.136    
    SLICE_X64Y84         FDCE (Setup_fdce_C_CE)      -0.205    36.931    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -26.327    
  -------------------------------------------------------------------
                         slack                                 10.604    

Slack (MET) :             10.604ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.694ns  (logic 1.061ns (18.635%)  route 4.633ns (81.365%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns = ( 36.838 - 33.333 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 20.633 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.639    20.633    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.459    21.092 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          1.038    22.131    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.152    22.283 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.961    23.244    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.326    23.570 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.760    24.331    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.455 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.872    26.327    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X64Y84         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.503    36.838    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X64Y84         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.334    37.172    
                         clock uncertainty           -0.035    37.136    
    SLICE_X64Y84         FDCE (Setup_fdce_C_CE)      -0.205    36.931    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -26.327    
  -------------------------------------------------------------------
                         slack                                 10.604    

Slack (MET) :             10.604ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.694ns  (logic 1.061ns (18.635%)  route 4.633ns (81.365%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns = ( 36.838 - 33.333 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 20.633 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.639    20.633    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.459    21.092 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          1.038    22.131    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.152    22.283 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.961    23.244    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.326    23.570 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.760    24.331    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.455 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.872    26.327    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X64Y84         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.503    36.838    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X64Y84         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.334    37.172    
                         clock uncertainty           -0.035    37.136    
    SLICE_X64Y84         FDCE (Setup_fdce_C_CE)      -0.205    36.931    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.931    
                         arrival time                         -26.327    
  -------------------------------------------------------------------
                         slack                                 10.604    

Slack (MET) :             10.634ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.663ns  (logic 1.061ns (18.735%)  route 4.602ns (81.265%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 36.837 - 33.333 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 20.633 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.639    20.633    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.459    21.092 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          1.038    22.131    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.152    22.283 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.961    23.244    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.326    23.570 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.760    24.331    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.455 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.842    26.296    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X64Y83         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.502    36.837    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X64Y83         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.334    37.171    
                         clock uncertainty           -0.035    37.135    
    SLICE_X64Y83         FDCE (Setup_fdce_C_CE)      -0.205    36.930    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                         -26.296    
  -------------------------------------------------------------------
                         slack                                 10.634    

Slack (MET) :             11.181ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.109ns  (logic 1.061ns (20.768%)  route 4.048ns (79.232%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 36.830 - 33.333 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 20.633 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.639    20.633    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.459    21.092 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          1.038    22.131    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.152    22.283 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.961    23.244    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.326    23.570 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.760    24.331    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.455 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.288    25.742    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y84         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.495    36.830    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y84         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.334    37.164    
                         clock uncertainty           -0.035    37.128    
    SLICE_X53Y84         FDCE (Setup_fdce_C_CE)      -0.205    36.923    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.923    
                         arrival time                         -25.742    
  -------------------------------------------------------------------
                         slack                                 11.181    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.760ns  (logic 1.061ns (22.290%)  route 3.699ns (77.710%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.512ns = ( 36.845 - 33.333 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 20.633 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.639    20.633    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.459    21.092 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          1.038    22.131    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.152    22.283 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.961    23.244    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.326    23.570 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.760    24.331    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.455 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.939    25.393    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y83         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.510    36.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y83         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.406    37.251    
                         clock uncertainty           -0.035    37.215    
    SLICE_X31Y83         FDCE (Setup_fdce_C_CE)      -0.205    37.010    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.010    
                         arrival time                         -25.393    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.637ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.742ns  (logic 1.061ns (22.374%)  route 3.681ns (77.626%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 36.847 - 33.333 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 20.633 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.639    20.633    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.459    21.092 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          1.038    22.131    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.152    22.283 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.961    23.244    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.326    23.570 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.760    24.331    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X36Y94         LUT5 (Prop_lut5_I0_O)        0.124    24.455 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.921    25.375    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X32Y85         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.512    36.847    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y85         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.406    37.253    
                         clock uncertainty           -0.035    37.217    
    SLICE_X32Y85         FDCE (Setup_fdce_C_CE)      -0.205    37.012    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.012    
                         arrival time                         -25.375    
  -------------------------------------------------------------------
                         slack                                 11.637    

Slack (MET) :             11.637ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.742ns  (logic 1.061ns (22.374%)  route 3.681ns (77.626%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 36.847 - 33.333 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 20.633 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.639    20.633    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.459    21.092 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          1.038    22.131    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.152    22.283 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.961    23.244    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.326    23.570 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.760    24.331    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X36Y94         LUT5 (Prop_lut5_I0_O)        0.124    24.455 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.921    25.375    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X32Y85         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.512    36.847    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y85         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.406    37.253    
                         clock uncertainty           -0.035    37.217    
    SLICE_X32Y85         FDCE (Setup_fdce_C_CE)      -0.205    37.012    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         37.012    
                         arrival time                         -25.375    
  -------------------------------------------------------------------
                         slack                                 11.637    

Slack (MET) :             11.668ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.711ns  (logic 1.061ns (22.524%)  route 3.650ns (77.476%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.513ns = ( 36.846 - 33.333 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 20.633 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.639    20.633    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.459    21.092 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=10, routed)          1.038    22.131    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[5]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.152    22.283 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.961    23.244    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.326    23.570 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.760    24.331    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.455 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.889    25.344    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y84         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.511    36.846    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y84         FDCE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.406    37.252    
                         clock uncertainty           -0.035    37.216    
    SLICE_X31Y84         FDCE (Setup_fdce_C_CE)      -0.205    37.011    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.011    
                         arrival time                         -25.344    
  -------------------------------------------------------------------
                         slack                                 11.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.487    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.233     1.884    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/in0
    SLICE_X38Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.929 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.929    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_38
    SLICE_X38Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.839     1.904    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.417     1.487    
    SLICE_X38Y98         FDCE (Hold_fdce_C_D)         0.121     1.608    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.384%)  route 0.286ns (60.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.485    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y100        FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.286     1.912    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.957 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.957    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_36
    SLICE_X39Y100        FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.837     1.902    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y100        FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.417     1.485    
    SLICE_X39Y100        FDCE (Hold_fdce_C_D)         0.091     1.576    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.473ns  (logic 0.191ns (40.340%)  route 0.282ns (59.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 18.571 - 16.667 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 18.156 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.570    18.156    design1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.146    18.302 f  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.111    18.413    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X30Y98         LUT5 (Prop_lut5_I4_O)        0.045    18.458 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.172    18.630    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_1
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.840    18.571    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.192    
    SLICE_X36Y98         FDCE (Hold_fdce_C_CE)       -0.032    18.160    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.160    
                         arrival time                          18.630    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.473ns  (logic 0.191ns (40.340%)  route 0.282ns (59.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 18.571 - 16.667 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 18.156 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.570    18.156    design1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.146    18.302 f  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.111    18.413    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X30Y98         LUT5 (Prop_lut5_I4_O)        0.045    18.458 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.172    18.630    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_1
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.840    18.571    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.192    
    SLICE_X36Y98         FDCE (Hold_fdce_C_CE)       -0.032    18.160    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.160    
                         arrival time                          18.630    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.473ns  (logic 0.191ns (40.340%)  route 0.282ns (59.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 18.571 - 16.667 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 18.156 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.570    18.156    design1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.146    18.302 f  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.111    18.413    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X30Y98         LUT5 (Prop_lut5_I4_O)        0.045    18.458 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.172    18.630    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_1
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.840    18.571    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.192    
    SLICE_X36Y98         FDCE (Hold_fdce_C_CE)       -0.032    18.160    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.160    
                         arrival time                          18.630    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.473ns  (logic 0.191ns (40.340%)  route 0.282ns (59.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 18.571 - 16.667 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 18.156 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.570    18.156    design1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.146    18.302 f  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.111    18.413    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X30Y98         LUT5 (Prop_lut5_I4_O)        0.045    18.458 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.172    18.630    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_1
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.840    18.571    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.192    
    SLICE_X36Y98         FDCE (Hold_fdce_C_CE)       -0.032    18.160    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.160    
                         arrival time                          18.630    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.473ns  (logic 0.191ns (40.340%)  route 0.282ns (59.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 18.571 - 16.667 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 18.156 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.570    18.156    design1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.146    18.302 f  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.111    18.413    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X30Y98         LUT5 (Prop_lut5_I4_O)        0.045    18.458 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.172    18.630    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_1
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.840    18.571    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.192    
    SLICE_X36Y98         FDCE (Hold_fdce_C_CE)       -0.032    18.160    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.160    
                         arrival time                          18.630    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.473ns  (logic 0.191ns (40.340%)  route 0.282ns (59.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 18.571 - 16.667 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 18.156 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.570    18.156    design1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.146    18.302 f  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.111    18.413    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X30Y98         LUT5 (Prop_lut5_I4_O)        0.045    18.458 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.172    18.630    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_1
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.840    18.571    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.192    
    SLICE_X36Y98         FDCE (Hold_fdce_C_CE)       -0.032    18.160    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.160    
                         arrival time                          18.630    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.525ns  (logic 0.191ns (36.363%)  route 0.334ns (63.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 18.571 - 16.667 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 18.156 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.570    18.156    design1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.146    18.302 f  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.111    18.413    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X30Y98         LUT5 (Prop_lut5_I4_O)        0.045    18.458 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.224    18.682    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_1
    SLICE_X37Y97         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.840    18.571    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y97         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.192    
    SLICE_X37Y97         FDCE (Hold_fdce_C_CE)       -0.032    18.160    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.160    
                         arrival time                          18.682    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.525ns  (logic 0.191ns (36.363%)  route 0.334ns (63.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 18.571 - 16.667 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 18.156 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.570    18.156    design1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y98         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDCE (Prop_fdce_C_Q)         0.146    18.302 f  design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.111    18.413    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X30Y98         LUT5 (Prop_lut5_I4_O)        0.045    18.458 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.224    18.682    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_1
    SLICE_X37Y97         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.703    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.732 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.840    18.571    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y97         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.192    
    SLICE_X37Y97         FDCE (Hold_fdce_C_CE)       -0.032    18.160    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.160    
                         arrival time                          18.682    
  -------------------------------------------------------------------
                         slack                                  0.521    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X39Y99   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X39Y99   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X38Y99   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y97   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X38Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X38Y99   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y97   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y97   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y98   design1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y99   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y99   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y97   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X38Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y98   design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design1_clk_wiz_1_0_1
  To Clock:  clk_out1_design1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 2.578ns (64.444%)  route 1.422ns (35.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=10, routed)          1.422     2.995    design1_i/Unroll_ROM_last_0/U0/data_in[0]
    SLICE_X61Y102        LUT5 (Prop_lut5_I2_O)        0.124     3.119 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[48]_i_1/O
                         net (fo=1, routed)           0.000     3.119    design1_i/Unroll_ROM_last_0/U0/data_tmp[48]_i_1_n_1
    SLICE_X61Y102        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.494     3.473    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X61Y102        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.033    
                         clock uncertainty           -0.074     3.959    
    SLICE_X61Y102        FDRE (Setup_fdre_C_D)        0.034     3.993    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]
  -------------------------------------------------------------------
                         required time                          3.993    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[79]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 2.578ns (64.490%)  route 1.419ns (35.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 3.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=10, routed)          1.419     2.992    design1_i/Unroll_ROM_last_0/U0/data_in[7]
    SLICE_X65Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.116 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[79]_i_2/O
                         net (fo=1, routed)           0.000     3.116    design1_i/Unroll_ROM_last_0/U0/p_2_in[79]
    SLICE_X65Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.496     3.475    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X65Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[79]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.035    
                         clock uncertainty           -0.074     3.961    
    SLICE_X65Y105        FDRE (Setup_fdre_C_D)        0.032     3.993    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[79]
  -------------------------------------------------------------------
                         required time                          3.993    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 2.578ns (63.993%)  route 1.451ns (36.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=10, routed)          1.451     3.023    design1_i/Unroll_ROM_last_0/U0/data_in[6]
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.147 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     3.147    design1_i/Unroll_ROM_last_0/U0/data_tmp[6]_i_1_n_1
    SLICE_X60Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.493     3.472    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X60Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.032    
                         clock uncertainty           -0.074     3.958    
    SLICE_X60Y105        FDRE (Setup_fdre_C_D)        0.086     4.044    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[55]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 2.578ns (64.857%)  route 1.397ns (35.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=10, routed)          1.397     2.969    design1_i/Unroll_ROM_last_0/U0/data_in[7]
    SLICE_X61Y107        LUT5 (Prop_lut5_I2_O)        0.124     3.093 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[55]_i_2/O
                         net (fo=1, routed)           0.000     3.093    design1_i/Unroll_ROM_last_0/U0/data_tmp[55]_i_2_n_1
    SLICE_X61Y107        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.492     3.471    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X61Y107        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[55]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.031    
                         clock uncertainty           -0.074     3.957    
    SLICE_X61Y107        FDRE (Setup_fdre_C_D)        0.034     3.991    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[55]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 2.578ns (64.536%)  route 1.417ns (35.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 3.474 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=10, routed)          1.417     2.989    design1_i/Unroll_ROM_last_0/U0/data_in[0]
    SLICE_X63Y105        LUT5 (Prop_lut5_I1_O)        0.124     3.113 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     3.113    design1_i/Unroll_ROM_last_0/U0/data_tmp[8]_i_1_n_1
    SLICE_X63Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.495     3.474    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X63Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.577     4.051    
                         clock uncertainty           -0.074     3.977    
    SLICE_X63Y105        FDRE (Setup_fdre_C_D)        0.034     4.011    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          4.011    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[65]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 2.578ns (64.999%)  route 1.388ns (35.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 3.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=10, routed)          1.388     2.961    design1_i/Unroll_ROM_last_0/U0/data_in[1]
    SLICE_X64Y106        LUT5 (Prop_lut5_I3_O)        0.124     3.085 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[65]_i_1/O
                         net (fo=1, routed)           0.000     3.085    design1_i/Unroll_ROM_last_0/U0/p_2_in[65]
    SLICE_X64Y106        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.496     3.475    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X64Y106        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[65]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.035    
                         clock uncertainty           -0.074     3.961    
    SLICE_X64Y106        FDRE (Setup_fdre_C_D)        0.032     3.993    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[65]
  -------------------------------------------------------------------
                         required time                          3.993    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[39]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 2.578ns (64.565%)  route 1.415ns (35.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=10, routed)          1.415     2.987    design1_i/Unroll_ROM_last_0/U0/data_in[7]
    SLICE_X60Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.111 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[39]_i_2/O
                         net (fo=1, routed)           0.000     3.111    design1_i/Unroll_ROM_last_0/U0/data_tmp[39]_i_2_n_1
    SLICE_X60Y107        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.492     3.471    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X60Y107        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[39]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.031    
                         clock uncertainty           -0.074     3.957    
    SLICE_X60Y107        FDRE (Setup_fdre_C_D)        0.086     4.043    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[39]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[61]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 2.578ns (65.752%)  route 1.343ns (34.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=10, routed)          1.343     2.915    design1_i/Unroll_ROM_last_0/U0/data_in[5]
    SLICE_X59Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.039 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[61]_i_1/O
                         net (fo=1, routed)           0.000     3.039    design1_i/Unroll_ROM_last_0/U0/data_tmp[61]_i_1_n_1
    SLICE_X59Y106        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.493     3.472    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X59Y106        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[61]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.032    
                         clock uncertainty           -0.074     3.958    
    SLICE_X59Y106        FDRE (Setup_fdre_C_D)        0.034     3.992    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[61]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 2.578ns (65.032%)  route 1.386ns (34.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=10, routed)          1.386     2.959    design1_i/Unroll_ROM_last_0/U0/data_in[2]
    SLICE_X58Y104        LUT5 (Prop_lut5_I3_O)        0.124     3.083 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     3.083    design1_i/Unroll_ROM_last_0/U0/data_tmp[18]_i_1_n_1
    SLICE_X58Y104        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.493     3.472    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X58Y104        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.032    
                         clock uncertainty           -0.074     3.958    
    SLICE_X58Y104        FDRE (Setup_fdre_C_D)        0.082     4.040    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                          4.040    
                         arrival time                          -3.083    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[66]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 2.578ns (65.850%)  route 1.337ns (34.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 3.474 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=10, routed)          1.337     2.909    design1_i/Unroll_ROM_last_0/U0/data_in[2]
    SLICE_X63Y103        LUT5 (Prop_lut5_I3_O)        0.124     3.033 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[66]_i_1/O
                         net (fo=1, routed)           0.000     3.033    design1_i/Unroll_ROM_last_0/U0/p_2_in[66]
    SLICE_X63Y103        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.495     3.474    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X63Y103        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[66]/C  (IS_INVERTED)
                         clock pessimism              0.577     4.051    
                         clock uncertainty           -0.074     3.977    
    SLICE_X63Y103        FDRE (Setup_fdre_C_D)        0.032     4.009    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[66]
  -------------------------------------------------------------------
                         required time                          4.009    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  0.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.565    -0.599    design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y95         FDRE                                         r  design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/Q
                         net (fo=2, routed)           0.068    -0.390    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[49]
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.045    -0.345 r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1_n_1
    SLICE_X56Y95         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.835    -0.838    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X56Y95         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X56Y95         FDRE (Hold_fdre_C_D)         0.120    -0.466    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.278%)  route 0.139ns (49.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.569    -0.595    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X37Y91         FDSE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDSE (Prop_fdse_C_Q)         0.141    -0.454 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.315    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S142_in
    SLICE_X38Y90         SRL16E                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.839    -0.834    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y90         SRL16E                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4/CLK
                         clock pessimism              0.275    -0.559    
    SLICE_X38Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.444    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.563    -0.601    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X40Y100        FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.395    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X40Y100        FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.835    -0.838    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X40Y100        FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.075    -0.526    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.563    -0.601    design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y101        FDRE                                         r  design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.395    design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X40Y101        FDRE                                         r  design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.835    -0.838    design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y101        FDRE                                         r  design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.601    
    SLICE_X40Y101        FDRE (Hold_fdre_C_D)         0.075    -0.526    design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y97         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.080    -0.377    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_1_[25]
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X50Y97         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.836    -0.837    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y97         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.121    -0.464    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.000%)  route 0.150ns (54.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X39Y89         FDSE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDSE (Prop_fdse_C_Q)         0.128    -0.470 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/Q
                         net (fo=4, routed)           0.150    -0.320    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S112_in
    SLICE_X38Y88         SRL16E                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.838    -0.835    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y88         SRL16E                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/CLK
                         clock pessimism              0.253    -0.582    
    SLICE_X38Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.452    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.008%)  route 0.185ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.559    -0.605    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y82         FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.185    -0.256    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.828    -0.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.255    -0.590    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.390    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.008%)  route 0.185ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.559    -0.605    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y82         FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.185    -0.256    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.828    -0.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.255    -0.590    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.390    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.008%)  route 0.185ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.559    -0.605    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y82         FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.185    -0.256    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.828    -0.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.255    -0.590    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.390    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.008%)  route 0.185ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.559    -0.605    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y82         FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.185    -0.256    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.828    -0.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.255    -0.590    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.390    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y22     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y22     design1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y87     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y87     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y87     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y87     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y87     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y87     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y87     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y87     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y89     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y89     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y88     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y84     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y84     design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design1_clk_wiz_1_0_1
  To Clock:  clkfbout_design1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design1_clk_wiz_1_0_1
  To Clock:  clk_out1_design1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 2.578ns (64.444%)  route 1.422ns (35.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=10, routed)          1.422     2.995    design1_i/Unroll_ROM_last_0/U0/data_in[0]
    SLICE_X61Y102        LUT5 (Prop_lut5_I2_O)        0.124     3.119 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[48]_i_1/O
                         net (fo=1, routed)           0.000     3.119    design1_i/Unroll_ROM_last_0/U0/data_tmp[48]_i_1_n_1
    SLICE_X61Y102        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.494     3.473    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X61Y102        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.033    
                         clock uncertainty           -0.074     3.958    
    SLICE_X61Y102        FDRE (Setup_fdre_C_D)        0.034     3.992    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[79]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 2.578ns (64.490%)  route 1.419ns (35.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 3.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=10, routed)          1.419     2.992    design1_i/Unroll_ROM_last_0/U0/data_in[7]
    SLICE_X65Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.116 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[79]_i_2/O
                         net (fo=1, routed)           0.000     3.116    design1_i/Unroll_ROM_last_0/U0/p_2_in[79]
    SLICE_X65Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.496     3.475    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X65Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[79]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.035    
                         clock uncertainty           -0.074     3.960    
    SLICE_X65Y105        FDRE (Setup_fdre_C_D)        0.032     3.992    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[79]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 2.578ns (63.993%)  route 1.451ns (36.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=10, routed)          1.451     3.023    design1_i/Unroll_ROM_last_0/U0/data_in[6]
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.147 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     3.147    design1_i/Unroll_ROM_last_0/U0/data_tmp[6]_i_1_n_1
    SLICE_X60Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.493     3.472    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X60Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.032    
                         clock uncertainty           -0.074     3.957    
    SLICE_X60Y105        FDRE (Setup_fdre_C_D)        0.086     4.043    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[55]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 2.578ns (64.857%)  route 1.397ns (35.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=10, routed)          1.397     2.969    design1_i/Unroll_ROM_last_0/U0/data_in[7]
    SLICE_X61Y107        LUT5 (Prop_lut5_I2_O)        0.124     3.093 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[55]_i_2/O
                         net (fo=1, routed)           0.000     3.093    design1_i/Unroll_ROM_last_0/U0/data_tmp[55]_i_2_n_1
    SLICE_X61Y107        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.492     3.471    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X61Y107        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[55]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.031    
                         clock uncertainty           -0.074     3.956    
    SLICE_X61Y107        FDRE (Setup_fdre_C_D)        0.034     3.990    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[55]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 2.578ns (64.536%)  route 1.417ns (35.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 3.474 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=10, routed)          1.417     2.989    design1_i/Unroll_ROM_last_0/U0/data_in[0]
    SLICE_X63Y105        LUT5 (Prop_lut5_I1_O)        0.124     3.113 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     3.113    design1_i/Unroll_ROM_last_0/U0/data_tmp[8]_i_1_n_1
    SLICE_X63Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.495     3.474    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X63Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.577     4.051    
                         clock uncertainty           -0.074     3.976    
    SLICE_X63Y105        FDRE (Setup_fdre_C_D)        0.034     4.010    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[65]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 2.578ns (64.999%)  route 1.388ns (35.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 3.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=10, routed)          1.388     2.961    design1_i/Unroll_ROM_last_0/U0/data_in[1]
    SLICE_X64Y106        LUT5 (Prop_lut5_I3_O)        0.124     3.085 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[65]_i_1/O
                         net (fo=1, routed)           0.000     3.085    design1_i/Unroll_ROM_last_0/U0/p_2_in[65]
    SLICE_X64Y106        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.496     3.475    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X64Y106        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[65]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.035    
                         clock uncertainty           -0.074     3.960    
    SLICE_X64Y106        FDRE (Setup_fdre_C_D)        0.032     3.992    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[65]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[39]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 2.578ns (64.565%)  route 1.415ns (35.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=10, routed)          1.415     2.987    design1_i/Unroll_ROM_last_0/U0/data_in[7]
    SLICE_X60Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.111 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[39]_i_2/O
                         net (fo=1, routed)           0.000     3.111    design1_i/Unroll_ROM_last_0/U0/data_tmp[39]_i_2_n_1
    SLICE_X60Y107        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.492     3.471    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X60Y107        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[39]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.031    
                         clock uncertainty           -0.074     3.956    
    SLICE_X60Y107        FDRE (Setup_fdre_C_D)        0.086     4.042    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[39]
  -------------------------------------------------------------------
                         required time                          4.042    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[61]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 2.578ns (65.752%)  route 1.343ns (34.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=10, routed)          1.343     2.915    design1_i/Unroll_ROM_last_0/U0/data_in[5]
    SLICE_X59Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.039 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[61]_i_1/O
                         net (fo=1, routed)           0.000     3.039    design1_i/Unroll_ROM_last_0/U0/data_tmp[61]_i_1_n_1
    SLICE_X59Y106        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.493     3.472    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X59Y106        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[61]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.032    
                         clock uncertainty           -0.074     3.957    
    SLICE_X59Y106        FDRE (Setup_fdre_C_D)        0.034     3.991    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[61]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 2.578ns (65.032%)  route 1.386ns (34.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=10, routed)          1.386     2.959    design1_i/Unroll_ROM_last_0/U0/data_in[2]
    SLICE_X58Y104        LUT5 (Prop_lut5_I3_O)        0.124     3.083 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     3.083    design1_i/Unroll_ROM_last_0/U0/data_tmp[18]_i_1_n_1
    SLICE_X58Y104        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.493     3.472    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X58Y104        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.032    
                         clock uncertainty           -0.074     3.957    
    SLICE_X58Y104        FDRE (Setup_fdre_C_D)        0.082     4.039    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                          4.039    
                         arrival time                          -3.083    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[66]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0 fall@5.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 2.578ns (65.850%)  route 1.337ns (34.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 3.474 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=10, routed)          1.337     2.909    design1_i/Unroll_ROM_last_0/U0/data_in[2]
    SLICE_X63Y103        LUT5 (Prop_lut5_I3_O)        0.124     3.033 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[66]_i_1/O
                         net (fo=1, routed)           0.000     3.033    design1_i/Unroll_ROM_last_0/U0/p_2_in[66]
    SLICE_X63Y103        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.495     3.474    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X63Y103        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[66]/C  (IS_INVERTED)
                         clock pessimism              0.577     4.051    
                         clock uncertainty           -0.074     3.976    
    SLICE_X63Y103        FDRE (Setup_fdre_C_D)        0.032     4.008    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[66]
  -------------------------------------------------------------------
                         required time                          4.008    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  0.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.565    -0.599    design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y95         FDRE                                         r  design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/Q
                         net (fo=2, routed)           0.068    -0.390    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[49]
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.045    -0.345 r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1_n_1
    SLICE_X56Y95         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.835    -0.838    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X56Y95         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X56Y95         FDRE (Hold_fdre_C_D)         0.120    -0.392    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.278%)  route 0.139ns (49.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.569    -0.595    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X37Y91         FDSE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDSE (Prop_fdse_C_Q)         0.141    -0.454 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.315    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S142_in
    SLICE_X38Y90         SRL16E                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.839    -0.834    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y90         SRL16E                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4/CLK
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X38Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.370    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.563    -0.601    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X40Y100        FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.395    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X40Y100        FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.835    -0.838    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X40Y100        FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.075    -0.452    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.563    -0.601    design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y101        FDRE                                         r  design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.395    design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X40Y101        FDRE                                         r  design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.835    -0.838    design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y101        FDRE                                         r  design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X40Y101        FDRE (Hold_fdre_C_D)         0.075    -0.452    design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y97         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.080    -0.377    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_1_[25]
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X50Y97         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.836    -0.837    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y97         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.121    -0.390    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.000%)  route 0.150ns (54.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X39Y89         FDSE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDSE (Prop_fdse_C_Q)         0.128    -0.470 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/Q
                         net (fo=4, routed)           0.150    -0.320    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S112_in
    SLICE_X38Y88         SRL16E                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.838    -0.835    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y88         SRL16E                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/CLK
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X38Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.378    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.008%)  route 0.185ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.559    -0.605    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y82         FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.185    -0.256    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.828    -0.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.316    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.008%)  route 0.185ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.559    -0.605    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y82         FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.185    -0.256    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.828    -0.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.316    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.008%)  route 0.185ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.559    -0.605    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y82         FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.185    -0.256    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.828    -0.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.316    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0 rise@0.000ns - clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.008%)  route 0.185ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.559    -0.605    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y82         FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.185    -0.256    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.828    -0.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.316    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design1_clk_wiz_1_0
  To Clock:  clk_out1_design1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 2.578ns (64.444%)  route 1.422ns (35.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=10, routed)          1.422     2.995    design1_i/Unroll_ROM_last_0/U0/data_in[0]
    SLICE_X61Y102        LUT5 (Prop_lut5_I2_O)        0.124     3.119 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[48]_i_1/O
                         net (fo=1, routed)           0.000     3.119    design1_i/Unroll_ROM_last_0/U0/data_tmp[48]_i_1_n_1
    SLICE_X61Y102        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.494     3.473    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X61Y102        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.033    
                         clock uncertainty           -0.074     3.958    
    SLICE_X61Y102        FDRE (Setup_fdre_C_D)        0.034     3.992    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[79]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 2.578ns (64.490%)  route 1.419ns (35.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 3.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=10, routed)          1.419     2.992    design1_i/Unroll_ROM_last_0/U0/data_in[7]
    SLICE_X65Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.116 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[79]_i_2/O
                         net (fo=1, routed)           0.000     3.116    design1_i/Unroll_ROM_last_0/U0/p_2_in[79]
    SLICE_X65Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.496     3.475    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X65Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[79]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.035    
                         clock uncertainty           -0.074     3.960    
    SLICE_X65Y105        FDRE (Setup_fdre_C_D)        0.032     3.992    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[79]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 2.578ns (63.993%)  route 1.451ns (36.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=10, routed)          1.451     3.023    design1_i/Unroll_ROM_last_0/U0/data_in[6]
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.124     3.147 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     3.147    design1_i/Unroll_ROM_last_0/U0/data_tmp[6]_i_1_n_1
    SLICE_X60Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.493     3.472    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X60Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.032    
                         clock uncertainty           -0.074     3.957    
    SLICE_X60Y105        FDRE (Setup_fdre_C_D)        0.086     4.043    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[55]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 2.578ns (64.857%)  route 1.397ns (35.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=10, routed)          1.397     2.969    design1_i/Unroll_ROM_last_0/U0/data_in[7]
    SLICE_X61Y107        LUT5 (Prop_lut5_I2_O)        0.124     3.093 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[55]_i_2/O
                         net (fo=1, routed)           0.000     3.093    design1_i/Unroll_ROM_last_0/U0/data_tmp[55]_i_2_n_1
    SLICE_X61Y107        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.492     3.471    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X61Y107        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[55]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.031    
                         clock uncertainty           -0.074     3.956    
    SLICE_X61Y107        FDRE (Setup_fdre_C_D)        0.034     3.990    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[55]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 2.578ns (64.536%)  route 1.417ns (35.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 3.474 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=10, routed)          1.417     2.989    design1_i/Unroll_ROM_last_0/U0/data_in[0]
    SLICE_X63Y105        LUT5 (Prop_lut5_I1_O)        0.124     3.113 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     3.113    design1_i/Unroll_ROM_last_0/U0/data_tmp[8]_i_1_n_1
    SLICE_X63Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.495     3.474    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X63Y105        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.577     4.051    
                         clock uncertainty           -0.074     3.976    
    SLICE_X63Y105        FDRE (Setup_fdre_C_D)        0.034     4.010    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[65]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 2.578ns (64.999%)  route 1.388ns (35.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 3.475 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=10, routed)          1.388     2.961    design1_i/Unroll_ROM_last_0/U0/data_in[1]
    SLICE_X64Y106        LUT5 (Prop_lut5_I3_O)        0.124     3.085 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[65]_i_1/O
                         net (fo=1, routed)           0.000     3.085    design1_i/Unroll_ROM_last_0/U0/p_2_in[65]
    SLICE_X64Y106        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.496     3.475    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X64Y106        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[65]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.035    
                         clock uncertainty           -0.074     3.960    
    SLICE_X64Y106        FDRE (Setup_fdre_C_D)        0.032     3.992    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[65]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[39]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 2.578ns (64.565%)  route 1.415ns (35.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 3.471 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=10, routed)          1.415     2.987    design1_i/Unroll_ROM_last_0/U0/data_in[7]
    SLICE_X60Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.111 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[39]_i_2/O
                         net (fo=1, routed)           0.000     3.111    design1_i/Unroll_ROM_last_0/U0/data_tmp[39]_i_2_n_1
    SLICE_X60Y107        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.492     3.471    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X60Y107        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[39]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.031    
                         clock uncertainty           -0.074     3.956    
    SLICE_X60Y107        FDRE (Setup_fdre_C_D)        0.086     4.042    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[39]
  -------------------------------------------------------------------
                         required time                          4.042    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[61]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 2.578ns (65.752%)  route 1.343ns (34.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=10, routed)          1.343     2.915    design1_i/Unroll_ROM_last_0/U0/data_in[5]
    SLICE_X59Y106        LUT5 (Prop_lut5_I1_O)        0.124     3.039 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[61]_i_1/O
                         net (fo=1, routed)           0.000     3.039    design1_i/Unroll_ROM_last_0/U0/data_tmp[61]_i_1_n_1
    SLICE_X59Y106        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.493     3.472    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X59Y106        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[61]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.032    
                         clock uncertainty           -0.074     3.957    
    SLICE_X59Y106        FDRE (Setup_fdre_C_D)        0.034     3.991    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[61]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 2.578ns (65.032%)  route 1.386ns (34.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=10, routed)          1.386     2.959    design1_i/Unroll_ROM_last_0/U0/data_in[2]
    SLICE_X58Y104        LUT5 (Prop_lut5_I3_O)        0.124     3.083 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     3.083    design1_i/Unroll_ROM_last_0/U0/data_tmp[18]_i_1_n_1
    SLICE_X58Y104        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.493     3.472    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X58Y104        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.560     4.032    
                         clock uncertainty           -0.074     3.957    
    SLICE_X58Y104        FDRE (Setup_fdre_C_D)        0.082     4.039    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                          4.039    
                         arrival time                          -3.083    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[66]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design1_clk_wiz_1_0_1 fall@5.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 2.578ns (65.850%)  route 1.337ns (34.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 3.474 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.658    -0.882    design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y40         RAMB18E1                                     r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.572 r  design1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=10, routed)          1.337     2.909    design1_i/Unroll_ROM_last_0/U0/data_in[2]
    SLICE_X63Y103        LUT5 (Prop_lut5_I3_O)        0.124     3.033 r  design1_i/Unroll_ROM_last_0/U0/data_tmp[66]_i_1/O
                         net (fo=1, routed)           0.000     3.033    design1_i/Unroll_ROM_last_0/U0/p_2_in[66]
    SLICE_X63Y103        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.573    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.249 f  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     1.888    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.979 f  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        1.495     3.474    design1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X63Y103        FDRE                                         r  design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[66]/C  (IS_INVERTED)
                         clock pessimism              0.577     4.051    
                         clock uncertainty           -0.074     3.976    
    SLICE_X63Y103        FDRE (Setup_fdre_C_D)        0.032     4.008    design1_i/Unroll_ROM_last_0/U0/data_tmp_reg[66]
  -------------------------------------------------------------------
                         required time                          4.008    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  0.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.565    -0.599    design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y95         FDRE                                         r  design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/Q
                         net (fo=2, routed)           0.068    -0.390    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[49]
    SLICE_X56Y95         LUT3 (Prop_lut3_I2_O)        0.045    -0.345 r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1_n_1
    SLICE_X56Y95         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.835    -0.838    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X56Y95         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X56Y95         FDRE (Hold_fdre_C_D)         0.120    -0.392    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.278%)  route 0.139ns (49.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.569    -0.595    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X37Y91         FDSE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDSE (Prop_fdse_C_Q)         0.141    -0.454 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[2]/Q
                         net (fo=4, routed)           0.139    -0.315    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S142_in
    SLICE_X38Y90         SRL16E                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.839    -0.834    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y90         SRL16E                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4/CLK
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X38Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.370    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.563    -0.601    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X40Y100        FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.395    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X40Y100        FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.835    -0.838    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X40Y100        FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.075    -0.452    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.563    -0.601    design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y101        FDRE                                         r  design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.395    design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X40Y101        FDRE                                         r  design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.835    -0.838    design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y101        FDRE                                         r  design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X40Y101        FDRE (Hold_fdre_C_D)         0.075    -0.452    design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y97         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.080    -0.377    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_1_[25]
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X50Y97         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.836    -0.837    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y97         FDRE                                         r  design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.121    -0.390    design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.000%)  route 0.150ns (54.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.566    -0.598    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X39Y89         FDSE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDSE (Prop_fdse_C_Q)         0.128    -0.470 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/Q
                         net (fo=4, routed)           0.150    -0.320    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S112_in
    SLICE_X38Y88         SRL16E                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.838    -0.835    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y88         SRL16E                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/CLK
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X38Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.378    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.008%)  route 0.185ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.559    -0.605    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y82         FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.185    -0.256    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.828    -0.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.316    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.008%)  route 0.185ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.559    -0.605    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y82         FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.185    -0.256    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.828    -0.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.316    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.008%)  route 0.185ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.559    -0.605    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y82         FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.185    -0.256    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.828    -0.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.316    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.008%)  route 0.185ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.559    -0.605    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y82         FDRE                                         r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.185    -0.256    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design1_i/clk_wiz_1/inst/clk_in1_design1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design1_i/clk_wiz_1/inst/clk_out1_design1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1629, routed)        0.828    -0.845    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X50Y83         RAMD32                                       r  design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X50Y83         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.316    design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.037ns  (required time - arrival time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.148ns  (logic 0.648ns (30.171%)  route 1.500ns (69.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.519ns = ( 36.852 - 33.333 ) 
    Source Clock Delay      (SCD):    3.966ns = ( 20.632 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.898    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.994 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.638    20.632    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X38Y99         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.524    21.156 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          1.108    22.264    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.124    22.388 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.392    22.780    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_1
    SLICE_X36Y97         FDCE                                         f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.517    36.852    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y97         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.406    37.258    
                         clock uncertainty           -0.035    37.222    
    SLICE_X36Y97         FDCE (Recov_fdce_C_CLR)     -0.405    36.817    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         36.817    
                         arrival time                         -22.780    
  -------------------------------------------------------------------
                         slack                                 14.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.466ns  (arrival time - required time)
  Source:                 design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.782ns  (logic 0.212ns (27.119%)  route 0.570ns (72.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.487ns = ( 18.153 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.561    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.587 f  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.567    18.153    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X38Y99         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.167    18.320 r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.446    18.767    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.045    18.812 f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.124    18.935    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_1
    SLICE_X36Y97         FDCE                                         f  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    design1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  design1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.840     1.905    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y97         FDCE                                         r  design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.379     1.526    
                         clock uncertainty            0.035     1.561    
    SLICE_X36Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.469    design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                          18.935    
  -------------------------------------------------------------------
                         slack                                 17.466    





