module counter_baseline (
  input  wire clk,
  input  wire reset,
  output reg [3:0] count
);
  always @(posedge clk or posedge reset) begin
    if (reset)
      count <= 0;           // Reset counter to 0
    else
      count <= count + 1;   // Always increment
  end
  endmodule
