0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/1_PAWEL/EBAZ4205/SOURCE_FILES/series_adder_TB.sv,1619987196,systemVerilog,,,,series_adder_TB,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/70cf/hdl;../../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/ec67/hdl;H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/1_PAWEL/EBAZ4205/TEST_PROJ.sim/sim_1/synth/timing/xsim/series_adder_TB_time_synth.v,1619991298,verilog,,,,glbl;series_adder,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/70cf/hdl;../../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/ec67/hdl;H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
