$date
   Thu Apr 10 17:31:19 2025
$end

$version
  2024.2.0
  $dumpfile ("control_waveform.vcd") 
$end

$timescale
  1ps
$end

$scope module controlTB $end
$var reg 6 ! opcode [5:0] $end
$var reg 1 " clk $end
$var wire 2 # alu_op [1:0] $end
$var wire 1 $ reg_dst $end
$var wire 1 % alu_src $end
$var wire 1 & branch $end
$var wire 1 ' mem_read $end
$var wire 1 ( mem_write $end
$var wire 1 ) reg_write $end
$var wire 1 * mem_to_reg $end
$scope module uut $end
$var wire 1 + clk $end
$var wire 6 , opcode [5:0] $end
$var reg 2 - alu_op [1:0] $end
$var reg 1 . reg_dst $end
$var reg 1 / alu_src $end
$var reg 1 0 branch $end
$var reg 1 1 mem_read $end
$var reg 1 2 mem_write $end
$var reg 1 3 reg_write $end
$var reg 1 4 mem_to_reg $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
b0 !
0"
bx #
x$
x%
x&
x'
x(
x)
x*
0+
b0 ,
bx -
x.
x/
x0
x1
x2
x3
x4
$end

#5000
1"
b10 #
1$
0%
0&
0'
0(
1)
0*
1+
b10 -
1.
0/
00
01
02
13
04

#10000
0"
0+

#15000
1"
1+

#20000
0"
0+

#25000
1"
1+

#30000
0"
0+

#35000
1"
1+

#40000
0"
0+

#45000
1"
1+

#50000
0"
0+

#55000
1"
1+

#60000
0"
0+

#65000
1"
1+

#70000
0"
0+

#75000
1"
1+

#80000
0"
0+

#85000
1"
1+

#90000
0"
0+

#95000
1"
1+

#100000
0"
0+

#105000
1"
1+

#110000
b100011 !
0"
0+
b100011 ,

#115000
1"
b0 #
0$
1%
1'
1*
1+
b0 -
0.
1/
11
14

#120000
b101011 !
0"
0+
b101011 ,

#125000
1"
0'
1(
0)
0*
1+
01
12
03
04

#130000
b100 !
0"
0+
b100 ,

#135000
1"
b1 #
0%
1&
0(
1+
b1 -
0/
10
02

#140000
b111111 !
0"
0+
b111111 ,

#145000
1"
b0 #
0&
1+
b0 -
00

#150000
0"
0+

#155000
1"
1+
