//REGISTERS																
TCCR0A	TCCR0B	TCCR0C	TIMSK0	TIFR0	DDRA	DDRB	DDRC	DDRD	DDRE	DDRF						
COM0A1	FOC0A	DSX07	-	OC0A	DDRA0	DDRB0	DDRC0	DDRD0	DDRE0	DDRF0						
COM0A0	FOC0B	DSX06	-	OC0B	DDRA1	DDRB1	DDRC1	DDRD1	DDRE1	DDRF1						
COM0B1	-	DSX05	-	-	DDRA2	DDRB2	DDRC2	DDRD2	DDRE2	DDRF2						
COM0B0	-	DSX04	-	-	DDRA3	DDRB3	DDRC3	DDRD3	DDRE3	DDRF3						
-	WGM02	-	-	-	DDRA4	DDRB4	DDRC4	DDRD4	DDRE4	DDRF4						
-	CS02	-	OCIE0B	OCF0B	DDRA5	DDRB5	DDRC5	DDRD5	DDRE5	DDRF5						
WGM01	CS01	DSX01	OCIE0A	OCF0A	DDRA6	DDRB6	DDRC6	DDRD6	DDRE6	DDRF6						
WGM00	CS00	DSX00	TOIE0	TOV0	DDRA7	DDRB7	DDRC7	DDRD7	DDRE7	DDRF7						
																
//CONSTRAINTS																
timerNr	timerBits	counterMax														
0	8	255														
																
WGM0	WGM02	WGM01	WGM00	timerMode	topValue	updateOcrMoment	setTovMoment									
0	0	0	0	Normal	0xFF	immediate	MAX									
1	0	0	1	PCPWM	0xFF	TOP	BOTTOM									
2	0	1	0	CTC	OCR0A	immediate	MAX									
3	0	1	1	FPWM	0xFF	TOP	MAX									
4	1	0	0	-	-	-	-									
5	1	0	1	PCPWM	OCR0A	TOP	BOTTOM									
6	1	1	0	-	-	-	-									
7	1	1	1	FPWM	OCR0A	TOP	TOP									
																
COM0A	COM0A1	COM0A0	timerMode	CompareOutputModeA	WGM02	CompareOutputModeB										
0	0	0	Normal	disconnect	*	*										
1	0	1	Normal	toggle	*	*										
2	1	0	Normal	clear	*	*										
3	1	1	Normal	set	*	*										
0	0	0	CTC	disconnect	*	*										
1	0	1	CTC	toggle	*	*										
2	1	0	CTC	clear	*	*										
3	1	1	CTC	set	*	*										
0	0	0	FPWM	disconnect	*	*										
1	0	1	FPWM	toggle	1	disconnect										
2	1	0	FPWM	clear-on-match, set-at-max	*	*										
3	1	1	FPWM	set-on-match, clear-at-max	*	*										
0	0	0	PCPWM	disconnect	*	*										
1	0	1	PCPWM	toggle	1	disconnect										
2	1	0	PCPWM	clear-up, set-down	*	*										
3	1	1	PCPWM	set-up, clear-down	*	*										
																
COM0B	COM0B1	COM0B0	timerMode	CompareOutputModeB												
0	0	0	Normal	disconnect												
1	0	1	Normal	toggle												
2	1	0	Normal	clear												
3	1	1	Normal	set												
0	0	0	CTC	disconnect												
1	0	1	CTC	toggle												
2	1	0	CTC	clear												
3	1	1	CTC	set												
0	0	0	FPWM	disconnect												
1	0	1	FPWM	-												
2	1	0	FPWM	clear-on-match, set-at-max												
3	1	1	FPWM	set-on-match, clear-at-max												
0	0	0	PCPWM	disconnect												
1	0	1	PCPWM	-												
2	1	0	PCPWM	clear-up, set-down												
3	1	1	PCPWM	set-up, clear-down												
																
CS0	CS02	CS01	CS00	clockPrescalerOrSource	ExternalClockInput											
1	0	0	1	1	N/A											
2	0	1	0	8	N/A											
3	0	1	1	64	N/A											
4	1	0	0	256	N/A											
5	1	0	1	1024	N/A											
6	1	1	0	external clock falling edge	D4											
7	1	1	1	external clock rising edge	D4											
0	0	0	0	disconnect	N/A											
																
OCIE0A	interruptA	interruptVectorCodeA														
0	off	//nocode														
1	on	ISR(TIMER0_COMPA_vect) {\\n    /* on OCR0A match */\\n}														
																
OCIE0B	interruptB	interruptVectorCodeB														
0	off	//nocode														
1	on	ISR(TIMER0_COMPB_vect) {\\n    /* on OCR0B match */\\n}														
																
																
TOIE0	InterruptOnTimerOverflow	interruptVectorCodeOVF														
0	off	//nocode														
1	on	ISR(TIMER0_OVF_vect) {\\n    /* on overflow */\\n}														
																
OCnA_OutputPort																
D6																
																
OCnB_OutputPort																
D5																
																
CompareOutputModeA	OCnA_OutputPort	DDRD6														
disconnect	*	0														
!disconnect	D6	1														
																
CompareOutputModeB	OCnB_OutputPort	DDRD5														
disconnect	*	0														
!disconnect	D5	1														
																
OCR0A																
*																
																
OCR0B																
*																