{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 03 09:33:46 2020 " "Info: Processing started: Thu Sep 03 09:33:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Additionneur -c Additionneur --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Additionneur -c Additionneur --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_I " "Info: Assuming node \"Clk_I\" is an undefined clock" {  } { { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_I" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clk_I " "Info: No valid register-to-register data paths exist for clock \"Clk_I\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Leds_O\[2\]~reg0 Valeur1\[1\] Clk_I 1.453 ns register " "Info: tsu for register \"Leds_O\[2\]~reg0\" (data pin = \"Valeur1\[1\]\", clock pin = \"Clk_I\") is 1.453 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.192 ns + Longest pin register " "Info: + Longest pin to register delay is 4.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Valeur1\[1\] 1 PIN PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'Valeur1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Valeur1[1] } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(0.504 ns) 3.698 ns Leds_O\[1\]~6 2 COMB LCCOMB_X32_Y4_N14 1 " "Info: 2: + IC(2.195 ns) + CELL(0.504 ns) = 3.698 ns; Loc. = LCCOMB_X32_Y4_N14; Fanout = 1; COMB Node = 'Leds_O\[1\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { Valeur1[1] Leds_O[1]~6 } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.108 ns Leds_O\[2\]~7 3 COMB LCCOMB_X32_Y4_N16 1 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 4.108 ns; Loc. = LCCOMB_X32_Y4_N16; Fanout = 1; COMB Node = 'Leds_O\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Leds_O[1]~6 Leds_O[2]~7 } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.192 ns Leds_O\[2\]~reg0 4 REG LCFF_X32_Y4_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.192 ns; Loc. = LCFF_X32_Y4_N17; Fanout = 1; REG Node = 'Leds_O\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Leds_O[2]~7 Leds_O[2]~reg0 } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.997 ns ( 47.64 % ) " "Info: Total cell delay = 1.997 ns ( 47.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.195 ns ( 52.36 % ) " "Info: Total interconnect delay = 2.195 ns ( 52.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.192 ns" { Valeur1[1] Leds_O[1]~6 Leds_O[2]~7 Leds_O[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.192 ns" { Valeur1[1] {} Valeur1[1]~combout {} Leds_O[1]~6 {} Leds_O[2]~7 {} Leds_O[2]~reg0 {} } { 0.000ns 0.000ns 2.195ns 0.000ns 0.000ns } { 0.000ns 0.999ns 0.504ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_I destination 2.703 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_I\" to destination register is 2.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk_I 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_I } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk_I~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'Clk_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk_I Clk_I~clkctrl } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.537 ns) 2.703 ns Leds_O\[2\]~reg0 3 REG LCFF_X32_Y4_N17 1 " "Info: 3: + IC(1.049 ns) + CELL(0.537 ns) = 2.703 ns; Loc. = LCFF_X32_Y4_N17; Fanout = 1; REG Node = 'Leds_O\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Clk_I~clkctrl Leds_O[2]~reg0 } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.83 % ) " "Info: Total cell delay = 1.536 ns ( 56.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.167 ns ( 43.17 % ) " "Info: Total interconnect delay = 1.167 ns ( 43.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { Clk_I Clk_I~clkctrl Leds_O[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { Clk_I {} Clk_I~combout {} Clk_I~clkctrl {} Leds_O[2]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.049ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.192 ns" { Valeur1[1] Leds_O[1]~6 Leds_O[2]~7 Leds_O[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.192 ns" { Valeur1[1] {} Valeur1[1]~combout {} Leds_O[1]~6 {} Leds_O[2]~7 {} Leds_O[2]~reg0 {} } { 0.000ns 0.000ns 2.195ns 0.000ns 0.000ns } { 0.000ns 0.999ns 0.504ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { Clk_I Clk_I~clkctrl Leds_O[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { Clk_I {} Clk_I~combout {} Clk_I~clkctrl {} Leds_O[2]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.049ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_I Leds_O\[1\] Leds_O\[1\]~reg0 6.544 ns register " "Info: tco from clock \"Clk_I\" to destination pin \"Leds_O\[1\]\" through register \"Leds_O\[1\]~reg0\" is 6.544 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_I source 2.703 ns + Longest register " "Info: + Longest clock path from clock \"Clk_I\" to source register is 2.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk_I 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_I } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk_I~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'Clk_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk_I Clk_I~clkctrl } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.537 ns) 2.703 ns Leds_O\[1\]~reg0 3 REG LCFF_X32_Y4_N15 1 " "Info: 3: + IC(1.049 ns) + CELL(0.537 ns) = 2.703 ns; Loc. = LCFF_X32_Y4_N15; Fanout = 1; REG Node = 'Leds_O\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Clk_I~clkctrl Leds_O[1]~reg0 } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.83 % ) " "Info: Total cell delay = 1.536 ns ( 56.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.167 ns ( 43.17 % ) " "Info: Total interconnect delay = 1.167 ns ( 43.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { Clk_I Clk_I~clkctrl Leds_O[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { Clk_I {} Clk_I~combout {} Clk_I~clkctrl {} Leds_O[1]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.049ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.591 ns + Longest register pin " "Info: + Longest register to pin delay is 3.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Leds_O\[1\]~reg0 1 REG LCFF_X32_Y4_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y4_N15; Fanout = 1; REG Node = 'Leds_O\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Leds_O[1]~reg0 } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(2.798 ns) 3.591 ns Leds_O\[1\] 2 PIN PIN_AE12 0 " "Info: 2: + IC(0.793 ns) + CELL(2.798 ns) = 3.591 ns; Loc. = PIN_AE12; Fanout = 0; PIN Node = 'Leds_O\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.591 ns" { Leds_O[1]~reg0 Leds_O[1] } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 77.92 % ) " "Info: Total cell delay = 2.798 ns ( 77.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 22.08 % ) " "Info: Total interconnect delay = 0.793 ns ( 22.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.591 ns" { Leds_O[1]~reg0 Leds_O[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.591 ns" { Leds_O[1]~reg0 {} Leds_O[1] {} } { 0.000ns 0.793ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { Clk_I Clk_I~clkctrl Leds_O[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { Clk_I {} Clk_I~combout {} Clk_I~clkctrl {} Leds_O[1]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.049ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.591 ns" { Leds_O[1]~reg0 Leds_O[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.591 ns" { Leds_O[1]~reg0 {} Leds_O[1] {} } { 0.000ns 0.793ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Leds_O\[2\]~reg0 Valeur2\[2\] Clk_I 0.680 ns register " "Info: th for register \"Leds_O\[2\]~reg0\" (data pin = \"Valeur2\[2\]\", clock pin = \"Clk_I\") is 0.680 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_I destination 2.703 ns + Longest register " "Info: + Longest clock path from clock \"Clk_I\" to destination register is 2.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk_I 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_I } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk_I~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'Clk_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk_I Clk_I~clkctrl } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.537 ns) 2.703 ns Leds_O\[2\]~reg0 3 REG LCFF_X32_Y4_N17 1 " "Info: 3: + IC(1.049 ns) + CELL(0.537 ns) = 2.703 ns; Loc. = LCFF_X32_Y4_N17; Fanout = 1; REG Node = 'Leds_O\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Clk_I~clkctrl Leds_O[2]~reg0 } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.83 % ) " "Info: Total cell delay = 1.536 ns ( 56.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.167 ns ( 43.17 % ) " "Info: Total interconnect delay = 1.167 ns ( 43.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { Clk_I Clk_I~clkctrl Leds_O[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { Clk_I {} Clk_I~combout {} Clk_I~clkctrl {} Leds_O[2]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.049ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.289 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Valeur2\[2\] 1 PIN PIN_AD13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 1; PIN Node = 'Valeur2\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Valeur2[2] } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.420 ns) 2.205 ns Leds_O\[2\]~7 2 COMB LCCOMB_X32_Y4_N16 1 " "Info: 2: + IC(0.796 ns) + CELL(0.420 ns) = 2.205 ns; Loc. = LCCOMB_X32_Y4_N16; Fanout = 1; COMB Node = 'Leds_O\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { Valeur2[2] Leds_O[2]~7 } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.289 ns Leds_O\[2\]~reg0 3 REG LCFF_X32_Y4_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.289 ns; Loc. = LCFF_X32_Y4_N17; Fanout = 1; REG Node = 'Leds_O\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Leds_O[2]~7 Leds_O[2]~reg0 } "NODE_NAME" } } { "Additionneur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/Addi/Additionneur.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.493 ns ( 65.22 % ) " "Info: Total cell delay = 1.493 ns ( 65.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.796 ns ( 34.78 % ) " "Info: Total interconnect delay = 0.796 ns ( 34.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { Valeur2[2] Leds_O[2]~7 Leds_O[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { Valeur2[2] {} Valeur2[2]~combout {} Leds_O[2]~7 {} Leds_O[2]~reg0 {} } { 0.000ns 0.000ns 0.796ns 0.000ns } { 0.000ns 0.989ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { Clk_I Clk_I~clkctrl Leds_O[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { Clk_I {} Clk_I~combout {} Clk_I~clkctrl {} Leds_O[2]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.049ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { Valeur2[2] Leds_O[2]~7 Leds_O[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { Valeur2[2] {} Valeur2[2]~combout {} Leds_O[2]~7 {} Leds_O[2]~reg0 {} } { 0.000ns 0.000ns 0.796ns 0.000ns } { 0.000ns 0.989ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 03 09:33:47 2020 " "Info: Processing ended: Thu Sep 03 09:33:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
