
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'cds258' on host 'en-ec-ecelinux-16.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue Sep 27 22:02:51 EDT 2022
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/cds258/ece5775/labs/lab3/ecelinux'
Sourcing Tcl script 'run_base.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/cds258/ece5775/labs/lab3/ecelinux/digitrec.prj'.
INFO: [HLS 200-10] Adding design file 'digitrec.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'digitrec_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'data' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/cds258/ece5775/labs/lab3/ecelinux/digitrec.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 4447 ; free virtual = 28398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 4448 ; free virtual = 28398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 4429 ; free virtual = 28381
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'knn_vote' into 'digitrec' (digitrec.cpp:73) automatically.
WARNING: [SYNCHK 200-23] digitrec.cpp:97: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1170.938 ; gain = 528.445 ; free physical = 4422 ; free virtual = 28374
INFO: [XFORM 203-602] Inlining function 'update_knn' into 'digitrec' (digitrec.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'knn_vote' into 'digitrec' (digitrec.cpp:73) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1170.938 ; gain = 528.445 ; free physical = 4395 ; free virtual = 28348
INFO: [HLS 200-472] Inferring partial write operation for 'knn_set.V' (digitrec.cpp:61:7)
INFO: [HLS 200-472] Inferring partial write operation for 'knn_set.V' (digitrec.cpp:109:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1170.938 ; gain = 528.445 ; free physical = 4387 ; free virtual = 28341
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'digitrec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.37 seconds; current allocated memory: 159.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 159.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 159.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 160.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'digitrec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V' to 'digitrec_trainingbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'digitrec'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 160.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 162.917 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 181.24 MHz
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingbkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'digitrec_knn_set_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 1170.938 ; gain = 528.445 ; free physical = 4359 ; free virtual = 28319
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-112] Total elapsed time: 53.53 seconds; peak allocated memory: 162.917 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Sep 27 22:03:44 2022...
