regmap	,	V_13
ENOMEM	,	V_77
vc5_pfd_names	,	V_94
regmap_bulk_read	,	F_17
VC5_GLOBAL_REGISTER_GLOBAL_RESET	,	V_47
i2c_client	,	V_70
DIV_ROUND_UP	,	F_14
vc5_pfd_ops	,	V_95
hwdata	,	V_34
vc5_regmap_config	,	V_81
hw	,	V_5
vc5_fod_recalc_rate	,	F_23
"unable to add clk provider\n"	,	L_9
dev	,	V_2
VC5_OUT_DIV_CONTROL_RESET	,	V_52
clk_unregister_fixed_rate	,	F_51
vc5_clk_out_ops	,	V_104
model	,	V_63
id	,	V_72
vc5_probe	,	F_38
VC5_REF_DIVIDER_SEL_PREDIV2	,	V_31
init	,	V_74
"internal-xtal"	,	L_6
vc5_map_index_to_output	,	F_37
i2c_get_clientdata	,	F_53
VC5_PRIM_SRC_SHDN	,	V_14
regmap_read	,	F_4
VC5_HAS_PFD_FREQ_DBL	,	V_90
vc5	,	V_7
index	,	V_16
chip_info	,	V_59
of_device_get_match_data	,	F_41
VC5_REF_DIVIDER	,	V_30
do_div	,	F_20
VC5_OUT_DIV_INT	,	F_24
__clk_get_name	,	F_47
VC5_MUX_IN_CLKIN	,	V_19
clk_pll	,	V_98
vc5_dbl_names	,	V_91
of_node	,	V_105
GFP_KERNEL	,	V_76
device	,	V_1
clk_mul	,	V_22
vc5_clk_out_names	,	V_103
vc5_clk_out_unprepare	,	F_32
flags	,	V_83
vc5_fod_ops	,	V_101
extclk	,	V_55
vc5_hw_data	,	V_33
vc5_pll_set_rate	,	F_21
"xin"	,	L_3
VC5_OUT_DIV_CONTROL_SEL_EXT	,	V_49
VC5_OUT_DIV_CONTROL_EN_FOD	,	V_50
vc5_of_clk_get	,	F_35
clk_mux	,	V_8
of_phandle_args	,	V_56
VC5_CLK_OUTPUT_CFG	,	F_31
devm_regmap_init_i2c	,	F_44
VC5_VCO_CTRL_AND_PREDIV	,	V_28
vc5_fod_set_rate	,	F_28
vc5_dbl_ops	,	V_92
clk_hw	,	V_4
vc5_clk_out_get_parent	,	F_33
VC5_PRIM_SRC_SHDN_EN_CLKIN	,	V_11
u8	,	T_1
devm_clk_hw_register	,	F_49
vc5_pll_ops	,	V_97
"Invalid clock input configuration (%02x)\n"	,	L_1
VC5_REF_DIVIDER_REF_DIV	,	F_12
vc5_clk_out_set_parent	,	F_34
pin_clkin	,	V_80
vc5_driver_data	,	V_6
regmap_bulk_write	,	F_22
EPROBE_DEFER	,	V_79
VC5_MUX_IN_XIN	,	V_20
vc5_dbl_round_rate	,	F_9
VC5_OUT_DIV_CONTROL_SELB_NORM	,	V_48
vc5_pll_round_rate	,	F_18
VC5_OUT_DIV_FRAC	,	F_25
n	,	V_64
num_parents	,	V_82
regmap_update_bits	,	F_7
EINVAL	,	V_18
of_clk_del_provider	,	F_54
i2c_set_clientdata	,	F_40
VC5_FEEDBACK_INT_DIV	,	V_38
CLK_SET_RATE_PARENT	,	V_93
"clkin"	,	L_4
clk_fod	,	V_102
VC5_OUT_DIV_CONTROL	,	F_30
clk_out_cnt	,	V_60
ERR_PTR	,	F_36
"no input clock specified!\n"	,	L_7
data	,	V_45
div_int	,	V_35
num	,	V_44
VC5_PLL_VCO_MIN	,	V_39
clk_init_data	,	V_73
od_int	,	V_42
vc5_dbl_set_rate	,	F_10
VC5_CLK_OUTPUT_CFG1_EN_CLKBUF	,	V_53
reg	,	V_3
u32	,	T_2
err_clk	,	V_89
prediv	,	V_27
i2c_device_id	,	V_71
ret	,	V_51
IDT_VC5_5P49V5935	,	V_68
"unable to register %s\n"	,	L_8
clk_fod_cnt	,	V_99
IDT_VC5_5P49V5933	,	V_65
vc5_dbl_recalc_rate	,	F_8
div64_u64	,	F_26
vc5_fod_round_rate	,	F_27
vc5_pfd_set_rate	,	F_15
PTR_ERR	,	F_43
vc5_mux_ops	,	V_88
div_frc	,	V_36
f_in	,	V_41
vc5_fod_names	,	V_100
clkspec	,	V_57
ops	,	V_87
name	,	V_85
idiv	,	V_32
"failed to allocate register map\n"	,	L_5
od_frc	,	V_43
fb	,	V_37
fodclkmask	,	V_54
idx	,	V_58
IDT_VC5_5P49V5925	,	V_67
IDT_VC5_5P49V5923	,	V_66
devm_kzalloc	,	F_39
vc5_mux_names	,	V_86
vc5_pfd_round_rate	,	F_13
VC5_GLOBAL_REGISTER	,	V_46
VC5_HAS_INTERNAL_XTAL	,	V_84
vc5_model	,	V_62
vc5_mux_set_parent	,	F_6
vc5_mux_get_parent	,	F_2
vc5_pll_recalc_rate	,	F_16
vc5_clk_out_prepare	,	F_29
dev_err	,	F_46
VC5_PRIM_SRC_SHDN_EN_XTAL	,	V_10
vc5_remove	,	F_52
pin_xin	,	V_78
parent_rate	,	V_21
premul	,	V_23
rate	,	V_25
clk_out	,	V_61
client	,	V_15
vc5_pfd_recalc_rate	,	F_11
mask	,	V_9
vc5_regmap_is_writeable	,	F_1
devm_clk_get	,	F_42
src	,	V_12
VC5_PLL_VCO_MAX	,	V_40
dev_warn	,	F_5
"Invalid clock output configuration (%02x)\n"	,	L_2
VC5_VCO_CTRL_AND_PREDIV_BYPASS_PREDIV	,	V_29
BIT	,	F_19
clk_mux_ins	,	V_17
container_of	,	F_3
u64	,	T_3
parent_names	,	V_75
clk_pfd	,	V_26
vc5_pll_names	,	V_96
VC5_PRIM_SRC_SHDN_EN_DOUBLE_XTAL_FREQ	,	V_24
of_clk_add_hw_provider	,	F_50
IDT_VC6_5P49V6901	,	V_69
clk_register_fixed_rate	,	F_48
IS_ERR	,	F_45
