Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : self_attention_top_K_MACRO_COLUMN2_K_MACRO_ROW32_V_MACRO_COLUMN32_V_MACRO_ROW2
Version: O-2018.06-SP5-5
Date   : Sun Jun 29 21:23:57 2025
****************************************


Library(s) Used:

    tcbn28hpcplusbwp30p140hvtssg0p81v125c (File: /yuhome/cunsuan/yangjiaqi/Digital_code/m3d_self_attention_500MHz_deisgn_space/lib/tcbn28hpcplusbwp30p140hvtssg0p81v125c.db)


Operating Conditions: ssg0p81v125c   Library: tcbn28hpcplusbwp30p140hvtssg0p81v125c
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
self_attention_top_K_MACRO_COLUMN2_K_MACRO_ROW32_V_MACRO_COLUMN32_V_MACRO_ROW2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
GEMV_shared_block1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_CMP_STAGES_PER_REG2_PARALLEL_ROW32_MACRO_DATA_WIDTH32 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block1_MACRO_COLUMN2_MACRO_ROW32_BANK_COLUMN64_BANK_ROW1024_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH1_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW5_log2_MACRO_COLUMN1_PARALLEL_ROW32_MACRO_DATA_WIDTH32_MACROS_ADDR_WIDTH6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block1_MACRO_COLUMN32_MACRO_ROW2_BANK_COLUMN1024_BANK_ROW64_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH5_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW1_log2_MACRO_COLUMN5_PARALLEL_ROW32_MACRO_DATA_WIDTH32_MACROS_ADDR_WIDTH6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
GEMV_shared_block2_BANK_DATA_WIDTH1024_BANK_NUM9_MACRO_DATA_WIDTH32_ROUND64_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW32_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block2_MACRO_ROW32_MACRO_COLUMN2_MACROS_ADDR_WIDTH6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW32_Q_BUF_ADDR_WIDTH1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block2_MACRO_ROW2_MACRO_COLUMN32_MACROS_ADDR_WIDTH6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW32_Q_BUF_ADDR_WIDTH5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
softmax_block2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_COL32_BANK_COL1024 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
softmax_block3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW32 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
write_controller_INPUT_WIDTH512_INPUT_NUM1_OUTPUT_NUM2_OUTPUT_RAM_WIDTH1024_OUTPUT_RAM_DEPTH5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
weight_write_control_BANK_DATA_WIDTH1024_BANK_NUM9_MACROS_ADDR_WIDTH6_MACRO_COLUMN2_MACRO_ROW32 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmIn_control_MACRO_DATA_WIDTH32_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH6_BANK_DATA_WIDTH1024_BANK_NUM9_MACRO_ROW32_MACRO_COLUMN2_COL_BLOCK_SIZE32_Q_BUF_ADDR_WIDTH1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_63 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
q_cache_control_MACRO_ROW32_Q_BUF_ADDR_WIDTH1_MACRO_DATA_WIDTH32_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE32_log2_COL_BLOCK_SIZE5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH288_DEPTH2_log2_DEPTH1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH2_log2_DEPTH1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
DRAM_banks_MACROS_ADDR_WIDTH6_BANK_DATA_WIDTH1024_BANK_NUM9_MACRO_DATA_WIDTH32_COL_BLOCK_SIZE32_MACRO_COLUMN2_MACRO_ROW32 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
weight_write_control_BANK_DATA_WIDTH1024_BANK_NUM9_MACROS_ADDR_WIDTH6_MACRO_COLUMN32_MACRO_ROW2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmIn_control_MACRO_DATA_WIDTH32_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH6_BANK_DATA_WIDTH1024_BANK_NUM9_MACRO_ROW2_MACRO_COLUMN32_COL_BLOCK_SIZE32_Q_BUF_ADDR_WIDTH5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
q_cache_control_MACRO_ROW2_Q_BUF_ADDR_WIDTH5_MACRO_DATA_WIDTH32_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE32_log2_COL_BLOCK_SIZE5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH288_DEPTH32_log2_DEPTH5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH32_log2_DEPTH5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
DRAM_banks_MACROS_ADDR_WIDTH6_BANK_DATA_WIDTH1024_BANK_NUM9_MACRO_DATA_WIDTH32_COL_BLOCK_SIZE32_MACRO_COLUMN32_MACRO_ROW2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
Accumulation_top_BANK_DATA_WIDTH1024_BANK_NUM9_MACRO_DATA_WIDTH32_COL_BLOCK_SIZE32_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_66 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
reciprocal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH512_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_65 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
Xn_cal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH512_FFD_EN0_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH512_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH512_FFD_EN0_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_32 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_33 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_34 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_35 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_36 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_37 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_38 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_39 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_40 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_41 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_42 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_43 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_44 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_45 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_46 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_47 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_48 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_49 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_50 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_51 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_52 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_53 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_54 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_55 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_56 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_57 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_58 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_59 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_60 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_61 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_62 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM32_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_32 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_33 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_34 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_35 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_36 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_37 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_38 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_39 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_40 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_41 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_42 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_43 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_44 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_45 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_46 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_47 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_48 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_49 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_50 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_51 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_52 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_53 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_54 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_55 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_56 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_57 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_58 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_59 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_60 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_61 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_62 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_63 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_64 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c


Global Operating Voltage = 0.81 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
self_attention_top_K_MACRO_COLUMN2_K_MACRO_ROW32_V_MACRO_COLUMN32_V_MACRO_ROW2  230.647   91.125 2.20e+06  323.970 100.0
  write_controller_inst (write_controller_INPUT_WIDTH512_INPUT_NUM1_OUTPUT_NUM2_OUTPUT_RAM_WIDTH1024_OUTPUT_RAM_DEPTH5)    0.000    2.550 5.41e+04    2.604   0.8
    FIFO_1__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH512_0)    0.000    1.274 2.70e+04    1.301   0.4
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH512_FFD_EN0_0)    0.000    1.269 2.69e+04    1.296   0.4
    FIFO_0__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH512_1)    0.000    1.274 2.70e+04    1.301   0.4
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH512_FFD_EN0_1)    0.000    1.269 2.69e+04    1.296   0.4
  softmax_block3_inst (softmax_block3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW32)    0.000    1.450 2.48e+04    1.474   0.5
    fp_mul_single_cycle_inst (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_3)    0.000 2.09e-02 1.75e+03 2.27e-02   0.0
  softmax_block2_inst (softmax_block2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_COL32_BANK_COL1024)  114.836    0.298 9.65e+03  115.143  35.5
    reciprocal_inst (reciprocal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16) 3.49e-03    0.224 6.59e+03    0.234   0.1
      xn_cal_inst (Xn_cal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16) 9.01e-04    0.110 4.40e+03    0.115   0.0
        fp_mul_single_cycle_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_0) 1.98e-04 2.12e-02 1.24e+03 2.26e-02   0.0
        fp_add_single_cycle_0 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 4.59e-05 2.11e-02 1.48e+03 2.27e-02   0.0
        fp_mul_single_cycle_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_1) 6.55e-04 2.19e-02 1.20e+03 2.38e-02   0.0
      add_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 1.05e-03 2.42e-02  572.135 2.58e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_2) 7.00e-04 1.48e-02  272.007 1.58e-02   0.0
    u_fp_add_single_cycle_0 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_66) 1.15e-02 4.19e-02 2.53e+03 5.59e-02   0.0
  V_M3D_unshared_block2 (M3D_unshared_block2_MACRO_ROW2_MACRO_COLUMN32_MACROS_ADDR_WIDTH6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW32_Q_BUF_ADDR_WIDTH5) 2.45e-03    1.683 1.02e+05    1.788   0.6
    macro_column_accumulation_31__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 7.67e-05 5.22e-02 3.16e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 7.67e-05 2.20e-02 2.57e+03 2.46e-02   0.0
    macro_column_accumulation_30__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 7.67e-05 5.22e-02 3.15e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 7.67e-05 2.20e-02 2.56e+03 2.46e-02   0.0
    macro_column_accumulation_29__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 7.67e-05 5.22e-02 3.19e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 7.67e-05 2.20e-02 2.60e+03 2.47e-02   0.0
    macro_column_accumulation_28__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 7.67e-05 5.22e-02 3.19e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 7.67e-05 2.20e-02 2.61e+03 2.47e-02   0.0
    macro_column_accumulation_27__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 7.67e-05 5.22e-02 3.21e+03 5.55e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 7.67e-05 2.20e-02 2.64e+03 2.47e-02   0.0
    macro_column_accumulation_26__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 7.67e-05 5.22e-02 3.24e+03 5.55e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 7.67e-05 2.20e-02 2.67e+03 2.47e-02   0.0
    macro_column_accumulation_25__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 7.67e-05 5.22e-02 3.19e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 7.67e-05 2.20e-02 2.60e+03 2.47e-02   0.0
    macro_column_accumulation_24__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 7.67e-05 5.22e-02 3.16e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 7.67e-05 2.20e-02 2.57e+03 2.46e-02   0.0
    macro_column_accumulation_23__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 7.76e-05 5.22e-02 3.23e+03 5.55e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 7.67e-05 2.20e-02 2.64e+03 2.47e-02   0.0
    macro_column_accumulation_22__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 7.67e-05 5.22e-02 3.19e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 7.67e-05 2.20e-02 2.60e+03 2.47e-02   0.0
    macro_column_accumulation_21__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 7.67e-05 5.22e-02 3.23e+03 5.55e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 7.67e-05 2.20e-02 2.64e+03 2.47e-02   0.0
    macro_column_accumulation_20__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 7.67e-05 5.22e-02 3.27e+03 5.55e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 7.67e-05 2.20e-02 2.70e+03 2.48e-02   0.0
    macro_column_accumulation_19__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 7.67e-05 5.22e-02 3.14e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 7.67e-05 2.20e-02 2.56e+03 2.46e-02   0.0
    macro_column_accumulation_18__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 7.67e-05 5.22e-02 3.16e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 7.67e-05 2.20e-02 2.59e+03 2.47e-02   0.0
    macro_column_accumulation_17__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 7.67e-05 5.22e-02 3.27e+03 5.55e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16) 7.67e-05 2.20e-02 2.68e+03 2.47e-02   0.0
    macro_column_accumulation_16__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 7.67e-05 5.22e-02 3.16e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17) 7.67e-05 2.20e-02 2.58e+03 2.46e-02   0.0
    macro_column_accumulation_15__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16) 7.67e-05 5.22e-02 3.13e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18) 7.67e-05 2.20e-02 2.55e+03 2.46e-02   0.0
    macro_column_accumulation_14__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17) 7.67e-05 5.22e-02 3.20e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19) 7.67e-05 2.20e-02 2.63e+03 2.47e-02   0.0
    macro_column_accumulation_13__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18) 7.67e-05 5.22e-02 3.20e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20) 7.67e-05 2.20e-02 2.62e+03 2.47e-02   0.0
    macro_column_accumulation_12__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19) 7.67e-05 5.22e-02 3.16e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21) 7.67e-05 2.20e-02 2.58e+03 2.46e-02   0.0
    macro_column_accumulation_11__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20) 7.67e-05 5.22e-02 3.23e+03 5.55e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22) 7.67e-05 2.20e-02 2.66e+03 2.47e-02   0.0
    macro_column_accumulation_10__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21) 7.67e-05 5.22e-02 3.20e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23) 7.67e-05 2.20e-02 2.62e+03 2.47e-02   0.0
    macro_column_accumulation_9__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22) 7.67e-05 5.22e-02 3.15e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24) 7.67e-05 2.20e-02 2.56e+03 2.46e-02   0.0
    macro_column_accumulation_8__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23) 7.67e-05 5.22e-02 3.18e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25) 7.67e-05 2.20e-02 2.61e+03 2.47e-02   0.0
    macro_column_accumulation_7__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24) 7.67e-05 5.22e-02 3.16e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26) 7.67e-05 2.20e-02 2.59e+03 2.47e-02   0.0
    macro_column_accumulation_6__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25) 7.67e-05 5.22e-02 3.08e+03 5.53e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27) 7.67e-05 2.20e-02 2.51e+03 2.46e-02   0.0
    macro_column_accumulation_5__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26) 7.67e-05 5.22e-02 3.15e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28) 7.67e-05 2.20e-02 2.57e+03 2.46e-02   0.0
    macro_column_accumulation_4__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27) 7.67e-05 5.22e-02 3.17e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29) 7.67e-05 2.20e-02 2.60e+03 2.47e-02   0.0
    macro_column_accumulation_3__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28) 7.67e-05 5.22e-02 3.11e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30) 7.67e-05 2.20e-02 2.54e+03 2.46e-02   0.0
    macro_column_accumulation_2__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29) 7.67e-05 5.22e-02 3.18e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31) 7.67e-05 2.20e-02 2.60e+03 2.47e-02   0.0
    macro_column_accumulation_1__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30) 7.67e-05 5.22e-02 3.25e+03 5.55e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_32) 7.67e-05 2.20e-02 2.66e+03 2.47e-02   0.0
    macro_column_accumulation_0__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN32_MACRO_ROW2_log2_MACRO_ROW1_log2_MACRO_COLUMN5_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31) 7.67e-05 5.22e-02 3.11e+03 5.54e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_33) 7.67e-05 2.20e-02 2.52e+03 2.46e-02   0.0
  K_M3D_unshared_block2 (M3D_unshared_block2_MACRO_ROW32_MACRO_COLUMN2_MACROS_ADDR_WIDTH6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW32_Q_BUF_ADDR_WIDTH1) 6.95e-03    1.536 9.59e+04    1.639   0.5
    macro_column_accumulation_31__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 2.11e-04 4.77e-02 3.02e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_34) 1.87e-04 2.22e-02 2.57e+03 2.50e-02   0.0
    macro_column_accumulation_30__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 2.12e-04 4.77e-02 3.00e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_35) 1.88e-04 2.22e-02 2.55e+03 2.49e-02   0.0
    macro_column_accumulation_29__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 2.18e-04 4.78e-02 2.98e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_36) 1.93e-04 2.22e-02 2.53e+03 2.49e-02   0.0
    macro_column_accumulation_28__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 2.15e-04 4.78e-02 3.01e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_37) 1.91e-04 2.22e-02 2.57e+03 2.50e-02   0.0
    macro_column_accumulation_27__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 2.20e-04 4.78e-02 2.98e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_38) 1.96e-04 2.22e-02 2.53e+03 2.50e-02   0.0
    macro_column_accumulation_26__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 2.12e-04 4.77e-02 3.07e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_39) 1.87e-04 2.22e-02 2.63e+03 2.50e-02   0.0
    macro_column_accumulation_25__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 2.14e-04 4.77e-02 3.01e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_40) 1.89e-04 2.22e-02 2.57e+03 2.50e-02   0.0
    macro_column_accumulation_24__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 2.20e-04 4.78e-02 2.99e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_41) 1.96e-04 2.22e-02 2.54e+03 2.49e-02   0.0
    macro_column_accumulation_23__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 2.14e-04 4.77e-02 2.93e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_42) 1.89e-04 2.22e-02 2.48e+03 2.49e-02   0.0
    macro_column_accumulation_22__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 2.14e-04 4.77e-02 3.03e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_43) 1.90e-04 2.22e-02 2.58e+03 2.50e-02   0.0
    macro_column_accumulation_21__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 2.19e-04 4.78e-02 3.01e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_44) 1.95e-04 2.22e-02 2.56e+03 2.50e-02   0.0
    macro_column_accumulation_20__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 2.21e-04 4.78e-02 3.07e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_45) 1.97e-04 2.22e-02 2.62e+03 2.50e-02   0.0
    macro_column_accumulation_19__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 2.19e-04 4.78e-02 3.00e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_46) 1.95e-04 2.22e-02 2.55e+03 2.50e-02   0.0
    macro_column_accumulation_18__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 2.16e-04 4.77e-02 2.92e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_47) 1.92e-04 2.22e-02 2.47e+03 2.49e-02   0.0
    macro_column_accumulation_17__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 2.19e-04 4.77e-02 3.04e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_48) 1.95e-04 2.22e-02 2.59e+03 2.50e-02   0.0
    macro_column_accumulation_16__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 2.15e-04 4.77e-02 2.92e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_49) 1.90e-04 2.22e-02 2.47e+03 2.49e-02   0.0
    macro_column_accumulation_15__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16) 2.12e-04 4.77e-02 2.86e+03 5.08e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_50) 1.88e-04 2.22e-02 2.41e+03 2.48e-02   0.0
    macro_column_accumulation_14__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17) 2.09e-04 4.77e-02 2.99e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_51) 1.85e-04 2.22e-02 2.55e+03 2.49e-02   0.0
    macro_column_accumulation_13__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18) 2.20e-04 4.78e-02 3.00e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_52) 1.96e-04 2.22e-02 2.55e+03 2.50e-02   0.0
    macro_column_accumulation_12__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19) 2.17e-04 4.77e-02 2.98e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_53) 1.93e-04 2.22e-02 2.53e+03 2.49e-02   0.0
    macro_column_accumulation_11__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20) 2.23e-04 4.78e-02 3.09e+03 5.11e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_54) 1.98e-04 2.22e-02 2.64e+03 2.50e-02   0.0
    macro_column_accumulation_10__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21) 2.14e-04 4.77e-02 2.99e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_55) 1.91e-04 2.22e-02 2.55e+03 2.49e-02   0.0
    macro_column_accumulation_9__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22) 2.08e-04 4.77e-02 3.00e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_56) 1.84e-04 2.22e-02 2.56e+03 2.49e-02   0.0
    macro_column_accumulation_8__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23) 2.15e-04 4.77e-02 2.97e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_57) 1.91e-04 2.22e-02 2.52e+03 2.49e-02   0.0
    macro_column_accumulation_7__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24) 2.16e-04 4.77e-02 2.90e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_58) 1.91e-04 2.22e-02 2.46e+03 2.48e-02   0.0
    macro_column_accumulation_6__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25) 2.10e-04 4.77e-02 3.02e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_59) 1.86e-04 2.22e-02 2.57e+03 2.49e-02   0.0
    macro_column_accumulation_5__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26) 2.10e-04 4.77e-02 3.02e+03 5.10e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_60) 1.85e-04 2.22e-02 2.57e+03 2.49e-02   0.0
    macro_column_accumulation_4__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27) 2.09e-04 4.77e-02 2.83e+03 5.08e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_61) 1.86e-04 2.22e-02 2.39e+03 2.48e-02   0.0
    macro_column_accumulation_3__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28) 2.18e-04 4.77e-02 2.98e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_62) 1.94e-04 2.22e-02 2.53e+03 2.49e-02   0.0
    macro_column_accumulation_2__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29) 2.21e-04 4.78e-02 3.09e+03 5.11e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_63) 1.97e-04 2.22e-02 2.64e+03 2.50e-02   0.0
    macro_column_accumulation_1__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30) 2.19e-04 4.78e-02 2.97e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_64) 1.95e-04 2.22e-02 2.52e+03 2.49e-02   0.0
    macro_column_accumulation_0__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN2_MACRO_ROW32_log2_MACRO_ROW5_log2_MACRO_COLUMN1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31) 2.16e-04 4.78e-02 2.98e+03 5.09e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_65) 1.92e-04 2.22e-02 2.53e+03 2.49e-02   0.0
  GEMV_shared_block2_inst (GEMV_shared_block2_BANK_DATA_WIDTH1024_BANK_NUM9_MACRO_DATA_WIDTH32_ROUND64_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW32_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9)    0.142   26.335 5.94e+05   27.072   8.4
    bf16_combination_block_31__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 4.41e-04 7.11e-02 2.30e+03 7.38e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_0) 1.06e-05 1.06e-05  238.871 2.60e-04   0.0
    bf16_combination_block_30__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 4.41e-04 7.00e-02 2.24e+03 7.27e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_1) 1.05e-05 1.19e-05  239.736 2.62e-04   0.0
    bf16_combination_block_29__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 4.41e-04 7.05e-02 2.28e+03 7.32e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_2) 1.52e-05 1.27e-05  255.631 2.84e-04   0.0
    bf16_combination_block_28__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 4.41e-04 7.17e-02 2.35e+03 7.45e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_3) 1.02e-05 1.18e-05  237.593 2.60e-04   0.0
    bf16_combination_block_27__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 4.43e-04 6.87e-02 2.20e+03 7.13e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_4) 1.34e-05 1.18e-05  225.760 2.51e-04   0.0
    bf16_combination_block_26__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 4.45e-04 6.90e-02 2.31e+03 7.18e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_5) 1.49e-05 1.55e-05  284.897 3.15e-04   0.0
    bf16_combination_block_25__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 4.42e-04 7.10e-02 2.26e+03 7.37e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_6) 1.26e-05 1.11e-05  236.657 2.60e-04   0.0
    bf16_combination_block_24__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 4.42e-04 7.00e-02 2.23e+03 7.27e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_7) 1.37e-05 1.20e-05  238.717 2.64e-04   0.0
    bf16_combination_block_23__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 4.42e-04 6.96e-02 2.24e+03 7.23e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_8) 1.48e-05 1.21e-05  236.007 2.63e-04   0.0
    bf16_combination_block_22__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 4.41e-04 6.95e-02 2.22e+03 7.22e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_9) 1.80e-05 1.19e-05  226.901 2.57e-04   0.0
    bf16_combination_block_21__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 4.42e-04 7.03e-02 2.24e+03 7.30e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_10) 1.62e-05 1.23e-05  236.331 2.65e-04   0.0
    bf16_combination_block_20__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 4.43e-04 6.84e-02 2.20e+03 7.10e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_11) 1.69e-05 1.26e-05  238.595 2.68e-04   0.0
    bf16_combination_block_19__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 4.40e-04 7.10e-02 2.26e+03 7.37e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_12) 1.76e-05 1.23e-05  239.074 2.69e-04   0.0
    bf16_combination_block_18__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 4.42e-04 7.03e-02 2.30e+03 7.30e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_13) 1.08e-05 1.25e-05  239.183 2.63e-04   0.0
    bf16_combination_block_17__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 4.41e-04 6.73e-02 2.17e+03 6.99e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_14) 1.10e-05 1.05e-05  223.668 2.45e-04   0.0
    bf16_combination_block_16__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 4.44e-04 6.83e-02 2.19e+03 7.10e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_15) 1.53e-05 1.25e-05  240.549 2.68e-04   0.0
    bf16_combination_block_15__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16) 4.42e-04 6.90e-02 2.20e+03 7.16e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_16) 1.30e-05 1.32e-05  238.305 2.64e-04   0.0
    bf16_combination_block_14__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17) 4.44e-04 6.81e-02 2.18e+03 7.08e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_17) 1.79e-05 1.27e-05  234.346 2.65e-04   0.0
    bf16_combination_block_13__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18) 4.43e-04 6.83e-02 2.20e+03 7.09e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_18) 1.67e-05 1.15e-05  226.739 2.55e-04   0.0
    bf16_combination_block_12__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19) 4.45e-04 6.93e-02 2.22e+03 7.20e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_19) 1.08e-05 1.18e-05  241.285 2.64e-04   0.0
    bf16_combination_block_11__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20) 4.43e-04 6.90e-02 2.23e+03 7.17e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_20) 1.05e-05 1.25e-05  247.641 2.71e-04   0.0
    bf16_combination_block_10__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21) 4.42e-04 6.76e-02 2.16e+03 7.02e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_21) 1.39e-05 1.17e-05  225.901 2.52e-04   0.0
    bf16_combination_block_9__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22) 4.43e-04 6.90e-02 2.20e+03 7.16e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_22) 1.66e-05 1.14e-05  241.568 2.70e-04   0.0
    bf16_combination_block_8__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23) 4.41e-04 6.70e-02 2.14e+03 6.96e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_23) 1.32e-05 1.21e-05  237.730 2.63e-04   0.0
    bf16_combination_block_7__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24) 4.42e-04 6.70e-02 2.15e+03 6.96e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_24) 1.09e-05 1.13e-05  223.283 2.45e-04   0.0
    bf16_combination_block_6__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25) 4.44e-04 6.76e-02 2.16e+03 7.02e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_25) 1.33e-05 1.15e-05  230.804 2.56e-04   0.0
    bf16_combination_block_5__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26) 4.41e-04 6.88e-02 2.19e+03 7.14e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_26) 1.33e-05 1.18e-05  228.448 2.54e-04   0.0
    bf16_combination_block_4__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27) 4.42e-04 6.93e-02 2.23e+03 7.19e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_27) 1.12e-05 1.21e-05  238.646 2.62e-04   0.0
    bf16_combination_block_3__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28) 4.40e-04 7.03e-02 2.27e+03 7.30e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_28) 1.25e-05 1.17e-05  230.962 2.55e-04   0.0
    bf16_combination_block_2__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29) 4.42e-04 6.70e-02 2.17e+03 6.96e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_29) 1.42e-05 1.24e-05  253.885 2.81e-04   0.0
    bf16_combination_block_1__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30) 4.41e-04 7.10e-02 2.26e+03 7.37e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_30) 1.34e-05 1.21e-05  226.508 2.52e-04   0.0
    bf16_combination_block_0__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31) 4.41e-04 6.94e-02 2.22e+03 7.21e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH23_OUTPUT_WIDTH6_31) 1.31e-05 1.11e-05  225.148 2.49e-04   0.0
    u_Accumulation_top (Accumulation_top_BANK_DATA_WIDTH1024_BANK_NUM9_MACRO_DATA_WIDTH32_COL_BLOCK_SIZE32_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64)    0.128   24.121 5.23e+05   24.772   7.6
      bit_serial_accumulation_31__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_0) 9.40e-04 4.90e-02 1.78e+03 5.17e-02   0.0
      bit_serial_accumulation_30__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_1) 9.37e-04 4.89e-02 1.78e+03 5.17e-02   0.0
      bit_serial_accumulation_29__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_2) 9.40e-04 4.89e-02 1.75e+03 5.16e-02   0.0
      bit_serial_accumulation_28__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_3) 9.37e-04 4.89e-02 1.77e+03 5.16e-02   0.0
      bit_serial_accumulation_27__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_4) 9.44e-04 4.89e-02 1.75e+03 5.16e-02   0.0
      bit_serial_accumulation_26__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_5) 9.37e-04 4.89e-02 1.78e+03 5.17e-02   0.0
      bit_serial_accumulation_25__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_6) 9.41e-04 4.89e-02 1.78e+03 5.17e-02   0.0
      bit_serial_accumulation_24__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_7) 9.44e-04 4.89e-02 1.76e+03 5.16e-02   0.0
      bit_serial_accumulation_23__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_8) 9.42e-04 4.90e-02 1.76e+03 5.17e-02   0.0
      bit_serial_accumulation_22__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_9) 9.45e-04 4.90e-02 1.77e+03 5.17e-02   0.0
      bit_serial_accumulation_21__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_10) 9.41e-04 4.89e-02 1.75e+03 5.16e-02   0.0
      bit_serial_accumulation_20__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_11) 9.46e-04 4.89e-02 1.75e+03 5.16e-02   0.0
      bit_serial_accumulation_19__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_12) 9.39e-04 4.89e-02 1.78e+03 5.17e-02   0.0
      bit_serial_accumulation_18__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_13) 9.44e-04 4.89e-02 1.78e+03 5.17e-02   0.0
      bit_serial_accumulation_17__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_14) 9.39e-04 4.89e-02 1.78e+03 5.17e-02   0.0
      bit_serial_accumulation_16__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_15) 9.43e-04 4.89e-02 1.78e+03 5.17e-02   0.0
      bit_serial_accumulation_15__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_16) 9.45e-04 4.90e-02 1.80e+03 5.17e-02   0.0
      bit_serial_accumulation_14__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_17) 9.37e-04 4.89e-02 1.78e+03 5.17e-02   0.0
      bit_serial_accumulation_13__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_18) 9.36e-04 4.89e-02 1.77e+03 5.17e-02   0.0
      bit_serial_accumulation_12__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_19) 9.44e-04 4.89e-02 1.76e+03 5.16e-02   0.0
      bit_serial_accumulation_11__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_20) 9.39e-04 4.89e-02 1.78e+03 5.17e-02   0.0
      bit_serial_accumulation_10__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_21) 9.48e-04 4.90e-02 1.80e+03 5.17e-02   0.0
      bit_serial_accumulation_9__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_22) 9.44e-04 4.89e-02 1.76e+03 5.17e-02   0.0
      bit_serial_accumulation_8__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_23) 9.39e-04 4.89e-02 1.78e+03 5.17e-02   0.0
      bit_serial_accumulation_7__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_24) 9.43e-04 4.90e-02 1.78e+03 5.17e-02   0.0
      bit_serial_accumulation_6__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_25) 9.47e-04 4.89e-02 1.75e+03 5.16e-02   0.0
      bit_serial_accumulation_5__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_26) 9.42e-04 4.90e-02 1.79e+03 5.17e-02   0.0
      bit_serial_accumulation_4__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_27) 9.41e-04 4.89e-02 1.77e+03 5.17e-02   0.0
      bit_serial_accumulation_3__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_28) 9.39e-04 4.90e-02 1.79e+03 5.17e-02   0.0
      bit_serial_accumulation_2__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_29) 9.44e-04 4.89e-02 1.75e+03 5.16e-02   0.0
      bit_serial_accumulation_1__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_30) 9.43e-04 4.89e-02 1.78e+03 5.17e-02   0.0
      bit_serial_accumulation_0__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH14_BIT_SERIAL_ACC_WIDTH23_COMPUTE_CYCLE9_ROUND64_31) 9.41e-04 4.89e-02 1.76e+03 5.16e-02   0.0
      adder_tree_31__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_0) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_30__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_1) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_29__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_2) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_28__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_3) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_27__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_4) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_26__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_5) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_25__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_6) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_24__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_7) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_23__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_8) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_22__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_9) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_21__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_10) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_20__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_11) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_19__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_12) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_18__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_13) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_17__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_14) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_16__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_15) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_15__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_16) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_14__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_17) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_13__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_18) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_12__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_19) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_11__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_20) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_10__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_21) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_9__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_22) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_8__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_23) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_7__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_24) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_6__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_25) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_5__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_26) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_4__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_27) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_3__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_28) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_2__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_29) 3.03e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_1__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_30) 3.02e-03    0.705 1.46e+04    0.722   0.2
      adder_tree_0__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH14_INPUT_NUM32_STAGES_PER_REG4_31) 3.03e-03    0.705 1.46e+04    0.722   0.2
  V_M3D_unshared_block1 (M3D_unshared_block1_MACRO_COLUMN32_MACRO_ROW2_BANK_COLUMN1024_BANK_ROW64_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH5_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW1_log2_MACRO_COLUMN5_PARALLEL_ROW32_MACRO_DATA_WIDTH32_MACROS_ADDR_WIDTH6) 3.94e-02   33.259 6.66e+05   33.964  10.5
    u_dram_banks (DRAM_banks_MACROS_ADDR_WIDTH6_BANK_DATA_WIDTH1024_BANK_NUM9_MACRO_DATA_WIDTH32_COL_BLOCK_SIZE32_MACRO_COLUMN32_MACRO_ROW2) 5.01e-09 1.41e-03   26.129 1.43e-03   0.0
    u_q_buf_exp (center_buf_DATA_WIDTH8_DEPTH32_log2_DEPTH5) 3.38e-04    0.330 6.24e+03    0.336   0.1
    u_q_buf_mantissa (center_buf_DATA_WIDTH288_DEPTH32_log2_DEPTH5) 1.19e-02   11.823 2.60e+05   12.094   3.7
    q_cache_control_inst (q_cache_control_MACRO_ROW2_Q_BUF_ADDR_WIDTH5_MACRO_DATA_WIDTH32_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE32_log2_COL_BLOCK_SIZE5) 2.75e-04    0.420 4.43e+03    0.425   0.1
    genblk1_31__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_0) 8.42e-04    0.646 1.23e+04    0.659   0.2
    genblk1_30__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_1) 8.32e-04    0.646 1.23e+04    0.659   0.2
    genblk1_29__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_2) 8.26e-04    0.646 1.23e+04    0.659   0.2
    genblk1_28__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_3) 8.27e-04    0.646 1.23e+04    0.659   0.2
    genblk1_27__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_4) 8.36e-04    0.646 1.23e+04    0.659   0.2
    genblk1_26__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_5) 8.47e-04    0.646 1.23e+04    0.659   0.2
    genblk1_25__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_6) 8.38e-04    0.646 1.23e+04    0.659   0.2
    genblk1_24__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_7) 8.30e-04    0.646 1.23e+04    0.659   0.2
    genblk1_23__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_8) 8.36e-04    0.646 1.23e+04    0.659   0.2
    genblk1_22__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_9) 8.46e-04    0.646 1.23e+04    0.659   0.2
    genblk1_21__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_10) 8.27e-04    0.646 1.23e+04    0.659   0.2
    genblk1_20__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_11) 8.40e-04    0.646 1.23e+04    0.659   0.2
    genblk1_19__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_12) 8.41e-04    0.646 1.23e+04    0.659   0.2
    genblk1_18__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_13) 8.26e-04    0.646 1.23e+04    0.659   0.2
    genblk1_17__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_14) 8.31e-04    0.646 1.23e+04    0.659   0.2
    genblk1_16__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_15) 8.37e-04    0.646 1.23e+04    0.659   0.2
    genblk1_15__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_16) 8.30e-04    0.646 1.23e+04    0.659   0.2
    genblk1_14__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_17) 8.33e-04    0.646 1.23e+04    0.659   0.2
    genblk1_13__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_18) 8.32e-04    0.646 1.23e+04    0.659   0.2
    genblk1_12__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_19) 8.43e-04    0.646 1.23e+04    0.659   0.2
    genblk1_11__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_20) 8.37e-04    0.646 1.23e+04    0.659   0.2
    genblk1_10__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_21) 8.26e-04    0.646 1.23e+04    0.659   0.2
    genblk1_9__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_22) 8.37e-04    0.646 1.23e+04    0.659   0.2
    genblk1_8__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_23) 8.41e-04    0.646 1.23e+04    0.659   0.2
    genblk1_7__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_24) 8.36e-04    0.646 1.23e+04    0.659   0.2
    genblk1_6__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_25) 8.31e-04    0.646 1.23e+04    0.659   0.2
    genblk1_5__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_26) 8.14e-04    0.646 1.23e+04    0.659   0.2
    genblk1_4__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_27) 8.38e-04    0.646 1.23e+04    0.659   0.2
    genblk1_3__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_28) 8.37e-04    0.646 1.23e+04    0.659   0.2
    genblk1_2__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_29) 8.45e-04    0.646 1.23e+04    0.659   0.2
    genblk1_1__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_30) 8.38e-04    0.646 1.23e+04    0.659   0.2
    genblk1_0__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_31) 8.34e-04    0.646 1.23e+04    0.659   0.2
    cmIn_control_inst (cmIn_control_MACRO_DATA_WIDTH32_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH6_BANK_DATA_WIDTH1024_BANK_NUM9_MACRO_ROW2_MACRO_COLUMN32_COL_BLOCK_SIZE32_Q_BUF_ADDR_WIDTH5)    0.000 5.23e-03 1.22e+03 6.46e-03   0.0
    u_weight_write_control (weight_write_control_BANK_DATA_WIDTH1024_BANK_NUM9_MACROS_ADDR_WIDTH6_MACRO_COLUMN32_MACRO_ROW2) 2.59e-04 8.48e-03  171.887 8.91e-03   0.0
  K_M3D_unshared_block1 (M3D_unshared_block1_MACRO_COLUMN2_MACRO_ROW32_BANK_COLUMN64_BANK_ROW1024_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH1_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW5_log2_MACRO_COLUMN1_PARALLEL_ROW32_MACRO_DATA_WIDTH32_MACROS_ADDR_WIDTH6)    0.105   22.183 4.36e+05   22.724   7.0
    u_dram_banks (DRAM_banks_MACROS_ADDR_WIDTH6_BANK_DATA_WIDTH1024_BANK_NUM9_MACRO_DATA_WIDTH32_COL_BLOCK_SIZE32_MACRO_COLUMN2_MACRO_ROW32) 3.90e-06 1.43e-03   26.152 1.46e-03   0.0
    u_q_buf_exp (center_buf_DATA_WIDTH8_DEPTH2_log2_DEPTH1) 5.95e-05 3.23e-02  639.932 3.30e-02   0.0
    u_q_buf_mantissa (center_buf_DATA_WIDTH288_DEPTH2_log2_DEPTH1) 2.69e-03    1.110 2.33e+04    1.136   0.4
    q_cache_control_inst (q_cache_control_MACRO_ROW32_Q_BUF_ADDR_WIDTH1_MACRO_DATA_WIDTH32_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE32_log2_COL_BLOCK_SIZE5) 2.80e-03    0.436 4.57e+03    0.443   0.1
    genblk1_31__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_32) 2.94e-03    0.643 1.27e+04    0.659   0.2
    genblk1_30__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_33) 2.96e-03    0.643 1.27e+04    0.659   0.2
    genblk1_29__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_34) 2.94e-03    0.643 1.27e+04    0.659   0.2
    genblk1_28__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_35) 2.95e-03    0.643 1.27e+04    0.659   0.2
    genblk1_27__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_36) 2.96e-03    0.643 1.27e+04    0.659   0.2
    genblk1_26__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_37) 2.97e-03    0.643 1.27e+04    0.659   0.2
    genblk1_25__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_38) 2.93e-03    0.643 1.27e+04    0.659   0.2
    genblk1_24__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_39) 2.96e-03    0.643 1.27e+04    0.659   0.2
    genblk1_23__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_40) 2.96e-03    0.643 1.27e+04    0.659   0.2
    genblk1_22__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_41) 2.97e-03    0.643 1.27e+04    0.659   0.2
    genblk1_21__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_42) 2.94e-03    0.643 1.27e+04    0.659   0.2
    genblk1_20__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_43) 2.96e-03    0.644 1.27e+04    0.659   0.2
    genblk1_19__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_44) 2.95e-03    0.643 1.27e+04    0.659   0.2
    genblk1_18__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_45) 2.92e-03    0.643 1.27e+04    0.659   0.2
    genblk1_17__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_46) 2.93e-03    0.643 1.27e+04    0.659   0.2
    genblk1_16__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_47) 2.96e-03    0.643 1.27e+04    0.659   0.2
    genblk1_15__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_48) 2.95e-03    0.643 1.27e+04    0.659   0.2
    genblk1_14__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_49) 2.94e-03    0.643 1.27e+04    0.659   0.2
    genblk1_13__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_50) 2.94e-03    0.643 1.27e+04    0.659   0.2
    genblk1_12__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_51) 2.95e-03    0.643 1.27e+04    0.659   0.2
    genblk1_11__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_52) 2.94e-03    0.643 1.27e+04    0.659   0.2
    genblk1_10__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_53) 2.93e-03    0.643 1.27e+04    0.659   0.2
    genblk1_9__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_54) 2.95e-03    0.643 1.27e+04    0.659   0.2
    genblk1_8__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_55) 2.95e-03    0.643 1.27e+04    0.659   0.2
    genblk1_7__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_56) 2.95e-03    0.643 1.27e+04    0.659   0.2
    genblk1_6__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_57) 2.95e-03    0.643 1.27e+04    0.659   0.2
    genblk1_5__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_58) 2.94e-03    0.643 1.27e+04    0.659   0.2
    genblk1_4__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_59) 2.95e-03    0.643 1.27e+04    0.659   0.2
    genblk1_3__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_60) 2.95e-03    0.643 1.27e+04    0.659   0.2
    genblk1_2__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_61) 2.94e-03    0.643 1.27e+04    0.659   0.2
    genblk1_1__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_62) 2.95e-03    0.643 1.27e+04    0.659   0.2
    genblk1_0__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6_63) 3.46e-03    0.643 1.27e+04    0.659   0.2
    cmIn_control_inst (cmIn_control_MACRO_DATA_WIDTH32_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH6_BANK_DATA_WIDTH1024_BANK_NUM9_MACRO_ROW32_MACRO_COLUMN2_COL_BLOCK_SIZE32_Q_BUF_ADDR_WIDTH1) 7.47e-04 6.44e-03 1.26e+03 8.44e-03   0.0
    u_weight_write_control (weight_write_control_BANK_DATA_WIDTH1024_BANK_NUM9_MACROS_ADDR_WIDTH6_MACRO_COLUMN2_MACRO_ROW32) 1.82e-03 8.69e-03  170.950 1.07e-02   0.0
  GEMV_shared_block1_inst (GEMV_shared_block1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_CMP_STAGES_PER_REG2_PARALLEL_ROW32_MACRO_DATA_WIDTH32)    0.503    1.569 1.53e+05    2.225   0.7
    data_wr_exp_pre_align_31__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_0) 1.26e-02 3.06e-02 3.91e+03 4.71e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_0) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 1.25e-02 1.74e-02 3.70e+03 3.36e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_0) 1.25e-02 1.74e-02 3.70e+03 3.36e-02   0.0
    data_wr_exp_pre_align_30__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_1) 1.23e-02 3.05e-02 3.90e+03 4.67e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_1) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 1.23e-02 1.73e-02 3.69e+03 3.32e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_1) 1.23e-02 1.73e-02 3.69e+03 3.32e-02   0.0
    data_wr_exp_pre_align_29__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_2) 1.28e-02 3.08e-02 3.96e+03 4.75e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_2) 1.37e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 1.27e-02 1.76e-02 3.76e+03 3.40e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_2) 1.27e-02 1.76e-02 3.76e+03 3.40e-02   0.0
    data_wr_exp_pre_align_28__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_3) 1.25e-02 3.06e-02 3.93e+03 4.70e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_3) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 1.24e-02 1.74e-02 3.73e+03 3.36e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_3) 1.24e-02 1.74e-02 3.73e+03 3.36e-02   0.0
    data_wr_exp_pre_align_27__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_4) 1.23e-02 3.05e-02 3.90e+03 4.67e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_4) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 1.22e-02 1.73e-02 3.69e+03 3.32e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_4) 1.22e-02 1.73e-02 3.69e+03 3.32e-02   0.0
    data_wr_exp_pre_align_26__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_5) 1.27e-02 3.09e-02 3.98e+03 4.76e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_5) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 1.26e-02 1.78e-02 3.77e+03 3.42e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_5) 1.26e-02 1.78e-02 3.77e+03 3.42e-02   0.0
    data_wr_exp_pre_align_25__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_6) 1.26e-02 3.06e-02 3.96e+03 4.72e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_6) 1.37e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 1.25e-02 1.74e-02 3.76e+03 3.37e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_6) 1.25e-02 1.74e-02 3.76e+03 3.37e-02   0.0
    data_wr_exp_pre_align_24__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_7) 1.24e-02 3.04e-02 3.89e+03 4.67e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_7) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 1.23e-02 1.72e-02 3.69e+03 3.33e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_7) 1.23e-02 1.72e-02 3.69e+03 3.33e-02   0.0
    data_wr_exp_pre_align_23__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_8) 1.25e-02 3.07e-02 3.89e+03 4.71e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_8) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 1.25e-02 1.75e-02 3.69e+03 3.36e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_8) 1.25e-02 1.75e-02 3.69e+03 3.36e-02   0.0
    data_wr_exp_pre_align_22__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_9) 1.19e-02 2.98e-02 3.75e+03 4.54e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_9) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 1.19e-02 1.66e-02 3.55e+03 3.20e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_9) 1.19e-02 1.66e-02 3.55e+03 3.20e-02   0.0
    data_wr_exp_pre_align_21__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_10) 1.27e-02 3.07e-02 3.97e+03 4.73e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_10) 1.37e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 1.26e-02 1.75e-02 3.76e+03 3.39e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_10) 1.26e-02 1.75e-02 3.76e+03 3.39e-02   0.0
    data_wr_exp_pre_align_20__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_11) 1.25e-02 3.07e-02 3.96e+03 4.72e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_11) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 1.24e-02 1.75e-02 3.76e+03 3.37e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_11) 1.24e-02 1.75e-02 3.76e+03 3.37e-02   0.0
    data_wr_exp_pre_align_19__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_12) 1.23e-02 3.05e-02 3.91e+03 4.67e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_12) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 1.22e-02 1.73e-02 3.70e+03 3.32e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_12) 1.22e-02 1.73e-02 3.70e+03 3.32e-02   0.0
    data_wr_exp_pre_align_18__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_13) 1.25e-02 3.07e-02 3.94e+03 4.71e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_13) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 1.24e-02 1.75e-02 3.74e+03 3.37e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_13) 1.24e-02 1.75e-02 3.74e+03 3.37e-02   0.0
    data_wr_exp_pre_align_17__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_14) 1.26e-02 3.08e-02 3.97e+03 4.73e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_14) 1.37e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 1.25e-02 1.76e-02 3.77e+03 3.39e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_14) 1.25e-02 1.76e-02 3.77e+03 3.39e-02   0.0
    data_wr_exp_pre_align_16__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_15) 1.23e-02 3.01e-02 3.84e+03 4.63e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_15) 1.38e-05 1.53e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 1.22e-02 1.69e-02 3.64e+03 3.28e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_15) 1.22e-02 1.69e-02 3.64e+03 3.28e-02   0.0
    data_wr_exp_pre_align_15__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_16) 1.27e-02 3.07e-02 3.96e+03 4.73e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_16) 1.38e-05 1.53e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16) 1.26e-02 1.75e-02 3.76e+03 3.39e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_16) 1.26e-02 1.75e-02 3.76e+03 3.39e-02   0.0
    data_wr_exp_pre_align_14__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_17) 1.25e-02 3.06e-02 3.92e+03 4.71e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_17) 1.38e-05 1.53e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17) 1.25e-02 1.74e-02 3.72e+03 3.36e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_17) 1.25e-02 1.74e-02 3.72e+03 3.36e-02   0.0
    data_wr_exp_pre_align_13__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_18) 1.26e-02 3.07e-02 3.93e+03 4.72e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_18) 1.37e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18) 1.26e-02 1.75e-02 3.73e+03 3.38e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_18) 1.26e-02 1.75e-02 3.73e+03 3.38e-02   0.0
    data_wr_exp_pre_align_12__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_19) 1.26e-02 3.05e-02 3.89e+03 4.70e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_19) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19) 1.25e-02 1.73e-02 3.69e+03 3.35e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_19) 1.25e-02 1.73e-02 3.69e+03 3.35e-02   0.0
    data_wr_exp_pre_align_11__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_20) 1.25e-02 3.05e-02 3.89e+03 4.69e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_20) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20) 1.24e-02 1.73e-02 3.69e+03 3.34e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_20) 1.24e-02 1.73e-02 3.69e+03 3.34e-02   0.0
    data_wr_exp_pre_align_10__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_21) 1.25e-02 3.07e-02 3.96e+03 4.72e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_21) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21) 1.24e-02 1.76e-02 3.76e+03 3.37e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_21) 1.24e-02 1.76e-02 3.76e+03 3.37e-02   0.0
    data_wr_exp_pre_align_9__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_22) 1.25e-02 3.07e-02 3.92e+03 4.71e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_22) 1.37e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22) 1.24e-02 1.75e-02 3.72e+03 3.36e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_22) 1.24e-02 1.75e-02 3.72e+03 3.36e-02   0.0
    data_wr_exp_pre_align_8__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_23) 1.26e-02 3.08e-02 3.99e+03 4.74e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_23) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23) 1.25e-02 1.76e-02 3.78e+03 3.39e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_23) 1.25e-02 1.76e-02 3.78e+03 3.39e-02   0.0
    data_wr_exp_pre_align_7__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_24) 1.25e-02 3.03e-02 3.91e+03 4.67e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_24) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24) 1.24e-02 1.71e-02 3.71e+03 3.32e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_24) 1.24e-02 1.71e-02 3.71e+03 3.32e-02   0.0
    data_wr_exp_pre_align_6__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_25) 1.23e-02 3.03e-02 3.91e+03 4.65e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_25) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25) 1.22e-02 1.71e-02 3.70e+03 3.30e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_25) 1.22e-02 1.71e-02 3.70e+03 3.30e-02   0.0
    data_wr_exp_pre_align_5__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_26) 1.23e-02 3.03e-02 3.88e+03 4.65e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_26) 1.37e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26) 1.23e-02 1.71e-02 3.67e+03 3.31e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_26) 1.23e-02 1.71e-02 3.67e+03 3.31e-02   0.0
    data_wr_exp_pre_align_4__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_27) 1.23e-02 3.06e-02 3.89e+03 4.69e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_27) 1.38e-05 1.52e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27) 1.23e-02 1.75e-02 3.69e+03 3.34e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_27) 1.23e-02 1.75e-02 3.69e+03 3.34e-02   0.0
    data_wr_exp_pre_align_3__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_28) 1.26e-02 3.12e-02 4.00e+03 4.78e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_28) 1.38e-05 1.53e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28) 1.25e-02 1.80e-02 3.80e+03 3.43e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_28) 1.25e-02 1.80e-02 3.80e+03 3.43e-02   0.0
    data_wr_exp_pre_align_2__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_29) 1.22e-02 3.02e-02 3.85e+03 4.63e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_29) 1.38e-05 1.53e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29) 1.21e-02 1.71e-02 3.64e+03 3.28e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_29) 1.21e-02 1.71e-02 3.64e+03 3.28e-02   0.0
    data_wr_exp_pre_align_1__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_30) 1.26e-02 3.07e-02 3.89e+03 4.72e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_30) 1.37e-05 1.53e-03   24.618 1.56e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30) 1.25e-02 1.75e-02 3.68e+03 3.37e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_30) 1.25e-02 1.75e-02 3.68e+03 3.37e-02   0.0
    data_wr_exp_pre_align_0__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_31)    0.114    0.621 3.15e+04    0.766   0.2
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH32_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_31) 5.02e-02    0.527 1.78e+04    0.595   0.2
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH32_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31) 6.37e-02 8.19e-02 1.35e+04    0.159   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM32_31) 2.47e-02 3.67e-02 5.57e+03 6.69e-02   0.0
1
