set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {lc256.vo lc256_v.sdo}}
}
