<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="../../multicycle_pipeline_ip.cpp:91:20" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="../../multicycle_pipeline_ip.cpp:91:20" LoopName="VITIS_LOOP_91_1" ParentFunc="multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)"/>
</VitisHLS:BurstInfo>

