<stg><name>QIO_accel</name>


<trans_list>

<trans id="155" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_data_V), !map !105

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_last_V), !map !111

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_data_V), !map !115

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_last_V), !map !121

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed), !map !125

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @QIO_accel_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:6  %init_val = alloca [256 x i32], align 16

]]></Node>
<StgValue><ssdm name="init_val"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:7  %final_val = alloca [256 x i32], align 16

]]></Node>
<StgValue><ssdm name="final_val"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
:8  %coef_list_0 = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="coef_list_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:9  %coef_list_1 = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="coef_list_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:10  %coef_list_2 = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="coef_list_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:11  %coef_list_3 = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="coef_list_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:12  %coef_list_4 = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="coef_list_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:13  %coef_list_5 = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="coef_list_5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:14  %coef_list_6 = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="coef_list_6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:15  %coef_list_7 = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="coef_list_7"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:16  %coef_list_8 = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="coef_list_8"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:17  %coef_list_9 = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="coef_list_9"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:18  %coef_list_10 = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="coef_list_10"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:19  %coef_list_11 = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="coef_list_11"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:20  %coef_list_12 = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="coef_list_12"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:21  %coef_list_13 = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="coef_list_13"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:22  %coef_list_14 = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="coef_list_14"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:23  %coef_list_15 = alloca [4096 x float], align 4

]]></Node>
<StgValue><ssdm name="coef_list_15"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(i32* %input_data_V, i1* %input_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln71"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i32* %output_data_V, i1* %output_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="specinterface_ln71"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln71"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(i32* %seed, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln71"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:28  br label %1

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i9 [ 0, %0 ], [ %i, %axis2type_loop1 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln48 = icmp eq i9 %i_0_i, -256

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i = add i9 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln48, label %.preheader.i.preheader.preheader, label %axis2type_loop1

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
axis2type_loop1:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
axis2type_loop1:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
axis2type_loop1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="9">
<![CDATA[
axis2type_loop1:3  %zext_ln50 = zext i9 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
axis2type_loop1:4  %empty_47 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_data_V, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="33">
<![CDATA[
axis2type_loop1:5  %input_data_V_val = extractvalue { i32, i1 } %empty_47, 0

]]></Node>
<StgValue><ssdm name="input_data_V_val"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop1:6  %init_val_addr = getelementptr inbounds [256 x i32]* %init_val, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="init_val_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
axis2type_loop1:7  store i32 %input_data_V_val, i32* %init_val_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
axis2type_loop1:8  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str11, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
axis2type_loop1:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader.preheader:0  br label %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader.i.preheader:0  %indvar_flatten = phi i17 [ %add_ln54, %axis2type_loop3_end ], [ 0, %.preheader.i.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.i.preheader:1  %i1_0_i = phi i9 [ %select_ln60_1, %axis2type_loop3_end ], [ 0, %.preheader.i.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_i"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.i.preheader:2  %j_0_i = phi i9 [ %j, %axis2type_loop3_end ], [ 0, %.preheader.i.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.i.preheader:3  %icmp_ln54 = icmp eq i17 %indvar_flatten, -65536

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.i.preheader:4  %add_ln54 = add i17 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.preheader:5  br i1 %icmp_ln54, label %"axis2type<int>.exit", label %axis2type_loop3_begin

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
axis2type_loop3_begin:0  %i_4 = add i9 1, %i1_0_i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
axis2type_loop3_begin:1  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @axis2type_loop2_axis)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
axis2type_loop3_begin:2  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
axis2type_loop3_begin:3  %icmp_ln56 = icmp eq i9 %j_0_i, -256

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
axis2type_loop3_begin:4  %select_ln60 = select i1 %icmp_ln56, i9 0, i9 %j_0_i

]]></Node>
<StgValue><ssdm name="select_ln60"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
axis2type_loop3_begin:5  %select_ln60_1 = select i1 %icmp_ln56, i9 %i_4, i9 %i1_0_i

]]></Node>
<StgValue><ssdm name="select_ln60_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
axis2type_loop3_begin:6  %trunc_ln60_1_mid2 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %select_ln60_1, i32 4, i32 8)

]]></Node>
<StgValue><ssdm name="trunc_ln60_1_mid2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="9">
<![CDATA[
axis2type_loop3_begin:7  %trunc_ln60 = trunc i9 %select_ln60_1 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
axis2type_loop3_begin:8  %tmp_72 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %trunc_ln60, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="12">
<![CDATA[
axis2type_loop3_begin:9  %zext_ln56 = zext i12 %tmp_72 to i13

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
axis2type_loop3_begin:10  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
axis2type_loop3_begin:11  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
axis2type_loop3_begin:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln57"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
axis2type_loop3_begin:13  %empty_51 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_data_V, i1* %input_last_V)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="33">
<![CDATA[
axis2type_loop3_begin:14  %input_data_V_val4 = extractvalue { i32, i1 } %empty_51, 0

]]></Node>
<StgValue><ssdm name="input_data_V_val4"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
axis2type_loop3_begin:15  %bitcast_ln60 = bitcast i32 %input_data_V_val4 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln60"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="9">
<![CDATA[
axis2type_loop3_begin:16  %zext_ln60 = zext i9 %select_ln60 to i13

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
axis2type_loop3_begin:17  %add_ln60 = add i13 %zext_ln56, %zext_ln60

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="13">
<![CDATA[
axis2type_loop3_begin:18  %zext_ln60_1 = zext i13 %add_ln60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop3_begin:19  %coef_list_0_addr = getelementptr [4096 x float]* %coef_list_0, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="coef_list_0_addr"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop3_begin:20  %coef_list_1_addr = getelementptr [4096 x float]* %coef_list_1, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="coef_list_1_addr"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop3_begin:21  %coef_list_2_addr = getelementptr [4096 x float]* %coef_list_2, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="coef_list_2_addr"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop3_begin:22  %coef_list_3_addr = getelementptr [4096 x float]* %coef_list_3, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="coef_list_3_addr"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop3_begin:23  %coef_list_4_addr = getelementptr [4096 x float]* %coef_list_4, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="coef_list_4_addr"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop3_begin:24  %coef_list_5_addr = getelementptr [4096 x float]* %coef_list_5, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="coef_list_5_addr"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop3_begin:25  %coef_list_6_addr = getelementptr [4096 x float]* %coef_list_6, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="coef_list_6_addr"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop3_begin:26  %coef_list_7_addr = getelementptr [4096 x float]* %coef_list_7, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="coef_list_7_addr"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop3_begin:27  %coef_list_8_addr = getelementptr [4096 x float]* %coef_list_8, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="coef_list_8_addr"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop3_begin:28  %coef_list_9_addr = getelementptr [4096 x float]* %coef_list_9, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="coef_list_9_addr"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop3_begin:29  %coef_list_10_addr = getelementptr [4096 x float]* %coef_list_10, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="coef_list_10_addr"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop3_begin:30  %coef_list_11_addr = getelementptr [4096 x float]* %coef_list_11, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="coef_list_11_addr"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop3_begin:31  %coef_list_12_addr = getelementptr [4096 x float]* %coef_list_12, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="coef_list_12_addr"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop3_begin:32  %coef_list_13_addr = getelementptr [4096 x float]* %coef_list_13, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="coef_list_13_addr"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop3_begin:33  %coef_list_14_addr = getelementptr [4096 x float]* %coef_list_14, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="coef_list_14_addr"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
axis2type_loop3_begin:34  %coef_list_15_addr = getelementptr [4096 x float]* %coef_list_15, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="coef_list_15_addr"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0">
<![CDATA[
axis2type_loop3_begin:35  switch i5 %trunc_ln60_1_mid2, label %branch15 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln60"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch14:0  store float %bitcast_ln60, float* %coef_list_14_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %axis2type_loop3_end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch13:0  store float %bitcast_ln60, float* %coef_list_13_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %axis2type_loop3_end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch12:0  store float %bitcast_ln60, float* %coef_list_12_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %axis2type_loop3_end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch11:0  store float %bitcast_ln60, float* %coef_list_11_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %axis2type_loop3_end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch10:0  store float %bitcast_ln60, float* %coef_list_10_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %axis2type_loop3_end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch9:0  store float %bitcast_ln60, float* %coef_list_9_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %axis2type_loop3_end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch8:0  store float %bitcast_ln60, float* %coef_list_8_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %axis2type_loop3_end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch7:0  store float %bitcast_ln60, float* %coef_list_7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %axis2type_loop3_end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch6:0  store float %bitcast_ln60, float* %coef_list_6_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %axis2type_loop3_end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch5:0  store float %bitcast_ln60, float* %coef_list_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %axis2type_loop3_end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch4:0  store float %bitcast_ln60, float* %coef_list_4_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %axis2type_loop3_end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch3:0  store float %bitcast_ln60, float* %coef_list_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %axis2type_loop3_end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch2:0  store float %bitcast_ln60, float* %coef_list_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %axis2type_loop3_end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch1:0  store float %bitcast_ln60, float* %coef_list_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %axis2type_loop3_end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch0:0  store float %bitcast_ln60, float* %coef_list_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %axis2type_loop3_end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="!0"/>
<literal name="trunc_ln60_1_mid2" val="!1"/>
<literal name="trunc_ln60_1_mid2" val="!2"/>
<literal name="trunc_ln60_1_mid2" val="!3"/>
<literal name="trunc_ln60_1_mid2" val="!4"/>
<literal name="trunc_ln60_1_mid2" val="!5"/>
<literal name="trunc_ln60_1_mid2" val="!6"/>
<literal name="trunc_ln60_1_mid2" val="!7"/>
<literal name="trunc_ln60_1_mid2" val="!8"/>
<literal name="trunc_ln60_1_mid2" val="!9"/>
<literal name="trunc_ln60_1_mid2" val="!10"/>
<literal name="trunc_ln60_1_mid2" val="!11"/>
<literal name="trunc_ln60_1_mid2" val="!12"/>
<literal name="trunc_ln60_1_mid2" val="!13"/>
<literal name="trunc_ln60_1_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch15:0  store float %bitcast_ln60, float* %coef_list_15_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln60_1_mid2" val="!0"/>
<literal name="trunc_ln60_1_mid2" val="!1"/>
<literal name="trunc_ln60_1_mid2" val="!2"/>
<literal name="trunc_ln60_1_mid2" val="!3"/>
<literal name="trunc_ln60_1_mid2" val="!4"/>
<literal name="trunc_ln60_1_mid2" val="!5"/>
<literal name="trunc_ln60_1_mid2" val="!6"/>
<literal name="trunc_ln60_1_mid2" val="!7"/>
<literal name="trunc_ln60_1_mid2" val="!8"/>
<literal name="trunc_ln60_1_mid2" val="!9"/>
<literal name="trunc_ln60_1_mid2" val="!10"/>
<literal name="trunc_ln60_1_mid2" val="!11"/>
<literal name="trunc_ln60_1_mid2" val="!12"/>
<literal name="trunc_ln60_1_mid2" val="!13"/>
<literal name="trunc_ln60_1_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %axis2type_loop3_end

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
axis2type_loop3_end:0  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str13, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
axis2type_loop3_end:1  %j = add i9 %select_ln60, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
axis2type_loop3_end:2  br label %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="133" st_id="5" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
axis2type<int>.exit:0  %seed_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %seed)

]]></Node>
<StgValue><ssdm name="seed_read"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="1" op_21_bw="33">
<![CDATA[
axis2type<int>.exit:1  call fastcc void @"QIO_accel_hw<int>"([256 x i32]* %init_val, [4096 x float]* %coef_list_0, [4096 x float]* %coef_list_1, [4096 x float]* %coef_list_2, [4096 x float]* %coef_list_3, [4096 x float]* %coef_list_4, [4096 x float]* %coef_list_5, [4096 x float]* %coef_list_6, [4096 x float]* %coef_list_7, [4096 x float]* %coef_list_8, [4096 x float]* %coef_list_9, [4096 x float]* %coef_list_10, [4096 x float]* %coef_list_11, [4096 x float]* %coef_list_12, [4096 x float]* %coef_list_13, [4096 x float]* %coef_list_14, [4096 x float]* %coef_list_15, i32 %seed_read, [256 x i32]* %final_val)

]]></Node>
<StgValue><ssdm name="call_ln76"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="135" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="1" op_21_bw="33">
<![CDATA[
axis2type<int>.exit:1  call fastcc void @"QIO_accel_hw<int>"([256 x i32]* %init_val, [4096 x float]* %coef_list_0, [4096 x float]* %coef_list_1, [4096 x float]* %coef_list_2, [4096 x float]* %coef_list_3, [4096 x float]* %coef_list_4, [4096 x float]* %coef_list_5, [4096 x float]* %coef_list_6, [4096 x float]* %coef_list_7, [4096 x float]* %coef_list_8, [4096 x float]* %coef_list_9, [4096 x float]* %coef_list_10, [4096 x float]* %coef_list_11, [4096 x float]* %coef_list_12, [4096 x float]* %coef_list_13, [4096 x float]* %coef_list_14, [4096 x float]* %coef_list_15, i32 %seed_read, [256 x i32]* %final_val)

]]></Node>
<StgValue><ssdm name="call_ln76"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
axis2type<int>.exit:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0_i1 = phi i9 [ 0, %"axis2type<int>.exit" ], [ %i_5, %type2axis_loop1 ]

]]></Node>
<StgValue><ssdm name="i_0_i1"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln72 = icmp eq i9 %i_0_i1, -256

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_5 = add i9 %i_0_i1, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln72, label %"type2axis<int>.exit", label %type2axis_loop1

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
type2axis_loop1:3  %icmp_ln75 = icmp eq i9 %i_0_i1, 255

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="9">
<![CDATA[
type2axis_loop1:4  %zext_ln78 = zext i9 %i_0_i1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
type2axis_loop1:5  %final_val_addr = getelementptr inbounds [256 x i32]* %final_val, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="final_val_addr"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="8">
<![CDATA[
type2axis_loop1:6  %final_val_load = load i32* %final_val_addr, align 4

]]></Node>
<StgValue><ssdm name="final_val_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="146" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="8">
<![CDATA[
type2axis_loop1:6  %final_val_load = load i32* %final_val_addr, align 4

]]></Node>
<StgValue><ssdm name="final_val_load"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
type2axis_loop1:7  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_data_V, i1* %output_last_V, i32 %final_val_load, i1 %icmp_ln75)

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
type2axis_loop1:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
type2axis_loop1:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
type2axis_loop1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln73"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
type2axis_loop1:7  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_data_V, i1* %output_last_V, i32 %final_val_load, i1 %icmp_ln75)

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
type2axis_loop1:8  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str5, i32 %tmp_24)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
type2axis_loop1:9  br label %2

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0">
<![CDATA[
type2axis<int>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln78"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
