 1
中文摘要 
現代無線通訊系統在通道頻率的選擇上明顯趨向於更高微波頻段，因此在前端的射頻
積體電路設計上，除仰賴更微小而快速的半導體製程外，也需要同步發展各種晶片尺寸封
裝，並嚴謹考量封裝效應。本計畫第二年度在研究封裝效應並予以具體納入射頻積體電路
的設計考量中，同時建立射頻積體電路封裝模型資料庫，以提供晶片-封裝-電路板共設計時
可以執行整合模擬。主要研究的封裝種類包括兩款目前最為先進的射頻晶片尺寸封裝，以
接合形式可區分為鎊線型無引線晶片載體封裝以及覆晶型球陣列封裝。主要研究封裝對低
雜訊放大器、功率放大器、升降頻混波器、電壓控制振盪器、以及正交調制器等射頻積體
電路的效應，包括對增益、雜訊指數、線性度、效率、調整頻寬、相位雜訊及調制準確度
等重要參數的影響。在模型化研究上，以修正 T 型等效電路為基礎，配合剝皮萃取方法，
建立封裝互連及接地效應之寬頻 SPICE 模型。 
關鍵字: 射頻單封裝系統、射頻積體電路封裝、寬頻 SPICE 模型、晶片-封裝-電路板共設計 
 
英文摘要 
In order to meet the increasing demand for wider bandwidth, the current RFICs for modern 
wireless communication systems have operated toward higher microwave frequencies at which 
the package and PCB effects become more evident so as to degrade the RFICs’ performance more 
frequently. This subproject in the second year has investigated and modeled the package effects 
on RFICs for wireless applications. Two popular chip-scale RFIC packages have been studied. 
One is the wire-bonding LCC (Leadless Chip Carrier) package. The other is the flip-chip BGA 
(Ball Grid Array) package. The influence of package on low-noise amplifier, power amplifier, 
mixer, voltage-controlled oscillator, and IQ modulator includes the variation in various RF 
parameters such as gain, noise figure, linearity, efficiency, tuning range, phase noise and 
modulation accuracy. The modified-T equivalent circuit extracted from measured S parameters 
based on the peeling method has been used again to model the package interconnect and ground 
effects over an extremely large frequency range. It is emphasized that the established package 
model library can be provided as a basis of chip-package-board codesign simulation. 
Keywords: RF System-in-Package, RFIC package, broadband SPICE model, chip-package-board 
codesign 
 
報告內容 
ㄧ、前言與目的 
單封裝系統因為可以容納多晶片於單一封裝中以及能在封裝基板內埋被動元件，而被
視為能將無線應用之射頻模組體積有效縮小之重要解決方案。目前文獻中對各種無線通訊
系統之晶片設計、多晶片模組及三維堆疊等封裝技術，以及在有機與低溫共燒陶瓷等封裝
基板中內埋被動元件等單項上均有深入探討，但缺乏對晶片、封裝及基板間互連結構、以
 3
 
目前對 RFIC 封裝之相關電性特徵研究論文較為罕見，早期國外研究重點在傳統釘架
式低腳數之封裝，所採用的方法主要歸納為：(1)利用阻抗分析儀量測方式或以準靜態數值
電磁方法找出代表封裝體寄生效應之電感、電容及電阻矩陣[1]-[3]。(2)利用全波電磁分析
方法[4]-[6]或以向量網路分析儀量測方式得到散射參數[7],[8]，然後予以模型化得到等效電
路模型。前者為較低頻段之解決方案，所得之電感、電容及電阻矩陣難以精準預測射頻微
波頻段封裝體所產生之頻率相關損耗、耦合、諧振、以及低通濾波等效應。後者雖為可涵
蓋射頻微波頻段的解決方案，但侷限在封裝體內部之元件上，如耦合線、不連續以及接地
裝置等，但沒有與 RFIC 去作整合性研究，深入了解封裝效應對 RFIC 的影響。最近包括本
人在內的許多研究人員，開始從事 RFIC 與封裝之整合電性研究。成果包括了鎊線型封裝
會對 RFIC 造成低通濾波器效應[9],[10]，並且惡化雜訊指數[11]以及線性度[12],[13]等。覆
晶型的封裝則因以 bump 作互連，電傳輸路徑短而能工作至相當高的頻段，若設計將 bump
接地電容值加以補償[14]，則能成功應用在毫米波段。 
本計畫在 RFIC 封裝模型研究上，則仍以修正 T 模型為主要等效電路架構[9],[10]，如
圖四所示。模型化頻寬遠大於上述文獻中所採用的其他等效電路架構，而且此修正 T 模型
可以配合微波網路剝皮萃取方法，非常有效率地由散射參數直接萃取出等效電路元件值。
要更強調的是：所提修正 T 模型能準確預測封裝對 RFIC 所產生的各種效應，包括耦合與
接地效應的影響所造成 RFIC 在增益與隔離度上的性能衰退，以及損耗及輸入阻抗變化所
造成雜訊指數的增加。同時其模型化頻寬足以涵蓋主要應用頻率範圍的三倍頻以上，使得
在結合 RFIC 作非線性分析時可以準確估算 P1dB 及 IP3 等重要參數[12],[13]。 
   
1sL 2sL
mL
1sR 2sR
1pR
mC
1sC 2sC1bC 2bC
bmC
2pR
mR
gL gC gR
RFICS ][
 
圖四 (左)RFIC 與封裝體結構之整合電性分析及所採用的(右)寬頻等效電路架構 
三、研究方法 
1.無引線式晶片載體封裝之模型化與效應研究 
圖一所示無引線式晶片載體封裝是目前相當熱門的 RFIC 封裝。封裝體對 RFIC 散射參
數的影響可以圖四之等效電路來評估，等效電路元件值是採用微波網路剝皮方法直接萃取
而得[9],[10]。RFIC 含封裝效應之散射參數可用下列數學式表示： 
)][][()][][(][ 10
11
0
RFPKGRFPKGRFPKG YUZYUZS −+= −−−  
其中 
1
22
22
2
11
11
1
1
0
2
1
)][]([)][]([
][
−
−
⎪⎪⎭
⎪⎪⎬
⎫
⎪⎪⎩
⎪⎪⎨
⎧
⎥⎥
⎥⎥
⎥
⎦
⎤
⎢⎢
⎢⎢
⎢
⎣
⎡
++++
++++++−+
⎥⎦
⎤⎢⎣
⎡
−
−=
g
sp
ps
sgm
gmg
sp
ps
s
RFICRFIC
Lm
mLRFPKG
Z
LjR
RLj
RZLj
ZLjZ
LjR
RLj
R
SUSUZ
CjCj
CjCj
Y
ω
ωω
ωω
ω
ωω
ωω
 
 5
 
 
圖五 本計畫所設計之(a) RFIC 長 bump (b) RFIC 之 testkey 元件如電感器長 bump (c) RFIC
及 testkey 元件一起作覆晶封裝 (d) 在覆晶封裝底面利用微波探針作測試 
 
GND
GND
GND
GND
GND
IF
GND
GND
Chip
Package
PCB
Bottom GND plane  
Vias
PCB
 int
erc
onn
ect
s 
for 
Gilb
ert 
mix
er-
bas
ed 
upc
onv
erte
r
IF+
IF-
LO-
LO+
LO-
LO+
RF
RF
PC
B in
terc
onn
ect
s 
for 
 mi
cro
mix
er-
bas
ed 
upc
onv
erte
r
Vbias
G
+LO
0L
0R0C
0G
1L1R
1G 1G 1C1C
2R 2L
2G 2G2C
2C
3C 3C3G 3G
3R 3L
4G 4C
45C
4C
4G
45C
45G
4L 4R
45L
5L 5R
5C 5C
45G
5G 5G
6G 6G6C 6C
6R6L
7C 7C7G 7G
7L 7R
8G 8G
8C 8C
8L 8R
9G 9G9C 9C9
L 9R
89C
89C
89G 89
G89L
Micromixer-based 
upconverter
-LO
IF RF
+LO -LO
+IF
-IF
RF
Gilbert mixer-
based 
upconverter
 
圖六 W-CDMA升頻混波器所採用之QFN封裝與電路板之三維電磁模擬模型與其對應之等
效電路模型 
      
GND
GND
GND
GND
GND
GND
GND
GND
GND
RFout
Bottom GND 
plane
LOin
I
Q
Chip
Package
PCB
Test pads for 90o
phase shifter testkey
Vias
     
LOin
I Q
GND
RFout Ls Rs
Gg
Lg
Rg
Cg
Cp
2
Gp
2
Gp
2
Cp
2
Quadrature
Modulator
MMIC
Output
 
圖七 W-CDMA正交調制器所採用之QFN封裝與電路板之三維電磁模擬模型與其對應之等
效電路模型 
 7
圖十(左)則為封裝對 W-CDMA 升頻混波器線性度參數(ACPR)之影響，圖中所顯示模型
化與量測結果彼此吻合[15],[16]。圖十(右)中比較 Micro-mixer 型與 Gilbert-mixer 型升頻器，
可以得知前者明顯較後者容易受封裝效應影響而嚴重惡化 ACPR 參數[15],[16]。圖十一(左)
則為封裝對 W-CDMA 正交調制器各級元件之平衡度參數與損耗之影響，圖中顯示 90 度相
移器最容易遭受封裝效應影響而惡化平衡度參數，而緩衝放大器則最容易遭受封裝損耗影
響而降低增益[17],[18]。圖十一(右)比較封裝後正交調制器之模型化與量測結果，吻合度同
樣良好[17],[18]。 
-20 -15 -10 -5 0 5
Output RF Power (dBm)
-50
-45
-40
-35
-30
-25
-20
A
C
PR
 (d
B
)
Micromixer-based upconverter
Simulation for bare chip
Simulation for packaged chip on PCB
Theory for packaged chip on PCB
Measurement for packaged chip on PCB
Gilbert mixer-based upconverter
Simulation for bare chip
Simulation for packaged chip on PCB
Theory for packaged chip on PCB
Measurement for packaged chip on PCB
     
1.87 1.875 1.88 1.885 1.89
Frequency (GHz)
-80
-60
-40
-20
0
O
ut
pu
t R
F 
Po
w
er
 (d
B
m
) Micromixer-based upconverterGilbert mixer-based upconverter
 
圖十 (左) 封裝對 W-CDMA 升頻混波器 ACPR 參數之影響 (右) 在同樣輸出訊號功率為-9 
dBm 時比較封裝效應對不同類型升頻混波器之影響 
0 1 2 3 4
-2
-1
0
1
2
3
4
5
dB
 o
r D
eg
re
e
Amplitude error
Phase error
Power loss
90 degrees
phase shifter
D
ouble 
balanced
m
ixer
D
ifferential to
single-ended
converter
O
utput buffer
B
aseband 
I and Q
   
1.85 1.876 1.902 1.928 1.954 1.98
Frequency (GHz)
0
2
4
6
8
10
EV
M
 (%
)
Bare chip
Packaged chip on PCB
On PCB measurement
 
圖十一 (左) 封裝對 W-CDMA 正交調制器各級元件平衡度與損耗之影響 (右) 比較封裝後
正交調制器之模型化與量測結果 
 
五、計畫成果自評 
綜合而言，在射頻 IC 的設計上，存在許多失真與干擾問題，並非單從晶片設計上著手
即可獲得解決，需要搭配封裝與電路板的設計，才能有效改善整體電路性能。因此，本計
畫從建立晶片-封裝-電路板共模擬流程開始，並透過模擬與實驗的比較以驗證共模擬流程的
有效性，藉以提升射頻 IC 設計效率。 
此外，本計畫所發展之晶片-封裝-電路板共模擬方法可實際應用在射頻收發機幾項整合
性關鍵議題的研究上，包括對低雜訊放大器、升降頻混波器[15],[16]、正交調制器[17],[18]、
功率放大器[19]-[21]、以及電壓控制振盪器[22],[23]、等射頻積體電路的影響則包括增益、
雜訊指數、線性度、效率、調整頻寬、相位雜訊及調制準確度等重要參數。系統整合性研
究則包括直接升頻發射機射頻功率放大器造成本地振盪訊號之拉動現象，以及直接降頻接
 9
micromixer- and Gilbert mixer-based upconverter MMICs,” European Microwave Conference, 
pp. 1778-1781, 2006.  
[17] J.M. Wu, F.Y. Han, T.S. Horng, and J. Lin, “Direct-conversion quadrature modulator MMIC 
design with a new 90 degrees phase shifter including package and PCB effects for W-CDMA 
applications,” IEEE Transactions on Microwave Theory and Techniques, vol. 54, pp. 2691-2698, 
Jun. 2006. 
[18] F.Y. Han, J.M. Wu, T.S. Horng, and J. Lin, “Implementation of a W-CDMA 
direct-conversion IQ modulator module including evaluation of chip-package-board 
interactions,” IEEE Electronic Components and Technology Conference, pp. 1726-1731, 2006. 
[19] J.K. Jau, Y.A. Chen, T.S. Horng, and J.Y. Li, “Envelope following-based RF transmitters 
using switching-mode power amplifiers,” IEEE Microwave and Wireless Components Letters, 
vol. 16, pp. 476-478, Aug. 2006. 
[20] J.K. Jau, Y.A. Chen, S.C. Hsiao, T.S. Horng, and J.Y. Li, “Highly efficient multimode RF 
transmitter using the hybrid quadrature polar modulation scheme,” IEEE International 
Microwave Symposium, pp. 789-792, 2006. 
[21] C.J. Li, T.S. Horng, J.K. Jau, and J.Y. Li, “System design issues in a HQPM-based 
transmitter,” International Microwave Symposium, accepted, 2007. 
[22] C.J. Li, C.H. Huang, W.H. Ho, T.S. Horng, and K.C. Peng, “Incorporating the single-loop 
delta-sigma modulator in a fractional-N frequency synthesizer for phase-noise improvement,” 
European Microwave Integrated Circuits Conference, 2006, pp. 183-186. 
[23] K.C. Peng, C.H. Huang, C.J. Li, T.S. Horng, and S.F. Lee, “Design of a CMOS VCO with 
two tuning inputs applied for a wideband GFSK-modulated frequency synthesizer,” IEEE Radio 
and Wireless Symposium, 2006, pp. 443-446. 
[24] Y.S. Tsai and T.S. Horng,“A broadband single-stage equivalent circuit for modeling LTCC 
band-pass filters,” IEEE Transactions on Microwave Theory and Techniques, vol. 54, pp. 
4412-4421, Dec. 2006. 
[25] Y.S. Tsai and T.S. Horng, “Broadband single-stage models for microwave band-pass filters,” 
IEEE International Microwave Symposium, pp. 1771-1774, 2006.   
[26] C.T. Chiu, C.L. Lin, T.S. Horng, S.M. Wu, and C.P. Hung, “Design of super-miniature 
bandpass filters embedded in the organic substrate without using large-value capacitors,” IEEE 
Electronic Components and Technology Conference, pp. 1356-1359, 2006. 
[27] H.H. Huang, S.Y. Xu, and T.S. Horng, “Fast prototype-based design approach to 
miniaturized LTCC band-pass filters using two reflection zeros,” European Microwave 
Conference, pp. 545-548, 2006.  
[28] C.T. Chiu, C.L. Lin, T.S. Horng, S.M. Wu, and C.P. Hung,“Design of miniature bandpass 
filters embedded in the organic substrate for RF SOP applications,”European Microwave 
Conference, pp. 502-505, 2006. 
[29] Y.S. Tsai and T.S. Horng,“Modeling of Hi-Q embedded inductors for RF-SOP 
applications,“International Symposium on VLSI Design, Automation and Test,”pp. 285-288, 
2006. 
[30] C.T. Chiu, C.H. Huang, B.N. Li, T.S. Horng, and C.P. Hung, “Design and implementation of 
embedded miniature bandpass filters for RF-system-in-organic-package applications,” IEEE 
Electronic Components and Technology Conference, accepted, 2007. 
[31] Y.S. Tsai, C.H. Huang, C.T. Chiu, T.S. Horng, and C.P. Hung, “A simple transmission-line 
model to distinguish the Q-factor responses among various kinds of integrated inductors,” IEEE 
Electronic Components and Technology Conference, accepted, 2007. 
[32] 洪子聖、吳建銘、韓府義、林仁山，採用射極退化 LC 形式之主動式 90 度相移器及使
用該相移器之正交調制器積體電路，中華民國發明專利 271889，2007。 
 
 
 
 
出席國際學術會議心得報告 
                                                             
計畫編號 NSC 95－2221－E －110－059 
計畫名稱 單封裝系統射頻模組元件設計資料庫之研究與建立(2/3) 
出國人員姓名 
服務機關及職稱 
洪子聖，國立中山大學通訊所教授兼所長 
會議時間地點 6/3/2007~6/8/2007，美國夏威夷州 Honolulu市 
會議名稱 IEEE國際微波會議 
發表論文題目 System Design Issues in a HQPM-Based Transmitter 
 
一、參加會議經過 
本人與所指導博士班學生李健榮同學，一起參加 2007 年國際電機電子工程學會
(IEEE)所主辦之國際微波會議(International Microwave Symposium, IMS)發表論文。會
議地點是在美國夏威夷州檀香山市，日期從六月三日至六月八日。 
我們除了全程聆聽所屬研究領域場次之論文發表，也參觀了大會所安排的展覽活
動，並與展覽活動參展廠商之間互動討論熱烈，所帶回來的資料，除了 CD 形式之大
會論文集，也包括參觀展覽活動所索取之技術資料、元件樣品與型錄，這些資料對於
本人實驗室之研究工作相當有幫助。 
 
二、與會心得 
我們所參加的 IEEE國際微波會議則是全球發表微波元件、電路及系統等最新研究
發展成果之最具規模與代表性的國際會議，會議主題完整涵蓋微波工程各個重要技術
領域。包括 1. Field Analysis and Guided Waves, 2. Frequency Domain Techniques, 3. Time 
Domain Techniques, 4. CAD Algorithms and Techniques, 5. Linear Device Modeling, 6. 
Nonlinear Device Modeling, 7. Nonlinear Circuit Analysis and System Simulation, 8. 
Transmission Line Elements, 9. Passive Circuit Elements, 10. Planar Passive Filters and 
Multiplexers, 11. Non-Planar Passive Filters and Multiplexers, 12. Active and Integrated 
Filters, 13. Ferrelectric, Ferrite, and Acoustic Wave Components, 14. MEMS Components 
and Technologies, 15. Semiconductor Devices and Monolithic IC Technologies, 16. Signal 
Generation, 17. Frequency Conversion and Control, 18. HF/VHF/UHF Technologies and 
Applications, 19. Power Amplifier Devices and Integrated Circuits, 20. High Power 
Amplifiers, 21. Low Noise Components and Receivers, 22. Millimeter Wave and Terahertz 
Components and Technologies, 23. Microwave Photonics, 24. Digital Circuits and Systtems 
at GHz Speeds, 25. Packaging,Interconnects, MCMs, and Hybrid Manufacturing, 26. 
Instrumentation and Measurement Techniques, 27. Biological Effects and Medical 
System Design Issues in a HQPM-Based Transmitter
Chien-Jung Lil, Tzyy-Sheng Horng , Je-Kuan Jau2, and Jian-Yu Li2
'Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung 804, Taiwan
2Information and Communications Research Labs, Industrial Technology Research Institute, Hsinchu 310, Taiwan
Abstract - This paper presents the analysis of signal quality
and the efficiency performance in an RF transmitter using
hybrid quadrature polar modulation (HQPM) scheme. The
measurement results of the Class-E power amplifier and Class-S
modulator are applied in this analysis. The path-delay difference
between the envelope and the phase signal is also considered.
Output spectra with and without predistortion are both shown to
demonstrate improvement from the predistortion function. The
simulated and experimental results have validated the key
feature of the HQPM architecture, that its adjacent channel
power ratio and DC-to-RF efficiency are not sensitive to the
output power level.
Index Terms - Linear RF transmitter, Class-E power
amplifier, Class-S modulator, predistortion.
I. INTRODUCTION
In the conventional quadrature modulation-based
transmitters, power back-off is commonly used to prevent the
nonlinear effects of power amplifiers (PAs). However, for a
high peak-to-average-ratio (PAPR) system, the power back-
off value must be increased accordingly to avoid signal
distortion. Unfortunately, the PA's efficiency peaks only
when the PA operates near saturation and drops rapidly as the
output power decreases. Various techniques have been
developed to improve efficiency in a quadrature modulation-
based transmitter. These techniques adjust the bias voltage or
current in relation to output power level of the PA. For
example, the dynamic bias technique [1],[2] controls the gate
or base bias of the power transistor in the PA to lower the
constant bias current at low output power levels. The envelope
following [3],[4] directly modulates the DC voltage supply of
the PA in such a way that the supply tracks the average output
envelope. The supply voltage is decreased in a low output
power region to conserve DC power consumption. The
envelope tracking technique [5],[6] applies similar concept
and modulates the supply voltage at the rate of the RF
envelope in such a way that the efficiency can be further
increased. However, the efficiency performance of these
techniques is still limited by the linear PAs.
A different approach is to implement a linear transmitter
with a highly efficient, but nonlinear, switching-mode PA.
Recently, polar modulation [7],[8] has been adopted for the
enhanced data rates for global evolution (EDGE) system. It
applies the concept of the envelope elimination and
restoration (EER) transmitter [9], except when directly
generating the envelope and phase signals from a digital
baseband processor to improve the modulation quality and
accuracy after compensating for the delay difference. When a
high-efficiency switching-mode PA is used in this architecture,
the envelope signal amplitude-modulates the supply voltage of
the PA, which reduces the average DC power consumption.
The input drive signal contains phase modulation, and
maintains constant amplitude to assure the PA of operating in
switching mode. However, the fixed input amplitude is
disadvantageous to power-added efficiency (PAE) at low
output power levels. Besides, the feed-through from the input
RF drive signal with constant amplitude often contaminates
the output modulated waveform near the zero crossing.
To address the drawbacks of the polar modulation-based
transmitters, the authors have proposed a hybrid quadrature
polar modulation (HQPM) scheme [ 0], [ 11 ]. This architecture
enforces a linear relation between the input RF amplitude and
the supply voltage in a switching-mode PA. This provides the
RF-input signal and voltage supply signal with the same time-
varying envelope. This way, the PAE is optimized, because at
any transient, the supply voltage follows the same variation of
input RF amplitude. In addition, at the transient of the zero-
crossing, the input RF signal has zero amplitude. Although the
envelope-varying input signal cures the signal feed-through
problem in polar modulation architecture, the signal quality
can still be affected by double envelope modulation, since RF-
input signal and voltage supply signal contain the envelope
information simultaneously. A predistortion technique has
been developed in this research to overcome this problem.
Envelope
calculator
................
Digital
predistorter
...... G 69vfflodulator
lDelayF1a,\RF output
.....YQuadrature',' \
nt
..........Modulator
~~~~~Class-E PA
Fig. 1. Block diagram of a HQPM-based transmitter.
II. OVERVIEW OF THE TRANSMITTER SYSTEM
Fig. 1 illustrates the detailed block diagram of the linear
transmitter applying the proposed HQPM scheme. There are
two major components in the system. One is the switching-
mode PA which is realized as the Class-E design. The other is
the HQPM including a digital baseband processor, a
quadrature modulator and a Class-S modulator. The digital
1-4244-0688-9/07/$20.00 C 2007 IEEE 77
The signal quality parameters at various output power levels
can be simulated with (7), and will be discussed in Section IV.
C. Path-Delay Mismatch
Similar to the polar modulation-based or EER transmitter,
the time delay difference between the envelope and
quadrature-modulated signal paths in the HQPM-based
transmitter is crucial to output signal quality. This path-delay
difference must be precisely compensated to achieve high
signal quality. To account for the mismatch effects, an extra
phase is added to the phase term of the complex signal shown
in (7) due to the path-delay difference of At. This results in
the following modified expression:
N
SOUT (t) = E bnALpF (t)n e'(tAt) (8)
n=l
With (8), the signal quality parameters versus path-delay
difference can be also simulated, and will be discussed later in
Section IV.
D. Average Transmit Efficiency
The overall efficiency of the HQPM-based transmitter is
determined by the efficiency of the Class-E PA and the Class-
S modulator. The transmitter's efficiency in dealing with the
constant-envelope modulated signals equals the product of
these two component efficiencies. However, the transmitter's
efficiency in dealing with the time-varying modulated signals
also depends on the signal distribution at various
instantaneous envelope levels. From the measurement results,
the output power and the drain efficiency of the Class-E PA
are characterized as Po,t(Vs) and qe(Vs), respectively, where Vs
represents the instantaneous envelope level fed to the Class-E
PA supply-voltage terminal. The Class-S modulator
conversion efficiency is characterized as Us(Vsm) where Vsm
represents the maximum envelope level provided by the DC
supply voltage source of Class-S modulator. Note that Us(Vsm)
actually represents an average efficiency for the Class-S
modulator when delivering a CDMA2000 lx QPSK-
modulated signal with the instantaneous envelope level from 0
to Vsm. P(n) represents the discrete probability density
function of the instantaneous envelope level normalized to its
maximum value within the nth interval. With the functions
defined above, the DC-to-RF efficiency of the HQPM-based
transmitter can be finally expressed as
zP(n)Pft Kj ) (9)
7qHQPMVs.m) =q75s(Vs.) n= 19
Lp(n)pLnVt mJ h7LflK
IV. SIMULATED AND EXPERIMENTAL RESULTS
A prototype transmitter based on the HQPM architecture
shown in Fig. 1 has been implemented to generate 1.95 GHz
CDMA2000 lx QPSK-modulated signals with 1.23 MHz
modulation bandwidth. Considering that the PAPR is about
5.5 dB for the QPSK modulation, a Class-E PA designed to
have a maximum CW power of 26.5 dBm is qualified to
deliver CDMA2000 lx signals with average modulated power
up to 21 dBm. The DC supply voltage of Class-S modulator
varies to adjust the average modulated output power level. As
the DC supply voltage sweeps from 1 to 4.2 V, the average
modulated output power increases from 4 to 21 dBm. The
Class-S modulator and the Class-E PA are self-designed and
implemented ICs in this research work. The quadrature
modulator and two DACs rely on commercial ICs. The
baseband processor is realized using FPGA. The predistorted
envelope's baseband and DSM signal has a sampling
frequency equal to 8 and 64 times the symbol rate.
The simulated and measured adjacent channel power ratio
(ACPR) results without applying predistortion scheme are
compared in Fig. 3. The comparison shows good agreement.
The ACPR decreases with increasing average output power
levels. This is because the Class-E PA's Vs-Vf,, relation is
more linear at higher supply-voltage levels. Fig. 4 compares
the output spectra with and without applying predistortion
scheme at the maximum average modulated output power of
21 dBm. The predistortion scheme improves the ACPR by
about 2 dB over the entire measurement range of average
modulated output power from 4 to 21 dBm.
-35
-40 _
m
la
-45
0-
-501
-55
2 4 6 8 10 12 14 16 18 20 22
Average Modulated Output Power (dBm)
Fig. 3. Comparison of simulated and measured ACPRs for the
implemented HQPM-based CDMA2000 lx transmitter.
E
m
0.
0
.I.
10
-10
-20
-30
-40
I
w/o Predistortion w/ Predistortion
1.944 1.946 1.948 1.95 1.952 1.954
Frequency (GHz)
1.956
Fig. 4. Comparison of measured output spectra at the maximum
average modulated power of 21 dBm for the implemented HQPM-
based CDMA2000 lx transmitter with and without applying
predistortion scheme.
79
A
AA AA
Simulation A
A Measurement
