0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sim_1/new/testbench.v,1662436200,verilog,,,,tetsbench,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sources_1/new/regfile1.v,1662346093,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/sevenseg_dec.v,,regfile1,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/arithmetic/Adder.v,1662353419,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/wiring/Bit_Extender_12_32_SIGN.v,,Adder,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/arithmetic/Comparator.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/Counter.v,,Comparator,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/arithmetic/Shifter_32_bit.v,1662294504,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/arithmetic/Subtractor.v,,Shifter_32_bit,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/arithmetic/Subtractor.v,1662298458,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/XOR_GATE_BUS.v,,Subtractor,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/base/LogisimClockComponent.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/base/LogisimTickGenerator.v,,LogisimClockComponent,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/base/LogisimTickGenerator.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/plexers/Multiplexer_16.v,,LogisimTickGenerator,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/circuit/ALU.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE.v,,ALU,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/circuit/RegFIle.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/arithmetic/Shifter_32_bit.v,,RegFIle,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/circuit/arithmetic_controller.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/decoder3_8.v,,arithmetic_controller,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/circuit/hardwired_controller.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sources_1/new/regfile1.v,,hardwired_controller,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/circuit/signal_generator.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/circuit/single_cycle_riscv.v,,signal_generator,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/circuit/single_cycle_riscv.v,1662437180,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sim_1/new/testbench.v,,single_cycle_riscv,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_10_INPUTS.v,,AND_GATE,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_10_INPUTS.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_5_INPUTS.v,,AND_GATE_10_INPUTS,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_5_INPUTS.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_6_INPUTS.v,,AND_GATE_5_INPUTS,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_6_INPUTS.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_7_INPUTS.v,,AND_GATE_6_INPUTS,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_7_INPUTS.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_8_INPUTS.v,,AND_GATE_7_INPUTS,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_8_INPUTS.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_9_INPUTS.v,,AND_GATE_8_INPUTS,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_9_INPUTS.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_BUS.v,,AND_GATE_9_INPUTS,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_BUS.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/arithmetic/Adder.v,,AND_GATE_BUS,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/NOR_GATE_BUS.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/NOT_GATE.v,,NOR_GATE_BUS,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/NOT_GATE.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE.v,,NOT_GATE,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_10_INPUTS.v,,OR_GATE,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_10_INPUTS.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_11_INPUTS.v,,OR_GATE_10_INPUTS,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_11_INPUTS.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_14_INPUTS.v,,OR_GATE_11_INPUTS,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_14_INPUTS.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_3_INPUTS.v,,OR_GATE_14_INPUTS,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_3_INPUTS.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_6_INPUTS.v,,OR_GATE_3_INPUTS,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_6_INPUTS.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_7_INPUTS.v,,OR_GATE_6_INPUTS,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_7_INPUTS.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_BUS.v,,OR_GATE_7_INPUTS,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_BUS.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/RAM_Data_RAM.v,,OR_GATE_BUS,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/XOR_GATE_BUS.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/circuit/arithmetic_controller.v,,XOR_GATE_BUS,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/Counter.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/FPGADigit.v,,Counter,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/FPGADigit.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/base/LogisimClockComponent.v,,FPGADigit,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/decoder3_8.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/display_sel.v,,decoder3_8,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/display_sel.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/divider.v,,display_sel,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/divider.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/circuit/hardwired_controller.v,,divider,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/sevenseg_dec.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/circuit/signal_generator.v,,sevenseg_dec,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/RAM_Data_RAM.v,1662370463,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP.v,,RAM_Data_RAM,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_PC.v,,REGISTER_FLIP_FLOP,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_PC.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/ROM_Order_ROM.v,,REGISTER_FLIP_FLOP_PC,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s0.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s1.v,,REGISTER_FLIP_FLOP_s0,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s1.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s10.v,,REGISTER_FLIP_FLOP_s1,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s10.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s11.v,,REGISTER_FLIP_FLOP_s10,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s11.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s12.v,,REGISTER_FLIP_FLOP_s11,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s12.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s13.v,,REGISTER_FLIP_FLOP_s12,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s13.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s14.v,,REGISTER_FLIP_FLOP_s13,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s14.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s15.v,,REGISTER_FLIP_FLOP_s14,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s15.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s16.v,,REGISTER_FLIP_FLOP_s15,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s16.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s17.v,,REGISTER_FLIP_FLOP_s16,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s17.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s18.v,,REGISTER_FLIP_FLOP_s17,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s18.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s19.v,,REGISTER_FLIP_FLOP_s18,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s19.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s2.v,,REGISTER_FLIP_FLOP_s19,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s2.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s20.v,,REGISTER_FLIP_FLOP_s2,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s20.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s21.v,,REGISTER_FLIP_FLOP_s20,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s21.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s22.v,,REGISTER_FLIP_FLOP_s21,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s22.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s23.v,,REGISTER_FLIP_FLOP_s22,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s23.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s24.v,,REGISTER_FLIP_FLOP_s23,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s24.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s25.v,,REGISTER_FLIP_FLOP_s24,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s25.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s26.v,,REGISTER_FLIP_FLOP_s25,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s26.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s27.v,,REGISTER_FLIP_FLOP_s26,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s27.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s28.v,,REGISTER_FLIP_FLOP_s27,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s28.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s29.v,,REGISTER_FLIP_FLOP_s28,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s29.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s3.v,,REGISTER_FLIP_FLOP_s29,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s3.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s30.v,,REGISTER_FLIP_FLOP_s3,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s30.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s31.v,,REGISTER_FLIP_FLOP_s30,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s31.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s4.v,,REGISTER_FLIP_FLOP_s31,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s4.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s5.v,,REGISTER_FLIP_FLOP_s4,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s5.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s6.v,,REGISTER_FLIP_FLOP_s5,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s6.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s7.v,,REGISTER_FLIP_FLOP_s6,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s7.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s8.v,,REGISTER_FLIP_FLOP_s7,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s8.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s9.v,,REGISTER_FLIP_FLOP_s8,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_s9.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/ROM_Order_ROM.v,,REGISTER_FLIP_FLOP_s9,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/ROM_Order_ROM.v,1662433390,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/arithmetic/Shifter_32_bit.v,,ROM_Order_ROM,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/plexers/Demultiplexer_32.v,1662282878,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/FPGADigit.v,,Demultiplexer_32,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/plexers/Multiplexer_16.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/plexers/Multiplexer_bus_16.v,,Multiplexer_16,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/plexers/Multiplexer_bus_16.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/plexers/Multiplexer_bus_2.v,,Multiplexer_bus_16,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/plexers/Multiplexer_bus_2.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/plexers/Multiplexer_bus_4.v,,Multiplexer_bus_2,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/plexers/Multiplexer_bus_32.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/plexers/Multiplexer_bus_4.v,,Multiplexer_bus_32,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/plexers/Multiplexer_bus_4.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/NOR_GATE_BUS.v,,Multiplexer_bus_4,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/toplevel/LogisimToplevelShell.v,1662290392,verilog,,,,LogisimToplevelShell,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/wiring/Bit_Extender_12_32_SIGN.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/wiring/Bit_Extender_20_32_SIGN.v,,Bit_Extender_12_32_SIGN,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/wiring/Bit_Extender_20_32_SIGN.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/wiring/Bit_Extender_8_32.v,,Bit_Extender_20_32_SIGN,,,,,,,,
C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/wiring/Bit_Extender_8_32.v,1662282032,verilog,,C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/arithmetic/Comparator.v,,Bit_Extender_8_32,,,,,,,,
