
---------- Begin Simulation Statistics ----------
final_tick                               1653646272000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 164700                       # Simulator instruction rate (inst/s)
host_mem_usage                                4596840                       # Number of bytes of host memory used
host_op_rate                                   318626                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12446.90                       # Real time elapsed on the host
host_tick_rate                               31666730                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000004                       # Number of instructions simulated
sim_ops                                    3965900558                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.394153                       # Number of seconds simulated
sim_ticks                                394152650000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   505                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1052163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2103965                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          382                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     11918863                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    221239750                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    100947703                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    124767012                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     23819309                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     246387157                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      12120041                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      7965412                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1021790932                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      589303300                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     11920836                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        186020285                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    124784641                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          778                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    406379871                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1913177477                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    728703717                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.625453                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.962192                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    267459057     36.70%     36.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    105005677     14.41%     51.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     65091803      8.93%     60.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     81056730     11.12%     71.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     32708188      4.49%     75.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     23744496      3.26%     78.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     14986231      2.06%     80.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13866894      1.90%     82.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    124784641     17.12%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    728703717                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        342164187                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9247179                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1644843513                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           234446733                       # Number of loads committed
system.switch_cpus_1.commit.membars               140                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      5783843      0.30%      0.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1346449001     70.38%     70.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1181117      0.06%     70.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      5794698      0.30%     71.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     46866852      2.45%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          112      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     22244818      1.16%     74.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       687450      0.04%     74.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      4362488      0.23%     74.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     12842429      0.67%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     49159879      2.57%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     45731328      2.39%     80.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1922135      0.10%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     22831089      1.19%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    174644758      9.13%     90.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    102526795      5.36%     96.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     59801975      3.13%     99.46% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     10346710      0.54%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1913177477                       # Class of committed instruction
system.switch_cpus_1.commit.refs            347320238                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1913177477                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.788305                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.788305                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    188295873                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2486280712                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      198992650                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       368808404                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11932638                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     19077235                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         262647499                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              950794                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         121546440                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              110354                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         246387157                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       194132182                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           558573194                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      3268886                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          431                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1341773182                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         3259                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        19783                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      23865276                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.312553                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    216577500                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    113067744                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.702098                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    787106807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.248322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.543608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      370107598     47.02%     47.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       29579140      3.76%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       25851385      3.28%     54.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34156277      4.34%     58.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       20321074      2.58%     60.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       32502235      4.13%     65.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       24754807      3.15%     68.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       17973080      2.28%     70.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      231861211     29.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    787106807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       589230952                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      343185705                       # number of floating regfile writes
system.switch_cpus_1.idleCycles               1198493                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     15017602                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      202814272                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.719376                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          384726939                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        121491713                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      95711905                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    282749957                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       163833                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       688092                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    132787161                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2319647594                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    263235226                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     30640418                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2143698561                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       683187                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     17183528                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11932638                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     18101556                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       182995                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     27926017                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       172921                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14932                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        82510                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     48303219                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     19913653                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14932                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     13396961                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1620641                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2530844098                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2131750052                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.620608                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1570662620                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.704219                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2137174535                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2655716325                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1447131811                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.268544                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.268544                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     10050079      0.46%      0.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1532935280     70.50%     70.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1248189      0.06%     71.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5974299      0.27%     71.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     55491992      2.55%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          606      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     25022446      1.15%     75.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       719272      0.03%     75.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      5417838      0.25%     75.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     14830577      0.68%     75.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     54392406      2.50%     78.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     49863936      2.29%     80.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1924367      0.09%     80.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     23657174      1.09%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     81.93% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    197367685      9.08%     91.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    112413352      5.17%     96.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     70937940      3.26%     99.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     12091544      0.56%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2174338982                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     395192192                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    788940579                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    385715486                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    516513555                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          25745121                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011840                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      22160526     86.08%     86.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     86.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     86.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     86.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     86.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            1      0.00%     86.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     86.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     86.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     86.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     86.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     86.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     86.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     86.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu         9931      0.04%     86.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp        11386      0.04%     86.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       180221      0.70%     86.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       117077      0.45%     87.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       332619      1.29%     88.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     88.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       984871      3.83%     92.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     92.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     92.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult        20555      0.08%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     92.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1266273      4.92%     97.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       237074      0.92%     98.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       220494      0.86%     99.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       204093      0.79%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1794841832                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4376315276                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1746034566                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2209614477                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2319199889                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2174338982                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       447705                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    406470090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      3725966                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       446927                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    567566551                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    787106807                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.762445                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.500893                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    245257551     31.16%     31.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     64371167      8.18%     39.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     86122793     10.94%     50.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     87327694     11.09%     61.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     85472927     10.86%     72.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     75676567      9.61%     81.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     72168096      9.17%     91.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     43224068      5.49%     96.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     27485944      3.49%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    787106807                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.758245                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         194135573                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                3812                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     18414355                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4683072                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    282749957                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    132787161                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     855440678                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           63                       # number of misc regfile writes
system.switch_cpus_1.numCycles              788305300                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     138200592                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2145497261                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8084632                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      209671928                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     11573753                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2378963                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5951897095                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2431991178                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2716075971                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       375648084                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     26778400                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11932638                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     51564150                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      570578659                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    697934042                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3082474857                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        89408                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts        24375                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        50817204                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts        25074                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2923435149                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4697938808                       # The number of ROB writes
system.switch_cpus_1.timesIdled                242283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2278259                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4287                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4377667                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4287                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1355448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        42639                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2543782                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          42639                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             901816                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       304974                       # Transaction distribution
system.membus.trans_dist::CleanEvict           747128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               60                       # Transaction distribution
system.membus.trans_dist::ReadExReq            149987                       # Transaction distribution
system.membus.trans_dist::ReadExResp           149987                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        901816                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3155768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3155768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3155768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     86833728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     86833728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                86833728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1051863                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1051863    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1051863                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3581440500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5563318750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1653646272000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1653646272000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1896069                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       713123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       830093                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          932303                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          179004                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         179004                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           203264                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          203264                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1896069                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2490283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4165719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6656002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    106251968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    105694784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              211946752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          376191                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21176384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2654526                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001724                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041488                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2649949     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4577      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2654526                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3401170500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1993374965                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1245144499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       827228                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        83650                       # number of demand (read+write) hits
system.l2.demand_hits::total                   910878                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       827228                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        83650                       # number of overall hits
system.l2.overall_hits::total                  910878                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2866                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1185587                       # number of demand (read+write) misses
system.l2.demand_misses::total                1188453                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2866                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1185587                       # number of overall misses
system.l2.overall_misses::total               1188453                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    259836500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 103755733500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     104015570000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    259836500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 103755733500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    104015570000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       830094                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1269237                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2099331                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       830094                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1269237                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2099331                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.003453                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.934094                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.566110                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.003453                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.934094                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.566110                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 90661.723657                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 87514.230082                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87521.820383                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 90661.723657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 87514.230082                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87521.820383                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              330872                       # number of writebacks
system.l2.writebacks::total                    330872                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus_1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1185584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1188450                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1185584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1188450                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    231176500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  91899721000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  92130897500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    231176500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  91899721000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  92130897500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.934092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.566109                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.934092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.566109                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 80661.723657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77514.306030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77521.896167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 80661.723657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77514.306030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77521.896167                       # average overall mshr miss latency
system.l2.replacements                         333564                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       382244                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           382244                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       382244                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       382244                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       830093                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           830093                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       830093                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       830093                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       854790                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        854790                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        12026                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12026                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data       166978                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             166978                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       179004                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           179004                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.932817                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.932817                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data       166978                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        166978                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   2756366500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2756366500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.932817                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.932817                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16507.363245                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16507.363245                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        39537                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39537                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       163727                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              163727                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  14817373000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14817373000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       203264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            203264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.805489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.805489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 90500.485564                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90500.485564                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       163727                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         163727                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13180103000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13180103000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.805489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.805489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 80500.485564                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80500.485564                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       827228                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        44113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             871341                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2866                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      1021860                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1024726                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    259836500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  88938360500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  89198197000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       830094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      1065973                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1896067                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.003453                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.958617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.540448                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 90661.723657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 87035.758812                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87045.900075                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.data            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2866                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      1021857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1024723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    231176500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  78719618000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  78950794500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.003453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.958614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.540447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 80661.723657                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 77035.845524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77045.986574                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4083.196694                       # Cycle average of tags in use
system.l2.tags.total_refs                     2186715                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1216427                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.797654                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4083.196694                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.996874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996874                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          801                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3162                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993896                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36232537                       # Number of tag accesses
system.l2.tags.data_accesses                 36232537                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          352                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       136295                       # number of demand (read+write) hits
system.l3.demand_hits::total                   136647                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          352                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       136295                       # number of overall hits
system.l3.overall_hits::total                  136647                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         2514                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1049289                       # number of demand (read+write) misses
system.l3.demand_misses::total                1051803                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         2514                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1049289                       # number of overall misses
system.l3.overall_misses::total               1051803                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    209454000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  83060495000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      83269949000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    209454000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  83060495000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     83269949000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         2866                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1185584                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1188450                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         2866                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1185584                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1188450                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.877181                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.885040                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.885021                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.877181                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.885040                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.885021                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 83315.035800                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 79158.835173                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 79168.769247                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 83315.035800                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 79158.835173                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 79168.769247                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              304974                       # number of writebacks
system.l3.writebacks::total                    304974                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         2514                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1049289                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1051803                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         2514                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1049289                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1051803                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    184314000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  72567605000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  72751919000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    184314000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  72567605000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  72751919000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.877181                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.885040                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.885021                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.877181                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.885040                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.885021                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 73315.035800                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69158.835173                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 69168.769247                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 73315.035800                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69158.835173                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 69168.769247                       # average overall mshr miss latency
system.l3.replacements                        1091035                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       330872                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           330872                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       330872                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       330872                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         3699                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          3699                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data       166918                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               166918                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           60                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 60                       # number of UpgradeReq misses
system.l3.UpgradeReq_miss_latency::.switch_cpus_1.data        28500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total        28500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_accesses::.switch_cpus_1.data       166978                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           166978                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000359                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000359                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_1.data          475                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total          475                       # average UpgradeReq miss latency
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           60                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            60                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      1137000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      1137000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000359                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18950                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        18950                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        13740                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 13740                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       149987                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              149987                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  12020608500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   12020608500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       163727                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            163727                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.916080                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.916080                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80144.335842                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 80144.335842                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       149987                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         149987                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  10520738500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10520738500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.916080                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.916080                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70144.335842                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 70144.335842                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst          352                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       122555                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             122907                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst         2514                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       899302                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           901816                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst    209454000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  71039886500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  71249340500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst         2866                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      1021857                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        1024723                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.877181                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.880066                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.880058                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 83315.035800                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 78994.471824                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 79006.516296                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2514                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       899302                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       901816                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    184314000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  62046866500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  62231180500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.877181                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.880066                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.880058                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 73315.035800                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 68994.471824                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 69006.516296                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2694112                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1123803                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.397317                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     600.001395                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         2.779574                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      3296.755957                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1052.249689                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   192.246199                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 27623.967186                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.018311                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000085                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.100609                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.032112                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.005867                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.843017                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32534                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  41791547                       # Number of tag accesses
system.l3.tags.data_accesses                 41791547                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           1024723                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       635846                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1643543                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          166978                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         166978                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           163727                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          163727                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       1024723                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3899210                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     97236608                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1091035                       # Total snoops (count)
system.tol3bus.snoopTraffic                  19518336                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2446463                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.017429                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.130863                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2403824     98.26%     98.26% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  42639      1.74%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2446463                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1602763000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1866164000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       160896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     67154496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           67315392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       160896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        160896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19518336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19518336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1049289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1051803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       304974                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             304974                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       408207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    170376873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             170785080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       408207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           408207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49519738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49519738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49519738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       408207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    170376873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            220304818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    304969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1049150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.038964326500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17895                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17895                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2484026                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             287708                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1051803                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     304974                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1051803                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   304974                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    139                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             66365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             66409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             65725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             65413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             65848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            66351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18898                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9839119000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5258320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29557819000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9355.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28105.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   860440                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  224712                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1051803                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               304974                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  779537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  209743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   53619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       271463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    319.834968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.758014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.584845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       125185     46.11%     46.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44937     16.55%     62.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17960      6.62%     69.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16057      5.91%     75.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10884      4.01%     79.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4905      1.81%     81.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4431      1.63%     82.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5688      2.10%     84.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41416     15.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       271463                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.768483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.734411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1108.278312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        17883     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            5      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17895                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.041129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.010666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.019310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8609     48.11%     48.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              198      1.11%     49.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8893     49.70%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              148      0.83%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.18%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17895                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               67306496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19516864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                67315392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19518336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       170.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        49.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    170.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  394113292000                       # Total gap between requests
system.mem_ctrls.avgGap                     290477.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       160896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     67145600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19516864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 408207.327795461984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 170354303.085365533829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 49516003.507778018713                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1049289                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       304974                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     80754750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  29477064250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9349676483250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     32122.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     28092.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30657290.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            954710820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            507440835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3744772920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          793241640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31113691440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      88405479810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      76907897760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       202427235225                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.575731                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 198934108750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13161460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 182057081250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            983535000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            522761250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3764108040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          798602580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31113691440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      87620730030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      77568739680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       202372168020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.436020                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 200651175500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13161460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 180340014500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    193268611                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1646239084                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    193268611                       # number of overall hits
system.cpu.icache.overall_hits::total      1646239084                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       863565                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1197908                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       863565                       # number of overall misses
system.cpu.icache.overall_misses::total       1197908                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  11365419496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11572374496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  11365419496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11572374496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    194132176                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1647436992                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    194132176                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1647436992                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004448                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000727                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004448                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000727                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 13161.046935                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9660.486862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 13161.046935                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9660.486862                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2970                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                74                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.135135                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1163924                       # number of writebacks
system.cpu.icache.writebacks::total           1163924                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        33469                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        33469                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        33469                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        33469                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       830096                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       846013                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       830096                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       846013                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  10192767496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10383805496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  10192767496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10383805496                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004276                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000514                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004276                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000514                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12279.022542                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12273.813164                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12279.022542                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12273.813164                       # average overall mshr miss latency
system.cpu.icache.replacements                1163924                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    193268611                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1646239084                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       863565                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1197908                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  11365419496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11572374496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    194132176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1647436992                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004448                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 13161.046935                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9660.486862                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        33469                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        33469                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       830096                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       846013                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  10192767496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10383805496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004276                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12279.022542                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12273.813164                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.982662                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1647403523                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1164439                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1414.761549                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   420.049779                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.267662                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    91.665221                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.820410                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000523                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.179034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          472                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6590912407                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6590912407                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    339957622                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        758123763                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    339957622                       # number of overall hits
system.cpu.dcache.overall_hits::total       758123763                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6738969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6977734                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6738969                       # number of overall misses
system.cpu.dcache.overall_misses::total       6977734                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    643910000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 477792716522                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 478436626522                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    643910000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 477792716522                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 478436626522                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    346696591                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    765101497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    346696591                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    765101497                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.019438                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009120                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.019438                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009120                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68037.827557                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70899.972462                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68566.188754                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68037.827557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70899.972462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68566.188754                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8579066                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7435                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            208993                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              76                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.049538                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    97.828947                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       512246                       # number of writebacks
system.cpu.dcache.writebacks::total            512246                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5292294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5292294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5292294                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5292294                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1446675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1456139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1446675                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1456139                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    634446000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 111388774522                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 112023220522                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    634446000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 111388774522                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 112023220522                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004173                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001903                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004173                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001903                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67037.827557                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76996.405220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76931.680644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67037.827557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76996.405220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76931.680644                       # average overall mshr miss latency
system.cpu.dcache.replacements                1505322                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    227417452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       461097915                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6356701                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6465176                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    158466500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 457036894500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 457195361000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    233774153                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    467563091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.027192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013827                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34137.548470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 71898.441424                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70716.614830                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5290728                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5290728                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1065973                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1070615                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    153824500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  91015220500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  91169045000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33137.548470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 85382.294392                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85155.770282                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    112540170                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      297025848                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       382268                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       512558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    485443500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  20755822022                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21241265522                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    112922438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    297538406                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.003385                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 100672.646205                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 54296.519777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41441.681765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         1566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       380702                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       385524                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    480621500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  20373554022                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20854175522                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.003371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001296                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 99672.646205                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 53515.752536                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54093.066896                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995472                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           759823005                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1505834                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            504.586166                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   371.859091                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    22.370763                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   117.765618                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.726287                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.043693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.230011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3061911822                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3061911822                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653646272000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 484107470000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
