<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Xenomai: kernel/drivers/net/drivers/e1000/e1000_hw.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="Xenomai"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Xenomai
   &#160;<span id="projectnumber">3.0.5</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,true,'search.php','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('e1000_2e1000__hw_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">e1000_hw.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">  </span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">  Copyright(c) 1999 - 2006 Intel Corporation. All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">  </span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">  This program is free software; you can redistribute it and/or modify it </span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">  under the terms of the GNU General Public License as published by the Free </span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">  Software Foundation; either version 2 of the License, or (at your option) </span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">  any later version.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">  </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">  This program is distributed in the hope that it will be useful, but WITHOUT </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">  more details.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">  </span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">  You should have received a copy of the GNU General Public License along with</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">  this program; if not, write to the Free Software Foundation, Inc., 59 </span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">  Temple Place - Suite 330, Boston, MA  02111-1307, USA.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">  </span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">  The full GNU General Public License is included in this distribution in the</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">  file called LICENSE.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">  </span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">  Contact Information:</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">  Linux NICS &lt;linux.nics@intel.com&gt;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*******************************************************************************/</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/* e1000_hw.h</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * Structures, enums, and macros for the MAC</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef _E1000_HW_H_</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define _E1000_HW_H_</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;e1000_osdep.h&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* Forward declarations of structures used by the shared code */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">struct </span>e1000_hw;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">struct </span>e1000_hw_stats;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Enumerated types specific to the e1000 hardware */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Media Access Controlers */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    e1000_undefined = 0,</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    e1000_82542_rev2_0,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    e1000_82542_rev2_1,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    e1000_82543,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    e1000_82544,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    e1000_82540,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    e1000_82545,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    e1000_82545_rev_3,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    e1000_82546,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    e1000_82546_rev_3,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    e1000_82541,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    e1000_82541_rev_2,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    e1000_82547,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    e1000_82547_rev_2,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    e1000_82571,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    e1000_82572,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    e1000_82573,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    e1000_80003es2lan,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    e1000_ich8lan,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    e1000_num_macs</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;} e1000_mac_type;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    e1000_eeprom_uninitialized = 0,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    e1000_eeprom_spi,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    e1000_eeprom_microwire,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    e1000_eeprom_flash,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    e1000_eeprom_ich8,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    e1000_eeprom_none, <span class="comment">/* No NVM support */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    e1000_num_eeprom_types</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;} e1000_eeprom_type;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Media Types */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    e1000_media_type_copper = 0,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    e1000_media_type_fiber = 1,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    e1000_media_type_internal_serdes = 2,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    e1000_num_media_types</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;} e1000_media_type;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    e1000_10_half = 0,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    e1000_10_full = 1,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    e1000_100_half = 2,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    e1000_100_full = 3</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;} e1000_speed_duplex_type;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/* Flow Control Settings */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    e1000_fc_none = 0,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    e1000_fc_rx_pause = 1,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    e1000_fc_tx_pause = 2,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    e1000_fc_full = 3,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    e1000_fc_default = 0xFF</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;} e1000_fc_type;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keyword">struct </span>e1000_shadow_ram {</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    uint16_t    eeprom_word;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    boolean_t   modified;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;};</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* PCI bus types */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    e1000_bus_type_unknown = 0,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    e1000_bus_type_pci,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    e1000_bus_type_pcix,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    e1000_bus_type_pci_express,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    e1000_bus_type_reserved</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;} e1000_bus_type;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* PCI bus speeds */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    e1000_bus_speed_unknown = 0,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    e1000_bus_speed_33,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    e1000_bus_speed_66,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    e1000_bus_speed_100,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    e1000_bus_speed_120,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    e1000_bus_speed_133,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    e1000_bus_speed_2500,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    e1000_bus_speed_reserved</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;} e1000_bus_speed;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* PCI bus widths */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    e1000_bus_width_unknown = 0,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    e1000_bus_width_32,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    e1000_bus_width_64,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    e1000_bus_width_pciex_1,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    e1000_bus_width_pciex_2,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    e1000_bus_width_pciex_4,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    e1000_bus_width_reserved</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;} e1000_bus_width;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/* PHY status info structure and supporting enums */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    e1000_cable_length_50 = 0,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    e1000_cable_length_50_80,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    e1000_cable_length_80_110,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    e1000_cable_length_110_140,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    e1000_cable_length_140,</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    e1000_cable_length_undefined = 0xFF</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;} e1000_cable_length;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    e1000_gg_cable_length_60 = 0,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    e1000_gg_cable_length_60_115 = 1,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    e1000_gg_cable_length_115_150 = 2,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    e1000_gg_cable_length_150 = 4</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;} e1000_gg_cable_length;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    e1000_igp_cable_length_10  = 10,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    e1000_igp_cable_length_20  = 20,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    e1000_igp_cable_length_30  = 30,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    e1000_igp_cable_length_40  = 40,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    e1000_igp_cable_length_50  = 50,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    e1000_igp_cable_length_60  = 60,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    e1000_igp_cable_length_70  = 70,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    e1000_igp_cable_length_80  = 80,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    e1000_igp_cable_length_90  = 90,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    e1000_igp_cable_length_100 = 100,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    e1000_igp_cable_length_110 = 110,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    e1000_igp_cable_length_115 = 115,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    e1000_igp_cable_length_120 = 120,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    e1000_igp_cable_length_130 = 130,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    e1000_igp_cable_length_140 = 140,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    e1000_igp_cable_length_150 = 150,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    e1000_igp_cable_length_160 = 160,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    e1000_igp_cable_length_170 = 170,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    e1000_igp_cable_length_180 = 180</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;} e1000_igp_cable_length;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    e1000_10bt_ext_dist_enable_normal = 0,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    e1000_10bt_ext_dist_enable_lower,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    e1000_10bt_ext_dist_enable_undefined = 0xFF</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;} e1000_10bt_ext_dist_enable;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    e1000_rev_polarity_normal = 0,</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    e1000_rev_polarity_reversed,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    e1000_rev_polarity_undefined = 0xFF</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;} e1000_rev_polarity;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    e1000_downshift_normal = 0,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    e1000_downshift_activated,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    e1000_downshift_undefined = 0xFF</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;} e1000_downshift;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    e1000_smart_speed_default = 0,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    e1000_smart_speed_on,</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    e1000_smart_speed_off</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;} e1000_smart_speed;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    e1000_polarity_reversal_enabled = 0,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    e1000_polarity_reversal_disabled,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    e1000_polarity_reversal_undefined = 0xFF</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;} e1000_polarity_reversal;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    e1000_auto_x_mode_manual_mdi = 0,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    e1000_auto_x_mode_manual_mdix,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    e1000_auto_x_mode_auto1,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    e1000_auto_x_mode_auto2,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    e1000_auto_x_mode_undefined = 0xFF</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;} e1000_auto_x_mode;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    e1000_1000t_rx_status_not_ok = 0,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    e1000_1000t_rx_status_ok,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    e1000_1000t_rx_status_undefined = 0xFF</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;} e1000_1000t_rx_status;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    e1000_phy_m88 = 0,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    e1000_phy_igp,</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    e1000_phy_igp_2,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    e1000_phy_gg82563,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    e1000_phy_igp_3,</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    e1000_phy_ife,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    e1000_phy_undefined = 0xFF</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;} e1000_phy_type;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    e1000_ms_hw_default = 0,</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    e1000_ms_force_master,</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    e1000_ms_force_slave,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    e1000_ms_auto</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;} e1000_ms_type;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    e1000_ffe_config_enabled = 0,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    e1000_ffe_config_active,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    e1000_ffe_config_blocked</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;} e1000_ffe_config;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    e1000_dsp_config_disabled = 0,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    e1000_dsp_config_enabled,</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    e1000_dsp_config_activated,</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    e1000_dsp_config_undefined = 0xFF</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;} e1000_dsp_config;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="keyword">struct </span>e1000_phy_info {</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    e1000_cable_length cable_length;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    e1000_10bt_ext_dist_enable extended_10bt_distance;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    e1000_rev_polarity cable_polarity;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    e1000_downshift downshift;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    e1000_polarity_reversal polarity_correction;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    e1000_auto_x_mode mdix_mode;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    e1000_1000t_rx_status local_rx;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    e1000_1000t_rx_status remote_rx;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;};</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keyword">struct </span>e1000_phy_stats {</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    uint32_t idle_errors;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    uint32_t receive_errors;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;};</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="keyword">struct </span>e1000_eeprom_info {</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    e1000_eeprom_type type;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    uint16_t word_size;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    uint16_t opcode_bits;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    uint16_t address_bits;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    uint16_t delay_usec;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    uint16_t page_size;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    boolean_t use_eerd;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    boolean_t use_eewr;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;};</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/* Flex ASF Information */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define E1000_HOST_IF_MAX_SIZE  2048</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    e1000_byte_align = 0,</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    e1000_word_align = 1,</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    e1000_dword_align = 2</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;} e1000_align_type;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/* Error Codes */</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define E1000_SUCCESS      0</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define E1000_ERR_EEPROM   1</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define E1000_ERR_PHY      2</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define E1000_ERR_CONFIG   3</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define E1000_ERR_PARAM    4</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define E1000_ERR_MAC_TYPE 5</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define E1000_ERR_PHY_TYPE 6</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define E1000_ERR_RESET   9</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define E1000_ERR_MASTER_REQUESTS_PENDING 10</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define E1000_ERR_HOST_INTERFACE_COMMAND 11</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define E1000_BLK_PHY_RESET   12</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define E1000_ERR_SWFW_SYNC 13</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/* Function prototypes */</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">/* Initialization */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;int32_t e1000_reset_hw(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;int32_t e1000_init_hw(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;int32_t e1000_id_led_init(<span class="keyword">struct</span> e1000_hw * hw);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;int32_t e1000_set_mac_type(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="keywordtype">void</span> e1000_set_media_type(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* Link Configuration */</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;int32_t e1000_setup_link(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;int32_t e1000_phy_setup_autoneg(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="keywordtype">void</span> e1000_config_collision_dist(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;int32_t e1000_config_fc_after_link_up(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;int32_t e1000_check_for_link(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;int32_t e1000_get_speed_and_duplex(<span class="keyword">struct</span> e1000_hw *hw, uint16_t * speed, uint16_t * duplex);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;int32_t e1000_wait_autoneg(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;int32_t e1000_force_mac_fc(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/* PHY */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;int32_t e1000_read_phy_reg(<span class="keyword">struct</span> e1000_hw *hw, uint32_t reg_addr, uint16_t *phy_data);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;int32_t e1000_write_phy_reg(<span class="keyword">struct</span> e1000_hw *hw, uint32_t reg_addr, uint16_t data);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;int32_t e1000_phy_hw_reset(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;int32_t e1000_phy_reset(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="keywordtype">void</span> e1000_phy_powerdown_workaround(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;int32_t e1000_kumeran_lock_loss_workaround(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;int32_t e1000_duplex_reversal(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;int32_t e1000_init_lcd_from_nvm_config_region(<span class="keyword">struct</span> e1000_hw *hw, uint32_t cnf_base_addr, uint32_t cnf_size);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;int32_t e1000_init_lcd_from_nvm(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;int32_t e1000_detect_gig_phy(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;int32_t e1000_phy_get_info(<span class="keyword">struct</span> e1000_hw *hw, <span class="keyword">struct</span> e1000_phy_info *phy_info);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;int32_t e1000_phy_m88_get_info(<span class="keyword">struct</span> e1000_hw *hw, <span class="keyword">struct</span> e1000_phy_info *phy_info);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;int32_t e1000_phy_igp_get_info(<span class="keyword">struct</span> e1000_hw *hw, <span class="keyword">struct</span> e1000_phy_info *phy_info);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;int32_t e1000_get_cable_length(<span class="keyword">struct</span> e1000_hw *hw, uint16_t *min_length, uint16_t *max_length);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;int32_t e1000_check_polarity(<span class="keyword">struct</span> e1000_hw *hw, uint16_t *polarity);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;int32_t e1000_check_downshift(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;int32_t e1000_validate_mdi_setting(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;int32_t e1000_read_kmrn_reg(<span class="keyword">struct</span> e1000_hw *hw, uint32_t reg_addr, uint16_t *data);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;int32_t e1000_write_kmrn_reg(<span class="keyword">struct</span> e1000_hw *hw, uint32_t reg_addr, uint16_t data);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/* EEPROM Functions */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;int32_t e1000_init_eeprom_params(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;boolean_t e1000_is_onboard_nvm_eeprom(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;int32_t e1000_read_eeprom_eerd(<span class="keyword">struct</span> e1000_hw *hw, uint16_t offset, uint16_t words, uint16_t *data);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;int32_t e1000_write_eeprom_eewr(<span class="keyword">struct</span> e1000_hw *hw, uint16_t offset, uint16_t words, uint16_t *data);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;int32_t e1000_poll_eerd_eewr_done(<span class="keyword">struct</span> e1000_hw *hw, <span class="keywordtype">int</span> eerd);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/* MNG HOST IF functions */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;uint32_t e1000_enable_mng_pass_thru(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define E1000_MNG_DHCP_TX_PAYLOAD_CMD   64</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define E1000_HI_MAX_MNG_DATA_LENGTH    0x6F8   </span><span class="comment">/* Host Interface data length */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define E1000_MNG_DHCP_COMMAND_TIMEOUT  10      </span><span class="comment">/* Time in ms to process MNG command */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define E1000_MNG_DHCP_COOKIE_OFFSET    0x6F0   </span><span class="comment">/* Cookie offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define E1000_MNG_DHCP_COOKIE_LENGTH    0x10    </span><span class="comment">/* Cookie length */</span><span class="preprocessor"></span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define E1000_MNG_IAMT_MODE             0x3</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define E1000_MNG_ICH_IAMT_MODE         0x2</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define E1000_IAMT_SIGNATURE            0x544D4149 </span><span class="comment">/* Intel(R) Active Management Technology signature */</span><span class="preprocessor"></span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define E1000_MNG_DHCP_COOKIE_STATUS_PARSING_SUPPORT 0x1 </span><span class="comment">/* DHCP parsing enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT    0x2 </span><span class="comment">/* DHCP parsing enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define E1000_VFTA_ENTRY_SHIFT                       0x5</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define E1000_VFTA_ENTRY_MASK                        0x7F</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define E1000_VFTA_ENTRY_BIT_SHIFT_MASK              0x1F</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="keyword">struct </span>e1000_host_mng_command_header {</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    uint8_t command_id;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    uint8_t checksum;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    uint16_t reserved1;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    uint16_t reserved2;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    uint16_t command_length;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;};</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="keyword">struct </span>e1000_host_mng_command_info {</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keyword">struct </span>e1000_host_mng_command_header command_header;  <span class="comment">/* Command Head/Command Result Head has 4 bytes */</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    uint8_t command_data[E1000_HI_MAX_MNG_DATA_LENGTH];   <span class="comment">/* Command data can length 0..0x658*/</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;};</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#ifdef E1000_BIG_ENDIAN</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="keyword">struct </span>e1000_host_mng_dhcp_cookie{</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    uint32_t signature;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    uint16_t vlan_id;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    uint8_t reserved0;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    uint8_t status;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    uint32_t reserved1;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    uint8_t checksum;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    uint8_t reserved3;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    uint16_t reserved2;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;};</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="keyword">struct </span>e1000_host_mng_dhcp_cookie{</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    uint32_t signature;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    uint8_t status;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    uint8_t reserved0;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    uint16_t vlan_id;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    uint32_t reserved1;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    uint16_t reserved2;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    uint8_t reserved3;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    uint8_t checksum;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;};</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;int32_t e1000_mng_write_dhcp_info(<span class="keyword">struct</span> e1000_hw *hw, uint8_t *buffer,</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                                  uint16_t length);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;boolean_t e1000_check_mng_mode(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;boolean_t e1000_enable_tx_pkt_filtering(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;int32_t e1000_mng_enable_host_if(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;int32_t e1000_mng_host_if_write(<span class="keyword">struct</span> e1000_hw *hw, uint8_t *buffer,</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                            uint16_t length, uint16_t offset, uint8_t *sum);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;int32_t e1000_mng_write_cmd_header(<span class="keyword">struct</span> e1000_hw* hw,</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                   <span class="keyword">struct</span> e1000_host_mng_command_header* hdr);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;int32_t e1000_mng_write_commit(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;int32_t e1000_read_eeprom(<span class="keyword">struct</span> e1000_hw *hw, uint16_t reg, uint16_t words, uint16_t *data);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;int32_t e1000_validate_eeprom_checksum(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;int32_t e1000_update_eeprom_checksum(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;int32_t e1000_write_eeprom(<span class="keyword">struct</span> e1000_hw *hw, uint16_t reg, uint16_t words, uint16_t *data);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;int32_t e1000_read_part_num(<span class="keyword">struct</span> e1000_hw *hw, uint32_t * part_num);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;int32_t e1000_read_mac_addr(<span class="keyword">struct</span> e1000_hw * hw);</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;int32_t e1000_swfw_sync_acquire(<span class="keyword">struct</span> e1000_hw *hw, uint16_t mask);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="keywordtype">void</span> e1000_swfw_sync_release(<span class="keyword">struct</span> e1000_hw *hw, uint16_t mask);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="keywordtype">void</span> e1000_release_software_flag(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;int32_t e1000_get_software_flag(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/* Filters (multicast, vlan, receive) */</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="keywordtype">void</span> e1000_init_rx_addrs(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="keywordtype">void</span> e1000_mc_addr_list_update(<span class="keyword">struct</span> e1000_hw *hw, uint8_t * mc_addr_list, uint32_t mc_addr_count, uint32_t pad, uint32_t rar_used_count);</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;uint32_t e1000_hash_mc_addr(<span class="keyword">struct</span> e1000_hw *hw, uint8_t * mc_addr);</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="keywordtype">void</span> e1000_mta_set(<span class="keyword">struct</span> e1000_hw *hw, uint32_t hash_value);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="keywordtype">void</span> e1000_rar_set(<span class="keyword">struct</span> e1000_hw *hw, uint8_t * mc_addr, uint32_t rar_index);</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="keywordtype">void</span> e1000_write_vfta(<span class="keyword">struct</span> e1000_hw *hw, uint32_t offset, uint32_t value);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="keywordtype">void</span> e1000_clear_vfta(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/* LED functions */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;int32_t e1000_setup_led(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;int32_t e1000_cleanup_led(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;int32_t e1000_led_on(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;int32_t e1000_led_off(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;int32_t e1000_blink_led_start(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/* Adaptive IFS Functions */</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/* Everything else */</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="keywordtype">void</span> e1000_clear_hw_cntrs(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="keywordtype">void</span> e1000_reset_adaptive(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="keywordtype">void</span> e1000_update_adaptive(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="keywordtype">void</span> e1000_tbi_adjust_stats(<span class="keyword">struct</span> e1000_hw *hw, <span class="keyword">struct</span> e1000_hw_stats *stats, uint32_t frame_len, uint8_t * mac_addr);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="keywordtype">void</span> e1000_get_bus_info(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="keywordtype">void</span> e1000_pci_set_mwi(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="keywordtype">void</span> e1000_pci_clear_mwi(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="keywordtype">void</span> e1000_read_pci_cfg(<span class="keyword">struct</span> e1000_hw *hw, uint32_t reg, uint16_t * value);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="keywordtype">void</span> e1000_write_pci_cfg(<span class="keyword">struct</span> e1000_hw *hw, uint32_t reg, uint16_t * value);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* Port I/O is only supported on 82544 and newer */</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;uint32_t e1000_io_read(<span class="keyword">struct</span> e1000_hw *hw, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> port);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;uint32_t e1000_read_reg_io(<span class="keyword">struct</span> e1000_hw *hw, uint32_t offset);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="keywordtype">void</span> e1000_io_write(<span class="keyword">struct</span> e1000_hw *hw, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> port, uint32_t value);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="keywordtype">void</span> e1000_write_reg_io(<span class="keyword">struct</span> e1000_hw *hw, uint32_t offset, uint32_t value);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;int32_t e1000_config_dsp_after_link_change(<span class="keyword">struct</span> e1000_hw *hw, boolean_t link_up);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;int32_t e1000_set_d3_lplu_state(<span class="keyword">struct</span> e1000_hw *hw, boolean_t active);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;int32_t e1000_set_d0_lplu_state(<span class="keyword">struct</span> e1000_hw *hw, boolean_t active);</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="keywordtype">void</span> e1000_set_pci_express_master_disable(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="keywordtype">void</span> e1000_enable_pciex_master(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;int32_t e1000_disable_pciex_master(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;int32_t e1000_get_auto_rd_done(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;int32_t e1000_get_phy_cfg_done(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;int32_t e1000_get_software_semaphore(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="keywordtype">void</span> e1000_release_software_semaphore(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;int32_t e1000_check_phy_reset_block(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;int32_t e1000_get_hw_eeprom_semaphore(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="keywordtype">void</span> e1000_put_hw_eeprom_semaphore(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;int32_t e1000_commit_shadow_ram(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;uint8_t e1000_arc_subsystem_valid(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;int32_t e1000_set_pci_ex_no_snoop(<span class="keyword">struct</span> e1000_hw *hw, uint32_t no_snoop);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;int32_t e1000_read_ich8_byte(<span class="keyword">struct</span> e1000_hw *hw, uint32_t index,</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                             uint8_t *data);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;int32_t e1000_verify_write_ich8_byte(<span class="keyword">struct</span> e1000_hw *hw, uint32_t index,</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                                     uint8_t byte);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;int32_t e1000_write_ich8_byte(<span class="keyword">struct</span> e1000_hw *hw, uint32_t index,</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                              uint8_t byte);</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;int32_t e1000_read_ich8_word(<span class="keyword">struct</span> e1000_hw *hw, uint32_t index,</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                             uint16_t *data);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;int32_t e1000_write_ich8_word(<span class="keyword">struct</span> e1000_hw *hw, uint32_t index,</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                              uint16_t word);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;int32_t e1000_read_ich8_data(<span class="keyword">struct</span> e1000_hw *hw, uint32_t index,</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                             uint32_t size, uint16_t *data);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;int32_t e1000_write_ich8_data(<span class="keyword">struct</span> e1000_hw *hw, uint32_t index,</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                              uint32_t size, uint16_t data);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;int32_t e1000_read_eeprom_ich8(<span class="keyword">struct</span> e1000_hw *hw, uint16_t offset,</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                               uint16_t words, uint16_t *data);</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;int32_t e1000_write_eeprom_ich8(<span class="keyword">struct</span> e1000_hw *hw, uint16_t offset,</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                                uint16_t words, uint16_t *data);</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;int32_t e1000_erase_ich8_4k_segment(<span class="keyword">struct</span> e1000_hw *hw, uint32_t segment);</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;int32_t e1000_ich8_cycle_init(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;int32_t e1000_ich8_flash_cycle(<span class="keyword">struct</span> e1000_hw *hw, uint32_t timeout);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;int32_t e1000_phy_ife_get_info(<span class="keyword">struct</span> e1000_hw *hw,</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                               <span class="keyword">struct</span> e1000_phy_info *phy_info);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;int32_t e1000_ife_disable_dynamic_power_down(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;int32_t e1000_ife_enable_dynamic_power_down(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define E1000_READ_REG_IO(a, reg) \</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">    e1000_read_reg_io((a), E1000_##reg)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define E1000_WRITE_REG_IO(a, reg, val) \</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">    e1000_write_reg_io((a), E1000_##reg, val)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/* PCI Device IDs */</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82542               0x1000</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82543GC_FIBER       0x1001</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82543GC_COPPER      0x1004</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82544EI_COPPER      0x1008</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82544EI_FIBER       0x1009</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82544GC_COPPER      0x100C</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82544GC_LOM         0x100D</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82540EM             0x100E</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82540EM_LOM         0x1015</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82540EP_LOM         0x1016</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82540EP             0x1017</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82540EP_LP          0x101E</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82545EM_COPPER      0x100F</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82545EM_FIBER       0x1011</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82545GM_COPPER      0x1026</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82545GM_FIBER       0x1027</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82545GM_SERDES      0x1028</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82546EB_COPPER      0x1010</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82546EB_FIBER       0x1012</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82546EB_QUAD_COPPER 0x101D</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82541EI             0x1013</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82541EI_MOBILE      0x1018</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82541ER_LOM         0x1014</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82541ER             0x1078</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82547GI             0x1075</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82541GI             0x1076</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82541GI_MOBILE      0x1077</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82541GI_LF          0x107C</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82546GB_COPPER      0x1079</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82546GB_FIBER       0x107A</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82546GB_SERDES      0x107B</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82546GB_PCIE        0x108A</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82546GB_QUAD_COPPER 0x1099</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82547EI             0x1019</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82547EI_MOBILE      0x101A</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82571EB_COPPER      0x105E</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82571EB_FIBER       0x105F</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82571EB_SERDES      0x1060</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82571EB_QUAD_COPPER 0x10A4</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82571EB_QUAD_COPPER_LOWPROFILE  0x10BC</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82572EI_COPPER      0x107D</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82572EI_FIBER       0x107E</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82572EI_SERDES      0x107F</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82572EI             0x10B9</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82573E              0x108B</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82573E_IAMT         0x108C</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82573L              0x109A</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3 0x10B5</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_80003ES2LAN_COPPER_DPT     0x1096</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_80003ES2LAN_SERDES_DPT     0x1098</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_80003ES2LAN_COPPER_SPT     0x10BA</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_80003ES2LAN_SERDES_SPT     0x10BB</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_ICH8_IGP_M_AMT      0x1049</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_ICH8_IGP_AMT        0x104A</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_ICH8_IGP_C          0x104B</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_ICH8_IFE            0x104C</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_ICH8_IFE_GT         0x10C4</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_ICH8_IFE_G          0x10C5</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define E1000_DEV_ID_ICH8_IGP_M          0x104D</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define NODE_ADDRESS_SIZE 6</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define ETH_LENGTH_OF_ADDRESS 6</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">/* MAC decode size is 128K - This is the size of BAR0 */</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define MAC_DECODE_SIZE (128 * 1024)</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define E1000_82542_2_0_REV_ID 2</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define E1000_82542_2_1_REV_ID 3</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define E1000_REVISION_0       0</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define E1000_REVISION_1       1</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define E1000_REVISION_2       2</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define E1000_REVISION_3       3</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define SPEED_10    10</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define SPEED_100   100</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define SPEED_1000  1000</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define HALF_DUPLEX 1</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define FULL_DUPLEX 2</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/* The sizes (in bytes) of a ethernet packet */</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define ENET_HEADER_SIZE             14</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define MAXIMUM_ETHERNET_FRAME_SIZE  1518 </span><span class="comment">/* With FCS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define MINIMUM_ETHERNET_FRAME_SIZE  64   </span><span class="comment">/* With FCS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define ETHERNET_FCS_SIZE            4</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define MAXIMUM_ETHERNET_PACKET_SIZE \</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">    (MAXIMUM_ETHERNET_FRAME_SIZE - ETHERNET_FCS_SIZE)</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define MINIMUM_ETHERNET_PACKET_SIZE \</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">    (MINIMUM_ETHERNET_FRAME_SIZE - ETHERNET_FCS_SIZE)</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define CRC_LENGTH                   ETHERNET_FCS_SIZE</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define MAX_JUMBO_FRAME_SIZE         0x3F00</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/* 802.1q VLAN Packet Sizes */</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define VLAN_TAG_SIZE  4     </span><span class="comment">/* 802.3ac tag (not DMAed) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/* Ethertype field values */</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define ETHERNET_IEEE_VLAN_TYPE 0x8100  </span><span class="comment">/* 802.3ac packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define ETHERNET_IP_TYPE        0x0800  </span><span class="comment">/* IP packets */</span><span class="preprocessor"></span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define ETHERNET_ARP_TYPE       0x0806  </span><span class="comment">/* Address Resolution Protocol (ARP) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">/* Packet Header defines */</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define IP_PROTOCOL_TCP    6</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define IP_PROTOCOL_UDP    0x11</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/* This defines the bits that are set in the Interrupt Mask</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment"> * Set/Read Register.  Each bit is documented below:</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"> *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> *   o RXSEQ  = Receive Sequence Error</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define POLL_IMS_ENABLE_MASK ( \</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">    E1000_IMS_RXDMT0 |         \</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">    E1000_IMS_RXSEQ)</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">/* This defines the bits that are set in the Interrupt Mask</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"> * Set/Read Register.  Each bit is documented below:</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment"> *   o RXT0   = Receiver Timer Interrupt (ring 0)</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"> *   o TXDW   = Transmit Descriptor Written Back</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"> *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment"> *   o RXSEQ  = Receive Sequence Error</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"> *   o LSC    = Link Status Change</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define IMS_ENABLE_MASK ( \</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">    E1000_IMS_RXT0   |    \</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">    E1000_IMS_TXDW   |    \</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">    E1000_IMS_RXDMT0 |    \</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">    E1000_IMS_RXSEQ  |    \</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">    E1000_IMS_LSC)</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/* Additional interrupts need to be handled for e1000_ich8lan:</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">    DSW = The FW changed the status of the DISSW bit in FWSM</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">    PHYINT = The LAN connected device generates an interrupt</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">    EPRST = Manageability reset event */</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define IMS_ICH8LAN_ENABLE_MASK (\</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">    E1000_IMS_DSW   | \</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">    E1000_IMS_PHYINT | \</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">    E1000_IMS_EPRST)</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">/* Number of high/low register pairs in the RAR. The RAR (Receive Address</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"> * Registers) holds the directed and multicast addresses that we monitor. We</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment"> * reserve one of these spots for our directed address, allowing us room for</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment"> * E1000_RAR_ENTRIES - 1 multicast addresses.</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define E1000_RAR_ENTRIES 15</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define E1000_RAR_ENTRIES_ICH8LAN  7</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define MIN_NUMBER_OF_DESCRIPTORS 8</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define MAX_NUMBER_OF_DESCRIPTORS 0xFFF8</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">/* Receive Descriptor */</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="keyword">struct </span>e1000_rx_desc {</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    uint64_t buffer_addr; <span class="comment">/* Address of the descriptor&#39;s data buffer */</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    uint16_t length;     <span class="comment">/* Length of data DMAed into data buffer */</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    uint16_t csum;       <span class="comment">/* Packet checksum */</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    uint8_t status;      <span class="comment">/* Descriptor status */</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    uint8_t errors;      <span class="comment">/* Descriptor Errors */</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    uint16_t special;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;};</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">/* Receive Descriptor - Extended */</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="keyword">union </span>e1000_rx_desc_extended {</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        uint64_t buffer_addr;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        uint64_t reserved;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    } read;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;            uint32_t mrq;              <span class="comment">/* Multiple Rx Queues */</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;            <span class="keyword">union </span>{</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;                uint32_t rss;          <span class="comment">/* RSS Hash */</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;                <span class="keyword">struct </span>{</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;                    uint16_t ip_id;    <span class="comment">/* IP id */</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                    uint16_t csum;     <span class="comment">/* Packet Checksum */</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;                } csum_ip;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;            } hi_dword;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        } lower;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;            uint32_t status_error;     <span class="comment">/* ext status/error */</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;            uint16_t length;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;            uint16_t vlan;             <span class="comment">/* VLAN tag */</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;        } upper;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    } wb;  <span class="comment">/* writeback */</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;};</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define MAX_PS_BUFFERS 4</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">/* Receive Descriptor - Packet Split */</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="keyword">union </span>e1000_rx_desc_packet_split {</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        <span class="comment">/* one buffer for protocol header(s), three data buffers */</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;        uint64_t buffer_addr[MAX_PS_BUFFERS];</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    } read;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;            uint32_t mrq;              <span class="comment">/* Multiple Rx Queues */</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;            <span class="keyword">union </span>{</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;                uint32_t rss;          <span class="comment">/* RSS Hash */</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                <span class="keyword">struct </span>{</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;                    uint16_t ip_id;    <span class="comment">/* IP id */</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;                    uint16_t csum;     <span class="comment">/* Packet Checksum */</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                } csum_ip;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;            } hi_dword;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        } lower;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;            uint32_t status_error;     <span class="comment">/* ext status/error */</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;            uint16_t length0;          <span class="comment">/* length of buffer 0 */</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;            uint16_t vlan;             <span class="comment">/* VLAN tag */</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        } middle;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;            uint16_t header_status;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;            uint16_t length[3];        <span class="comment">/* length of buffers 1-3 */</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        } upper;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        uint64_t reserved;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    } wb; <span class="comment">/* writeback */</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;};</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">/* Receive Decriptor bit definitions */</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_DD       0x01    </span><span class="comment">/* Descriptor Done */</span><span class="preprocessor"></span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_EOP      0x02    </span><span class="comment">/* End of Packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_IXSM     0x04    </span><span class="comment">/* Ignore checksum */</span><span class="preprocessor"></span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_VP       0x08    </span><span class="comment">/* IEEE VLAN Packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_UDPCS    0x10    </span><span class="comment">/* UDP xsum caculated */</span><span class="preprocessor"></span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_TCPCS    0x20    </span><span class="comment">/* TCP xsum calculated */</span><span class="preprocessor"></span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_IPCS     0x40    </span><span class="comment">/* IP xsum calculated */</span><span class="preprocessor"></span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_PIF      0x80    </span><span class="comment">/* passed in-exact filter */</span><span class="preprocessor"></span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_IPIDV    0x200   </span><span class="comment">/* IP identification valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_UDPV     0x400   </span><span class="comment">/* Valid UDP checksum */</span><span class="preprocessor"></span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define E1000_RXD_STAT_ACK      0x8000  </span><span class="comment">/* ACK Packet indication */</span><span class="preprocessor"></span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define E1000_RXD_ERR_CE        0x01    </span><span class="comment">/* CRC Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define E1000_RXD_ERR_SE        0x02    </span><span class="comment">/* Symbol Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define E1000_RXD_ERR_SEQ       0x04    </span><span class="comment">/* Sequence Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define E1000_RXD_ERR_CXE       0x10    </span><span class="comment">/* Carrier Extension Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define E1000_RXD_ERR_TCPE      0x20    </span><span class="comment">/* TCP/UDP Checksum Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define E1000_RXD_ERR_IPE       0x40    </span><span class="comment">/* IP Checksum Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define E1000_RXD_ERR_RXE       0x80    </span><span class="comment">/* Rx Data Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define E1000_RXD_SPC_VLAN_MASK 0x0FFF  </span><span class="comment">/* VLAN ID is in lower 12 bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define E1000_RXD_SPC_PRI_MASK  0xE000  </span><span class="comment">/* Priority is in upper 3 bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define E1000_RXD_SPC_PRI_SHIFT 13</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define E1000_RXD_SPC_CFI_MASK  0x1000  </span><span class="comment">/* CFI is bit 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define E1000_RXD_SPC_CFI_SHIFT 12</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define E1000_RXDEXT_STATERR_CE    0x01000000</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define E1000_RXDEXT_STATERR_SE    0x02000000</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define E1000_RXDEXT_STATERR_SEQ   0x04000000</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define E1000_RXDEXT_STATERR_CXE   0x10000000</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define E1000_RXDEXT_STATERR_TCPE  0x20000000</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define E1000_RXDEXT_STATERR_IPE   0x40000000</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define E1000_RXDEXT_STATERR_RXE   0x80000000</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define E1000_RXDPS_HDRSTAT_HDRSP        0x00008000</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define E1000_RXDPS_HDRSTAT_HDRLEN_MASK  0x000003FF</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">/* mask to determine if packets should be dropped due to frame errors */</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define E1000_RXD_ERR_FRAME_ERR_MASK ( \</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">    E1000_RXD_ERR_CE  |                \</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">    E1000_RXD_ERR_SE  |                \</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">    E1000_RXD_ERR_SEQ |                \</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">    E1000_RXD_ERR_CXE |                \</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">    E1000_RXD_ERR_RXE)</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">/* Same mask, but for extended and packet split descriptors */</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define E1000_RXDEXT_ERR_FRAME_ERR_MASK ( \</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">    E1000_RXDEXT_STATERR_CE  |            \</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">    E1000_RXDEXT_STATERR_SE  |            \</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">    E1000_RXDEXT_STATERR_SEQ |            \</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">    E1000_RXDEXT_STATERR_CXE |            \</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">    E1000_RXDEXT_STATERR_RXE)</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">/* Transmit Descriptor */</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="keyword">struct </span>e1000_tx_desc {</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    uint64_t buffer_addr;       <span class="comment">/* Address of the descriptor&#39;s data buffer */</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;        uint32_t data;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;            uint16_t length;    <span class="comment">/* Data buffer length */</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;            uint8_t cso;        <span class="comment">/* Checksum offset */</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;            uint8_t cmd;        <span class="comment">/* Descriptor control */</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;        } flags;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    } lower;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;        uint32_t data;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;            uint8_t status;     <span class="comment">/* Descriptor status */</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;            uint8_t css;        <span class="comment">/* Checksum start */</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;            uint16_t special;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;        } fields;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    } upper;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;};</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">/* Transmit Descriptor bit definitions */</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define E1000_TXD_DTYP_D     0x00100000 </span><span class="comment">/* Data Descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define E1000_TXD_DTYP_C     0x00000000 </span><span class="comment">/* Context Descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define E1000_TXD_POPTS_IXSM 0x01       </span><span class="comment">/* Insert IP checksum */</span><span class="preprocessor"></span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define E1000_TXD_POPTS_TXSM 0x02       </span><span class="comment">/* Insert TCP/UDP checksum */</span><span class="preprocessor"></span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_EOP    0x01000000 </span><span class="comment">/* End of Packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_IFCS   0x02000000 </span><span class="comment">/* Insert FCS (Ethernet CRC) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_IC     0x04000000 </span><span class="comment">/* Insert Checksum */</span><span class="preprocessor"></span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_RS     0x08000000 </span><span class="comment">/* Report Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_RPS    0x10000000 </span><span class="comment">/* Report Packet Sent */</span><span class="preprocessor"></span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_DEXT   0x20000000 </span><span class="comment">/* Descriptor extension (0 = legacy) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_VLE    0x40000000 </span><span class="comment">/* Add VLAN tag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_IDE    0x80000000 </span><span class="comment">/* Enable Tidv register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define E1000_TXD_STAT_DD    0x00000001 </span><span class="comment">/* Descriptor Done */</span><span class="preprocessor"></span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define E1000_TXD_STAT_EC    0x00000002 </span><span class="comment">/* Excess Collisions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define E1000_TXD_STAT_LC    0x00000004 </span><span class="comment">/* Late Collisions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define E1000_TXD_STAT_TU    0x00000008 </span><span class="comment">/* Transmit underrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_TCP    0x01000000 </span><span class="comment">/* TCP packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_IP     0x02000000 </span><span class="comment">/* IP packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define E1000_TXD_CMD_TSE    0x04000000 </span><span class="comment">/* TCP Seg enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define E1000_TXD_STAT_TC    0x00000004 </span><span class="comment">/* Tx Underrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">/* Offload Context Descriptor */</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="keyword">struct </span>e1000_context_desc {</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;        uint32_t ip_config;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;            uint8_t ipcss;      <span class="comment">/* IP checksum start */</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;            uint8_t ipcso;      <span class="comment">/* IP checksum offset */</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;            uint16_t ipcse;     <span class="comment">/* IP checksum end */</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        } ip_fields;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    } lower_setup;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;        uint32_t tcp_config;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;            uint8_t tucss;      <span class="comment">/* TCP checksum start */</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;            uint8_t tucso;      <span class="comment">/* TCP checksum offset */</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;            uint16_t tucse;     <span class="comment">/* TCP checksum end */</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;        } tcp_fields;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    } upper_setup;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    uint32_t cmd_and_length;    <span class="comment">/* */</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;        uint32_t data;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;            uint8_t status;     <span class="comment">/* Descriptor status */</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;            uint8_t hdr_len;    <span class="comment">/* Header length */</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;            uint16_t mss;       <span class="comment">/* Maximum segment size */</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;        } fields;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    } tcp_seg_setup;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;};</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">/* Offload data descriptor */</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="keyword">struct </span>e1000_data_desc {</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    uint64_t buffer_addr;       <span class="comment">/* Address of the descriptor&#39;s buffer address */</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;        uint32_t data;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;            uint16_t length;    <span class="comment">/* Data buffer length */</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;            uint8_t typ_len_ext;        <span class="comment">/* */</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;            uint8_t cmd;        <span class="comment">/* */</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;        } flags;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    } lower;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;        uint32_t data;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;            uint8_t status;     <span class="comment">/* Descriptor status */</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;            uint8_t popts;      <span class="comment">/* Packet Options */</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;            uint16_t special;   <span class="comment">/* */</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;        } fields;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    } upper;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;};</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">/* Filters */</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define E1000_NUM_UNICAST          16   </span><span class="comment">/* Unicast filter entries */</span><span class="preprocessor"></span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define E1000_MC_TBL_SIZE          128  </span><span class="comment">/* Multicast Filter Table (4096 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define E1000_VLAN_FILTER_TBL_SIZE 128  </span><span class="comment">/* VLAN Filter Table (4096 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define E1000_NUM_UNICAST_ICH8LAN  7</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define E1000_MC_TBL_SIZE_ICH8LAN  32</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">/* Receive Address Register */</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="keyword">struct </span>e1000_rar {</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    <span class="keyword">volatile</span> uint32_t low;      <span class="comment">/* receive address low */</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="keyword">volatile</span> uint32_t high;     <span class="comment">/* receive address high */</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;};</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">/* Number of entries in the Multicast Table Array (MTA). */</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define E1000_NUM_MTA_REGISTERS 128</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define E1000_NUM_MTA_REGISTERS_ICH8LAN 32</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">/* IPv4 Address Table Entry */</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="keyword">struct </span>e1000_ipv4_at_entry {</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <span class="keyword">volatile</span> uint32_t ipv4_addr;        <span class="comment">/* IP Address (RW) */</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="keyword">volatile</span> uint32_t reserved;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;};</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">/* Four wakeup IP addresses are supported */</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define E1000_WAKEUP_IP_ADDRESS_COUNT_MAX 4</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define E1000_IP4AT_SIZE                  E1000_WAKEUP_IP_ADDRESS_COUNT_MAX</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define E1000_IP4AT_SIZE_ICH8LAN          3</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define E1000_IP6AT_SIZE                  1</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">/* IPv6 Address Table Entry */</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="keyword">struct </span>e1000_ipv6_at_entry {</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <span class="keyword">volatile</span> uint8_t ipv6_addr[16];</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;};</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">/* Flexible Filter Length Table Entry */</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="keyword">struct </span>e1000_fflt_entry {</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <span class="keyword">volatile</span> uint32_t length;   <span class="comment">/* Flexible Filter Length (RW) */</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <span class="keyword">volatile</span> uint32_t reserved;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;};</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">/* Flexible Filter Mask Table Entry */</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="keyword">struct </span>e1000_ffmt_entry {</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <span class="keyword">volatile</span> uint32_t mask;     <span class="comment">/* Flexible Filter Mask (RW) */</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <span class="keyword">volatile</span> uint32_t reserved;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;};</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">/* Flexible Filter Value Table Entry */</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="keyword">struct </span>e1000_ffvt_entry {</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    <span class="keyword">volatile</span> uint32_t value;    <span class="comment">/* Flexible Filter Value (RW) */</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <span class="keyword">volatile</span> uint32_t reserved;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;};</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">/* Four Flexible Filters are supported */</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define E1000_FLEXIBLE_FILTER_COUNT_MAX 4</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">/* Each Flexible Filter is at most 128 (0x80) bytes in length */</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define E1000_FLEXIBLE_FILTER_SIZE_MAX  128</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define E1000_FFLT_SIZE E1000_FLEXIBLE_FILTER_COUNT_MAX</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define E1000_FFMT_SIZE E1000_FLEXIBLE_FILTER_SIZE_MAX</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define E1000_FFVT_SIZE E1000_FLEXIBLE_FILTER_SIZE_MAX</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define E1000_DISABLE_SERDES_LOOPBACK   0x0400</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">/* Register Set. (82543, 82544)</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment"> * Registers are defined to be 32 bits and  should be accessed as 32 bit values.</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment"> * These registers are physically located on the NIC, but are mapped into the</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment"> * host memory address space.</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment"> * RW - register is both readable and writable</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment"> * RO - register is read only</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment"> * WO - register is write only</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment"> * R/clr - register is read only and is cleared when read</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment"> * A - register array</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define E1000_CTRL     0x00000  </span><span class="comment">/* Device Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define E1000_CTRL_DUP 0x00004  </span><span class="comment">/* Device Control Duplicate (Shadow) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define E1000_STATUS   0x00008  </span><span class="comment">/* Device Status - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define E1000_EECD     0x00010  </span><span class="comment">/* EEPROM/Flash Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define E1000_EERD     0x00014  </span><span class="comment">/* EEPROM Read - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT 0x00018  </span><span class="comment">/* Extended Device Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define E1000_FLA      0x0001C  </span><span class="comment">/* Flash Access - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define E1000_MDIC     0x00020  </span><span class="comment">/* MDI Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define E1000_SCTL     0x00024  </span><span class="comment">/* SerDes Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define E1000_FEXTNVM  0x00028  </span><span class="comment">/* Future Extended NVM register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define E1000_FCAL     0x00028  </span><span class="comment">/* Flow Control Address Low - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define E1000_FCAH     0x0002C  </span><span class="comment">/* Flow Control Address High -RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define E1000_FCT      0x00030  </span><span class="comment">/* Flow Control Type - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define E1000_VET      0x00038  </span><span class="comment">/* VLAN Ether Type - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define E1000_ICR      0x000C0  </span><span class="comment">/* Interrupt Cause Read - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define E1000_ITR      0x000C4  </span><span class="comment">/* Interrupt Throttling Rate - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define E1000_ICS      0x000C8  </span><span class="comment">/* Interrupt Cause Set - WO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define E1000_IMS      0x000D0  </span><span class="comment">/* Interrupt Mask Set - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define E1000_IMC      0x000D8  </span><span class="comment">/* Interrupt Mask Clear - WO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define E1000_IAM      0x000E0  </span><span class="comment">/* Interrupt Acknowledge Auto Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define E1000_RCTL     0x00100  </span><span class="comment">/* RX Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define E1000_RDTR1    0x02820  </span><span class="comment">/* RX Delay Timer (1) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define E1000_RDBAL1   0x02900  </span><span class="comment">/* RX Descriptor Base Address Low (1) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define E1000_RDBAH1   0x02904  </span><span class="comment">/* RX Descriptor Base Address High (1) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define E1000_RDLEN1   0x02908  </span><span class="comment">/* RX Descriptor Length (1) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define E1000_RDH1     0x02910  </span><span class="comment">/* RX Descriptor Head (1) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define E1000_RDT1     0x02918  </span><span class="comment">/* RX Descriptor Tail (1) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define E1000_FCTTV    0x00170  </span><span class="comment">/* Flow Control Transmit Timer Value - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define E1000_TXCW     0x00178  </span><span class="comment">/* TX Configuration Word - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define E1000_RXCW     0x00180  </span><span class="comment">/* RX Configuration Word - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define E1000_TCTL     0x00400  </span><span class="comment">/* TX Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define E1000_TCTL_EXT 0x00404  </span><span class="comment">/* Extended TX Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define E1000_TIPG     0x00410  </span><span class="comment">/* TX Inter-packet gap -RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define E1000_TBT      0x00448  </span><span class="comment">/* TX Burst Timer - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define E1000_AIT      0x00458  </span><span class="comment">/* Adaptive Interframe Spacing Throttle - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define E1000_LEDCTL   0x00E00  </span><span class="comment">/* LED Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL  0x00F00  </span><span class="comment">/* Extended Configuration Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_SIZE  0x00F08  </span><span class="comment">/* Extended Configuration Size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define E1000_PHY_CTRL     0x00F10  </span><span class="comment">/* PHY Control Register in CSR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define FEXTNVM_SW_CONFIG  0x0001</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define E1000_PBA      0x01000  </span><span class="comment">/* Packet Buffer Allocation - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define E1000_PBS      0x01008  </span><span class="comment">/* Packet Buffer Size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define E1000_EEMNGCTL 0x01010  </span><span class="comment">/* MNG EEprom Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define E1000_FLASH_UPDATES 1000</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define E1000_EEARBC   0x01024  </span><span class="comment">/* EEPROM Auto Read Bus Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define E1000_FLASHT   0x01028  </span><span class="comment">/* FLASH Timer Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define E1000_EEWR     0x0102C  </span><span class="comment">/* EEPROM Write Register - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define E1000_FLSWCTL  0x01030  </span><span class="comment">/* FLASH control register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define E1000_FLSWDATA 0x01034  </span><span class="comment">/* FLASH data register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define E1000_FLSWCNT  0x01038  </span><span class="comment">/* FLASH Access Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define E1000_FLOP     0x0103C  </span><span class="comment">/* FLASH Opcode Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define E1000_ERT      0x02008  </span><span class="comment">/* Early Rx Threshold - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define E1000_FCRTL    0x02160  </span><span class="comment">/* Flow Control Receive Threshold Low - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define E1000_FCRTH    0x02168  </span><span class="comment">/* Flow Control Receive Threshold High - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define E1000_PSRCTL   0x02170  </span><span class="comment">/* Packet Split Receive Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define E1000_RDBAL    0x02800  </span><span class="comment">/* RX Descriptor Base Address Low - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define E1000_RDBAH    0x02804  </span><span class="comment">/* RX Descriptor Base Address High - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define E1000_RDLEN    0x02808  </span><span class="comment">/* RX Descriptor Length - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define E1000_RDH      0x02810  </span><span class="comment">/* RX Descriptor Head - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define E1000_RDT      0x02818  </span><span class="comment">/* RX Descriptor Tail - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define E1000_RDTR     0x02820  </span><span class="comment">/* RX Delay Timer - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define E1000_RDBAL0   E1000_RDBAL </span><span class="comment">/* RX Desc Base Address Low (0) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define E1000_RDBAH0   E1000_RDBAH </span><span class="comment">/* RX Desc Base Address High (0) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define E1000_RDLEN0   E1000_RDLEN </span><span class="comment">/* RX Desc Length (0) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define E1000_RDH0     E1000_RDH   </span><span class="comment">/* RX Desc Head (0) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define E1000_RDT0     E1000_RDT   </span><span class="comment">/* RX Desc Tail (0) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define E1000_RDTR0    E1000_RDTR  </span><span class="comment">/* RX Delay Timer (0) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define E1000_RXDCTL   0x02828  </span><span class="comment">/* RX Descriptor Control queue 0 - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define E1000_RXDCTL1  0x02928  </span><span class="comment">/* RX Descriptor Control queue 1 - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define E1000_RADV     0x0282C  </span><span class="comment">/* RX Interrupt Absolute Delay Timer - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define E1000_RSRPD    0x02C00  </span><span class="comment">/* RX Small Packet Detect - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define E1000_RAID     0x02C08  </span><span class="comment">/* Receive Ack Interrupt Delay - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define E1000_TXDMAC   0x03000  </span><span class="comment">/* TX DMA Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define E1000_KABGTXD  0x03004  </span><span class="comment">/* AFE Band Gap Transmit Ref Data */</span><span class="preprocessor"></span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define E1000_TDFH     0x03410  </span><span class="comment">/* TX Data FIFO Head - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define E1000_TDFT     0x03418  </span><span class="comment">/* TX Data FIFO Tail - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define E1000_TDFHS    0x03420  </span><span class="comment">/* TX Data FIFO Head Saved - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define E1000_TDFTS    0x03428  </span><span class="comment">/* TX Data FIFO Tail Saved - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define E1000_TDFPC    0x03430  </span><span class="comment">/* TX Data FIFO Packet Count - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define E1000_TDBAL    0x03800  </span><span class="comment">/* TX Descriptor Base Address Low - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define E1000_TDBAH    0x03804  </span><span class="comment">/* TX Descriptor Base Address High - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define E1000_TDLEN    0x03808  </span><span class="comment">/* TX Descriptor Length - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define E1000_TDH      0x03810  </span><span class="comment">/* TX Descriptor Head - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define E1000_TDT      0x03818  </span><span class="comment">/* TX Descripotr Tail - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define E1000_TIDV     0x03820  </span><span class="comment">/* TX Interrupt Delay Value - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define E1000_TXDCTL   0x03828  </span><span class="comment">/* TX Descriptor Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define E1000_TADV     0x0382C  </span><span class="comment">/* TX Interrupt Absolute Delay Val - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define E1000_TSPMT    0x03830  </span><span class="comment">/* TCP Segmentation PAD &amp; Min Threshold - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define E1000_TARC0    0x03840  </span><span class="comment">/* TX Arbitration Count (0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define E1000_TDBAL1   0x03900  </span><span class="comment">/* TX Desc Base Address Low (1) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define E1000_TDBAH1   0x03904  </span><span class="comment">/* TX Desc Base Address High (1) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define E1000_TDLEN1   0x03908  </span><span class="comment">/* TX Desc Length (1) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define E1000_TDH1     0x03910  </span><span class="comment">/* TX Desc Head (1) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define E1000_TDT1     0x03918  </span><span class="comment">/* TX Desc Tail (1) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define E1000_TXDCTL1  0x03928  </span><span class="comment">/* TX Descriptor Control (1) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define E1000_TARC1    0x03940  </span><span class="comment">/* TX Arbitration Count (1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define E1000_CRCERRS  0x04000  </span><span class="comment">/* CRC Error Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define E1000_ALGNERRC 0x04004  </span><span class="comment">/* Alignment Error Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define E1000_SYMERRS  0x04008  </span><span class="comment">/* Symbol Error Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define E1000_RXERRC   0x0400C  </span><span class="comment">/* Receive Error Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define E1000_MPC      0x04010  </span><span class="comment">/* Missed Packet Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define E1000_SCC      0x04014  </span><span class="comment">/* Single Collision Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define E1000_ECOL     0x04018  </span><span class="comment">/* Excessive Collision Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define E1000_MCC      0x0401C  </span><span class="comment">/* Multiple Collision Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define E1000_LATECOL  0x04020  </span><span class="comment">/* Late Collision Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define E1000_COLC     0x04028  </span><span class="comment">/* Collision Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define E1000_DC       0x04030  </span><span class="comment">/* Defer Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define E1000_TNCRS    0x04034  </span><span class="comment">/* TX-No CRS - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define E1000_SEC      0x04038  </span><span class="comment">/* Sequence Error Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define E1000_CEXTERR  0x0403C  </span><span class="comment">/* Carrier Extension Error Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define E1000_RLEC     0x04040  </span><span class="comment">/* Receive Length Error Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define E1000_XONRXC   0x04048  </span><span class="comment">/* XON RX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define E1000_XONTXC   0x0404C  </span><span class="comment">/* XON TX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define E1000_XOFFRXC  0x04050  </span><span class="comment">/* XOFF RX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define E1000_XOFFTXC  0x04054  </span><span class="comment">/* XOFF TX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define E1000_FCRUC    0x04058  </span><span class="comment">/* Flow Control RX Unsupported Count- R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define E1000_PRC64    0x0405C  </span><span class="comment">/* Packets RX (64 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define E1000_PRC127   0x04060  </span><span class="comment">/* Packets RX (65-127 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define E1000_PRC255   0x04064  </span><span class="comment">/* Packets RX (128-255 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define E1000_PRC511   0x04068  </span><span class="comment">/* Packets RX (255-511 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define E1000_PRC1023  0x0406C  </span><span class="comment">/* Packets RX (512-1023 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define E1000_PRC1522  0x04070  </span><span class="comment">/* Packets RX (1024-1522 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define E1000_GPRC     0x04074  </span><span class="comment">/* Good Packets RX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define E1000_BPRC     0x04078  </span><span class="comment">/* Broadcast Packets RX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define E1000_MPRC     0x0407C  </span><span class="comment">/* Multicast Packets RX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define E1000_GPTC     0x04080  </span><span class="comment">/* Good Packets TX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define E1000_GORCL    0x04088  </span><span class="comment">/* Good Octets RX Count Low - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define E1000_GORCH    0x0408C  </span><span class="comment">/* Good Octets RX Count High - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define E1000_GOTCL    0x04090  </span><span class="comment">/* Good Octets TX Count Low - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define E1000_GOTCH    0x04094  </span><span class="comment">/* Good Octets TX Count High - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define E1000_RNBC     0x040A0  </span><span class="comment">/* RX No Buffers Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define E1000_RUC      0x040A4  </span><span class="comment">/* RX Undersize Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define E1000_RFC      0x040A8  </span><span class="comment">/* RX Fragment Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define E1000_ROC      0x040AC  </span><span class="comment">/* RX Oversize Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define E1000_RJC      0x040B0  </span><span class="comment">/* RX Jabber Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define E1000_MGTPRC   0x040B4  </span><span class="comment">/* Management Packets RX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define E1000_MGTPDC   0x040B8  </span><span class="comment">/* Management Packets Dropped Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define E1000_MGTPTC   0x040BC  </span><span class="comment">/* Management Packets TX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define E1000_TORL     0x040C0  </span><span class="comment">/* Total Octets RX Low - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define E1000_TORH     0x040C4  </span><span class="comment">/* Total Octets RX High - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define E1000_TOTL     0x040C8  </span><span class="comment">/* Total Octets TX Low - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define E1000_TOTH     0x040CC  </span><span class="comment">/* Total Octets TX High - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define E1000_TPR      0x040D0  </span><span class="comment">/* Total Packets RX - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define E1000_TPT      0x040D4  </span><span class="comment">/* Total Packets TX - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define E1000_PTC64    0x040D8  </span><span class="comment">/* Packets TX (64 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define E1000_PTC127   0x040DC  </span><span class="comment">/* Packets TX (65-127 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define E1000_PTC255   0x040E0  </span><span class="comment">/* Packets TX (128-255 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define E1000_PTC511   0x040E4  </span><span class="comment">/* Packets TX (256-511 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define E1000_PTC1023  0x040E8  </span><span class="comment">/* Packets TX (512-1023 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define E1000_PTC1522  0x040EC  </span><span class="comment">/* Packets TX (1024-1522 Bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define E1000_MPTC     0x040F0  </span><span class="comment">/* Multicast Packets TX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define E1000_BPTC     0x040F4  </span><span class="comment">/* Broadcast Packets TX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define E1000_TSCTC    0x040F8  </span><span class="comment">/* TCP Segmentation Context TX - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define E1000_TSCTFC   0x040FC  </span><span class="comment">/* TCP Segmentation Context TX Fail - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define E1000_IAC      0x04100  </span><span class="comment">/* Interrupt Assertion Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define E1000_ICRXPTC  0x04104  </span><span class="comment">/* Interrupt Cause Rx Packet Timer Expire Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define E1000_ICRXATC  0x04108  </span><span class="comment">/* Interrupt Cause Rx Absolute Timer Expire Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define E1000_ICTXPTC  0x0410C  </span><span class="comment">/* Interrupt Cause Tx Packet Timer Expire Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define E1000_ICTXATC  0x04110  </span><span class="comment">/* Interrupt Cause Tx Absolute Timer Expire Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define E1000_ICTXQEC  0x04118  </span><span class="comment">/* Interrupt Cause Tx Queue Empty Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define E1000_ICTXQMTC 0x0411C  </span><span class="comment">/* Interrupt Cause Tx Queue Minimum Threshold Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define E1000_ICRXDMTC 0x04120  </span><span class="comment">/* Interrupt Cause Rx Descriptor Minimum Threshold Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define E1000_ICRXOC   0x04124  </span><span class="comment">/* Interrupt Cause Receiver Overrun Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define E1000_RXCSUM   0x05000  </span><span class="comment">/* RX Checksum Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define E1000_RFCTL    0x05008  </span><span class="comment">/* Receive Filter Control*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define E1000_MTA      0x05200  </span><span class="comment">/* Multicast Table Array - RW Array */</span><span class="preprocessor"></span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define E1000_RA       0x05400  </span><span class="comment">/* Receive Address - RW Array */</span><span class="preprocessor"></span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define E1000_VFTA     0x05600  </span><span class="comment">/* VLAN Filter Table Array - RW Array */</span><span class="preprocessor"></span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define E1000_WUC      0x05800  </span><span class="comment">/* Wakeup Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define E1000_WUFC     0x05808  </span><span class="comment">/* Wakeup Filter Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define E1000_WUS      0x05810  </span><span class="comment">/* Wakeup Status - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define E1000_MANC     0x05820  </span><span class="comment">/* Management Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define E1000_IPAV     0x05838  </span><span class="comment">/* IP Address Valid - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define E1000_IP4AT    0x05840  </span><span class="comment">/* IPv4 Address Table - RW Array */</span><span class="preprocessor"></span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define E1000_IP6AT    0x05880  </span><span class="comment">/* IPv6 Address Table - RW Array */</span><span class="preprocessor"></span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define E1000_WUPL     0x05900  </span><span class="comment">/* Wakeup Packet Length - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define E1000_WUPM     0x05A00  </span><span class="comment">/* Wakeup Packet Memory - RO A */</span><span class="preprocessor"></span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define E1000_FFLT     0x05F00  </span><span class="comment">/* Flexible Filter Length Table - RW Array */</span><span class="preprocessor"></span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define E1000_HOST_IF  0x08800  </span><span class="comment">/* Host Interface */</span><span class="preprocessor"></span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define E1000_FFMT     0x09000  </span><span class="comment">/* Flexible Filter Mask Table - RW Array */</span><span class="preprocessor"></span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define E1000_FFVT     0x09800  </span><span class="comment">/* Flexible Filter Value Table - RW Array */</span><span class="preprocessor"></span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA 0x00034 </span><span class="comment">/* MAC-PHY interface - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define E1000_MDPHYA     0x0003C  </span><span class="comment">/* PHY address - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define E1000_MANC2H     0x05860  </span><span class="comment">/* Managment Control To Host - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define E1000_SW_FW_SYNC 0x05B5C </span><span class="comment">/* Software-Firmware Synchronization - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define E1000_GCR       0x05B00 </span><span class="comment">/* PCI-Ex Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define E1000_GSCL_1    0x05B10 </span><span class="comment">/* PCI-Ex Statistic Control #1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define E1000_GSCL_2    0x05B14 </span><span class="comment">/* PCI-Ex Statistic Control #2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define E1000_GSCL_3    0x05B18 </span><span class="comment">/* PCI-Ex Statistic Control #3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define E1000_GSCL_4    0x05B1C </span><span class="comment">/* PCI-Ex Statistic Control #4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define E1000_FACTPS    0x05B30 </span><span class="comment">/* Function Active and Power State to MNG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define E1000_SWSM      0x05B50 </span><span class="comment">/* SW Semaphore */</span><span class="preprocessor"></span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define E1000_FWSM      0x05B54 </span><span class="comment">/* FW Semaphore */</span><span class="preprocessor"></span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define E1000_FFLT_DBG  0x05F04 </span><span class="comment">/* Debug Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define E1000_HICR      0x08F00 </span><span class="comment">/* Host Inteface Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">/* RSS registers */</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define E1000_CPUVEC    0x02C10 </span><span class="comment">/* CPU Vector Register - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define E1000_MRQC      0x05818 </span><span class="comment">/* Multiple Receive Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define E1000_RETA      0x05C00 </span><span class="comment">/* Redirection Table - RW Array */</span><span class="preprocessor"></span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define E1000_RSSRK     0x05C80 </span><span class="comment">/* RSS Random Key - RW Array */</span><span class="preprocessor"></span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define E1000_RSSIM     0x05864 </span><span class="comment">/* RSS Interrupt Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define E1000_RSSIR     0x05868 </span><span class="comment">/* RSS Interrupt Request */</span><span class="preprocessor"></span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">/* Register Set (82542)</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment"> * Some of the 82542 registers are located at different offsets than they are</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment"> * in more current versions of the 8254x. Despite the difference in location,</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment"> * the registers function in the same manner.</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define E1000_82542_CTRL     E1000_CTRL</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define E1000_82542_CTRL_DUP E1000_CTRL_DUP</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define E1000_82542_STATUS   E1000_STATUS</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define E1000_82542_EECD     E1000_EECD</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define E1000_82542_EERD     E1000_EERD</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define E1000_82542_CTRL_EXT E1000_CTRL_EXT</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define E1000_82542_FLA      E1000_FLA</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define E1000_82542_MDIC     E1000_MDIC</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define E1000_82542_SCTL     E1000_SCTL</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define E1000_82542_FEXTNVM  E1000_FEXTNVM</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define E1000_82542_FCAL     E1000_FCAL</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define E1000_82542_FCAH     E1000_FCAH</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define E1000_82542_FCT      E1000_FCT</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define E1000_82542_VET      E1000_VET</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define E1000_82542_RA       0x00040</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define E1000_82542_ICR      E1000_ICR</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define E1000_82542_ITR      E1000_ITR</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define E1000_82542_ICS      E1000_ICS</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define E1000_82542_IMS      E1000_IMS</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define E1000_82542_IMC      E1000_IMC</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define E1000_82542_RCTL     E1000_RCTL</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define E1000_82542_RDTR     0x00108</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define E1000_82542_RDBAL    0x00110</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define E1000_82542_RDBAH    0x00114</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define E1000_82542_RDLEN    0x00118</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define E1000_82542_RDH      0x00120</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define E1000_82542_RDT      0x00128</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define E1000_82542_RDTR0    E1000_82542_RDTR</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define E1000_82542_RDBAL0   E1000_82542_RDBAL</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define E1000_82542_RDBAH0   E1000_82542_RDBAH</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define E1000_82542_RDLEN0   E1000_82542_RDLEN</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define E1000_82542_RDH0     E1000_82542_RDH</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define E1000_82542_RDT0     E1000_82542_RDT</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define E1000_82542_SRRCTL(_n) (0x280C + ((_n) &lt;&lt; 8)) </span><span class="comment">/* Split and Replication</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">                                                       * RX Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define E1000_82542_DCA_RXCTRL(_n) (0x02814 + ((_n) &lt;&lt; 8))</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define E1000_82542_RDBAH3   0x02B04 </span><span class="comment">/* RX Desc Base High Queue 3 - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define E1000_82542_RDBAL3   0x02B00 </span><span class="comment">/* RX Desc Low Queue 3 - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define E1000_82542_RDLEN3   0x02B08 </span><span class="comment">/* RX Desc Length Queue 3 - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define E1000_82542_RDH3     0x02B10 </span><span class="comment">/* RX Desc Head Queue 3 - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define E1000_82542_RDT3     0x02B18 </span><span class="comment">/* RX Desc Tail Queue 3 - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define E1000_82542_RDBAL2   0x02A00 </span><span class="comment">/* RX Desc Base Low Queue 2 - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define E1000_82542_RDBAH2   0x02A04 </span><span class="comment">/* RX Desc Base High Queue 2 - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define E1000_82542_RDLEN2   0x02A08 </span><span class="comment">/* RX Desc Length Queue 2 - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#define E1000_82542_RDH2     0x02A10 </span><span class="comment">/* RX Desc Head Queue 2 - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define E1000_82542_RDT2     0x02A18 </span><span class="comment">/* RX Desc Tail Queue 2 - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define E1000_82542_RDTR1    0x00130</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#define E1000_82542_RDBAL1   0x00138</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define E1000_82542_RDBAH1   0x0013C</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define E1000_82542_RDLEN1   0x00140</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define E1000_82542_RDH1     0x00148</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define E1000_82542_RDT1     0x00150</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define E1000_82542_FCRTH    0x00160</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define E1000_82542_FCRTL    0x00168</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define E1000_82542_FCTTV    E1000_FCTTV</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define E1000_82542_TXCW     E1000_TXCW</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define E1000_82542_RXCW     E1000_RXCW</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define E1000_82542_MTA      0x00200</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define E1000_82542_TCTL     E1000_TCTL</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define E1000_82542_TCTL_EXT E1000_TCTL_EXT</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define E1000_82542_TIPG     E1000_TIPG</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define E1000_82542_TDBAL    0x00420</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define E1000_82542_TDBAH    0x00424</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define E1000_82542_TDLEN    0x00428</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define E1000_82542_TDH      0x00430</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define E1000_82542_TDT      0x00438</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define E1000_82542_TIDV     0x00440</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define E1000_82542_TBT      E1000_TBT</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define E1000_82542_AIT      E1000_AIT</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define E1000_82542_VFTA     0x00600</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define E1000_82542_LEDCTL   E1000_LEDCTL</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define E1000_82542_PBA      E1000_PBA</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define E1000_82542_PBS      E1000_PBS</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define E1000_82542_EEMNGCTL E1000_EEMNGCTL</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define E1000_82542_EEARBC   E1000_EEARBC</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define E1000_82542_FLASHT   E1000_FLASHT</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define E1000_82542_EEWR     E1000_EEWR</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define E1000_82542_FLSWCTL  E1000_FLSWCTL</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define E1000_82542_FLSWDATA E1000_FLSWDATA</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define E1000_82542_FLSWCNT  E1000_FLSWCNT</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define E1000_82542_FLOP     E1000_FLOP</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define E1000_82542_EXTCNF_CTRL  E1000_EXTCNF_CTRL</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define E1000_82542_EXTCNF_SIZE  E1000_EXTCNF_SIZE</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define E1000_82542_PHY_CTRL E1000_PHY_CTRL</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define E1000_82542_ERT      E1000_ERT</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define E1000_82542_RXDCTL   E1000_RXDCTL</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define E1000_82542_RXDCTL1  E1000_RXDCTL1</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define E1000_82542_RADV     E1000_RADV</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define E1000_82542_RSRPD    E1000_RSRPD</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define E1000_82542_TXDMAC   E1000_TXDMAC</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define E1000_82542_KABGTXD  E1000_KABGTXD</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define E1000_82542_TDFHS    E1000_TDFHS</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define E1000_82542_TDFTS    E1000_TDFTS</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define E1000_82542_TDFPC    E1000_TDFPC</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define E1000_82542_TXDCTL   E1000_TXDCTL</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define E1000_82542_TADV     E1000_TADV</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define E1000_82542_TSPMT    E1000_TSPMT</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define E1000_82542_CRCERRS  E1000_CRCERRS</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define E1000_82542_ALGNERRC E1000_ALGNERRC</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define E1000_82542_SYMERRS  E1000_SYMERRS</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define E1000_82542_RXERRC   E1000_RXERRC</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define E1000_82542_MPC      E1000_MPC</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define E1000_82542_SCC      E1000_SCC</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define E1000_82542_ECOL     E1000_ECOL</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define E1000_82542_MCC      E1000_MCC</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define E1000_82542_LATECOL  E1000_LATECOL</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define E1000_82542_COLC     E1000_COLC</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define E1000_82542_DC       E1000_DC</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define E1000_82542_TNCRS    E1000_TNCRS</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define E1000_82542_SEC      E1000_SEC</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define E1000_82542_CEXTERR  E1000_CEXTERR</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define E1000_82542_RLEC     E1000_RLEC</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define E1000_82542_XONRXC   E1000_XONRXC</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define E1000_82542_XONTXC   E1000_XONTXC</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define E1000_82542_XOFFRXC  E1000_XOFFRXC</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define E1000_82542_XOFFTXC  E1000_XOFFTXC</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define E1000_82542_FCRUC    E1000_FCRUC</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define E1000_82542_PRC64    E1000_PRC64</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define E1000_82542_PRC127   E1000_PRC127</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define E1000_82542_PRC255   E1000_PRC255</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define E1000_82542_PRC511   E1000_PRC511</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define E1000_82542_PRC1023  E1000_PRC1023</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define E1000_82542_PRC1522  E1000_PRC1522</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define E1000_82542_GPRC     E1000_GPRC</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define E1000_82542_BPRC     E1000_BPRC</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define E1000_82542_MPRC     E1000_MPRC</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define E1000_82542_GPTC     E1000_GPTC</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define E1000_82542_GORCL    E1000_GORCL</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define E1000_82542_GORCH    E1000_GORCH</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define E1000_82542_GOTCL    E1000_GOTCL</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define E1000_82542_GOTCH    E1000_GOTCH</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define E1000_82542_RNBC     E1000_RNBC</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define E1000_82542_RUC      E1000_RUC</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define E1000_82542_RFC      E1000_RFC</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define E1000_82542_ROC      E1000_ROC</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define E1000_82542_RJC      E1000_RJC</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define E1000_82542_MGTPRC   E1000_MGTPRC</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define E1000_82542_MGTPDC   E1000_MGTPDC</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define E1000_82542_MGTPTC   E1000_MGTPTC</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define E1000_82542_TORL     E1000_TORL</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define E1000_82542_TORH     E1000_TORH</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define E1000_82542_TOTL     E1000_TOTL</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define E1000_82542_TOTH     E1000_TOTH</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define E1000_82542_TPR      E1000_TPR</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define E1000_82542_TPT      E1000_TPT</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define E1000_82542_PTC64    E1000_PTC64</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define E1000_82542_PTC127   E1000_PTC127</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define E1000_82542_PTC255   E1000_PTC255</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define E1000_82542_PTC511   E1000_PTC511</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define E1000_82542_PTC1023  E1000_PTC1023</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define E1000_82542_PTC1522  E1000_PTC1522</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define E1000_82542_MPTC     E1000_MPTC</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define E1000_82542_BPTC     E1000_BPTC</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define E1000_82542_TSCTC    E1000_TSCTC</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define E1000_82542_TSCTFC   E1000_TSCTFC</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define E1000_82542_RXCSUM   E1000_RXCSUM</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define E1000_82542_WUC      E1000_WUC</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define E1000_82542_WUFC     E1000_WUFC</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define E1000_82542_WUS      E1000_WUS</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define E1000_82542_MANC     E1000_MANC</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define E1000_82542_IPAV     E1000_IPAV</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define E1000_82542_IP4AT    E1000_IP4AT</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define E1000_82542_IP6AT    E1000_IP6AT</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define E1000_82542_WUPL     E1000_WUPL</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define E1000_82542_WUPM     E1000_WUPM</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define E1000_82542_FFLT     E1000_FFLT</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define E1000_82542_TDFH     0x08010</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define E1000_82542_TDFT     0x08018</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define E1000_82542_FFMT     E1000_FFMT</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define E1000_82542_FFVT     E1000_FFVT</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define E1000_82542_HOST_IF  E1000_HOST_IF</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define E1000_82542_IAM         E1000_IAM</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define E1000_82542_EEMNGCTL    E1000_EEMNGCTL</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define E1000_82542_PSRCTL      E1000_PSRCTL</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define E1000_82542_RAID        E1000_RAID</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define E1000_82542_TARC0       E1000_TARC0</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define E1000_82542_TDBAL1      E1000_TDBAL1</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define E1000_82542_TDBAH1      E1000_TDBAH1</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define E1000_82542_TDLEN1      E1000_TDLEN1</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define E1000_82542_TDH1        E1000_TDH1</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define E1000_82542_TDT1        E1000_TDT1</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define E1000_82542_TXDCTL1     E1000_TXDCTL1</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define E1000_82542_TARC1       E1000_TARC1</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define E1000_82542_RFCTL       E1000_RFCTL</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define E1000_82542_GCR         E1000_GCR</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define E1000_82542_GSCL_1      E1000_GSCL_1</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define E1000_82542_GSCL_2      E1000_GSCL_2</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define E1000_82542_GSCL_3      E1000_GSCL_3</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define E1000_82542_GSCL_4      E1000_GSCL_4</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define E1000_82542_FACTPS      E1000_FACTPS</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define E1000_82542_SWSM        E1000_SWSM</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define E1000_82542_FWSM        E1000_FWSM</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define E1000_82542_FFLT_DBG    E1000_FFLT_DBG</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define E1000_82542_IAC         E1000_IAC</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define E1000_82542_ICRXPTC     E1000_ICRXPTC</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define E1000_82542_ICRXATC     E1000_ICRXATC</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define E1000_82542_ICTXPTC     E1000_ICTXPTC</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define E1000_82542_ICTXATC     E1000_ICTXATC</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define E1000_82542_ICTXQEC     E1000_ICTXQEC</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define E1000_82542_ICTXQMTC    E1000_ICTXQMTC</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define E1000_82542_ICRXDMTC    E1000_ICRXDMTC</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define E1000_82542_ICRXOC      E1000_ICRXOC</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define E1000_82542_HICR        E1000_HICR</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define E1000_82542_CPUVEC      E1000_CPUVEC</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define E1000_82542_MRQC        E1000_MRQC</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define E1000_82542_RETA        E1000_RETA</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define E1000_82542_RSSRK       E1000_RSSRK</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define E1000_82542_RSSIM       E1000_RSSIM</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define E1000_82542_RSSIR       E1000_RSSIR</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define E1000_82542_KUMCTRLSTA E1000_KUMCTRLSTA</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define E1000_82542_SW_FW_SYNC E1000_SW_FW_SYNC</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment">/* Statistics counters collected by the MAC */</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="keyword">struct </span>e1000_hw_stats {</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    uint64_t crcerrs;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;    uint64_t algnerrc;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    uint64_t symerrs;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    uint64_t rxerrc;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    uint64_t mpc;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    uint64_t scc;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    uint64_t ecol;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    uint64_t mcc;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    uint64_t latecol;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    uint64_t colc;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    uint64_t dc;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    uint64_t tncrs;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    uint64_t sec;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;    uint64_t cexterr;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    uint64_t rlec;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    uint64_t xonrxc;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    uint64_t xontxc;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    uint64_t xoffrxc;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    uint64_t xofftxc;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    uint64_t fcruc;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    uint64_t prc64;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;    uint64_t prc127;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    uint64_t prc255;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    uint64_t prc511;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    uint64_t prc1023;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    uint64_t prc1522;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    uint64_t gprc;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    uint64_t bprc;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    uint64_t mprc;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    uint64_t gptc;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    uint64_t gorcl;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    uint64_t gorch;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    uint64_t gotcl;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;    uint64_t gotch;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    uint64_t rnbc;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    uint64_t ruc;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    uint64_t rfc;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    uint64_t roc;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    uint64_t rjc;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    uint64_t mgprc;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    uint64_t mgpdc;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    uint64_t mgptc;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    uint64_t torl;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    uint64_t torh;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    uint64_t totl;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    uint64_t toth;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    uint64_t tpr;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    uint64_t tpt;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    uint64_t ptc64;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    uint64_t ptc127;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    uint64_t ptc255;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    uint64_t ptc511;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    uint64_t ptc1023;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    uint64_t ptc1522;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    uint64_t mptc;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;    uint64_t bptc;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    uint64_t tsctc;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    uint64_t tsctfc;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    uint64_t iac;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    uint64_t icrxptc;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;    uint64_t icrxatc;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    uint64_t ictxptc;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    uint64_t ictxatc;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    uint64_t ictxqec;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;    uint64_t ictxqmtc;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;    uint64_t icrxdmtc;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;    uint64_t icrxoc;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;};</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">/* Structure containing variables used by the shared code (e1000_hw.c) */</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="keyword">struct </span>e1000_hw {</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    uint8_t *hw_addr;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    uint8_t *flash_address;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    e1000_mac_type mac_type;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    e1000_phy_type phy_type;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;    uint32_t phy_init_script;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    e1000_media_type media_type;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;    <span class="keywordtype">void</span> *back;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;    <span class="keyword">struct </span>e1000_shadow_ram *eeprom_shadow_ram;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    uint32_t flash_bank_size;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    uint32_t flash_base_addr;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    e1000_fc_type fc;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    e1000_bus_speed bus_speed;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    e1000_bus_width bus_width;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    e1000_bus_type bus_type;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    <span class="keyword">struct </span>e1000_eeprom_info eeprom;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;    e1000_ms_type master_slave;</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    e1000_ms_type original_master_slave;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    e1000_ffe_config ffe_config_state;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    uint32_t asf_firmware_present;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    uint32_t eeprom_semaphore_present;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;    uint32_t swfw_sync_present;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    uint32_t swfwhw_semaphore_present;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> io_base;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    uint32_t phy_id;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    uint32_t phy_revision;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    uint32_t phy_addr;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    uint32_t original_fc;</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    uint32_t txcw;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    uint32_t autoneg_failed;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    uint32_t max_frame_size;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    uint32_t min_frame_size;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    uint32_t mc_filter_type;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    uint32_t num_mc_addrs;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    uint32_t collision_delta;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    uint32_t tx_packet_delta;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    uint32_t ledctl_default;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    uint32_t ledctl_mode1;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    uint32_t ledctl_mode2;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    boolean_t tx_pkt_filtering;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;    <span class="keyword">struct </span>e1000_host_mng_dhcp_cookie mng_cookie;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;    uint16_t phy_spd_default;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    uint16_t autoneg_advertised;</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    uint16_t pci_cmd_word;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    uint16_t fc_high_water;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    uint16_t fc_low_water;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    uint16_t fc_pause_time;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    uint16_t current_ifs_val;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    uint16_t ifs_min_val;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    uint16_t ifs_max_val;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    uint16_t ifs_step_size;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    uint16_t ifs_ratio;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    uint16_t device_id;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    uint16_t vendor_id;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    uint16_t subsystem_id;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    uint16_t subsystem_vendor_id;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;    uint8_t revision_id;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    uint8_t autoneg;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    uint8_t mdix;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    uint8_t forced_speed_duplex;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    uint8_t wait_autoneg_complete;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    uint8_t dma_fairness;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;    uint8_t mac_addr[NODE_ADDRESS_SIZE];</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    uint8_t perm_mac_addr[NODE_ADDRESS_SIZE];</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    boolean_t disable_polarity_correction;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    boolean_t speed_downgraded;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    e1000_smart_speed smart_speed;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;    e1000_dsp_config dsp_config_state;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    boolean_t get_link_status;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    boolean_t serdes_link_down;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;    boolean_t tbi_compatibility_en;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    boolean_t tbi_compatibility_on;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;    boolean_t laa_is_present;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;    boolean_t phy_reset_disable;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    boolean_t fc_send_xon;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;    boolean_t fc_strict_ieee;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;    boolean_t report_tx_early;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    boolean_t adaptive_ifs;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    boolean_t ifs_params_forced;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    boolean_t in_ifs_mode;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    boolean_t mng_reg_access_disabled;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    boolean_t leave_av_bit_off;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    boolean_t kmrn_lock_loss_workaround_disabled;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;};</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define E1000_EEPROM_SWDPIN0   0x0001   </span><span class="comment">/* SWDPIN 0 EEPROM Value */</span><span class="preprocessor"></span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define E1000_EEPROM_LED_LOGIC 0x0020   </span><span class="comment">/* Led Logic Word */</span><span class="preprocessor"></span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define E1000_EEPROM_RW_REG_DATA   16   </span><span class="comment">/* Offset to data in EEPROM read/write registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define E1000_EEPROM_RW_REG_DONE   2    </span><span class="comment">/* Offset to READ/WRITE done bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define E1000_EEPROM_RW_REG_START  1    </span><span class="comment">/* First bit for telling part to start operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define E1000_EEPROM_RW_ADDR_SHIFT 2    </span><span class="comment">/* Shift to the address bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define E1000_EEPROM_POLL_WRITE    1    </span><span class="comment">/* Flag for polling for write complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define E1000_EEPROM_POLL_READ     0    </span><span class="comment">/* Flag for polling for read complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">/* Register Bit Masks */</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">/* Device Control */</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define E1000_CTRL_FD       0x00000001  </span><span class="comment">/* Full duplex.0=half; 1=full */</span><span class="preprocessor"></span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define E1000_CTRL_BEM      0x00000002  </span><span class="comment">/* Endian Mode.0=little,1=big */</span><span class="preprocessor"></span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define E1000_CTRL_PRIOR    0x00000004  </span><span class="comment">/* Priority on PCI. 0=rx,1=fair */</span><span class="preprocessor"></span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define E1000_CTRL_GIO_MASTER_DISABLE 0x00000004 </span><span class="comment">/*Blocks new Master requests */</span><span class="preprocessor"></span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define E1000_CTRL_LRST     0x00000008  </span><span class="comment">/* Link reset. 0=normal,1=reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define E1000_CTRL_TME      0x00000010  </span><span class="comment">/* Test mode. 0=normal,1=test */</span><span class="preprocessor"></span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define E1000_CTRL_SLE      0x00000020  </span><span class="comment">/* Serial Link on 0=dis,1=en */</span><span class="preprocessor"></span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define E1000_CTRL_ASDE     0x00000020  </span><span class="comment">/* Auto-speed detect enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define E1000_CTRL_SLU      0x00000040  </span><span class="comment">/* Set link up (Force Link) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define E1000_CTRL_ILOS     0x00000080  </span><span class="comment">/* Invert Loss-Of Signal */</span><span class="preprocessor"></span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define E1000_CTRL_SPD_SEL  0x00000300  </span><span class="comment">/* Speed Select Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define E1000_CTRL_SPD_10   0x00000000  </span><span class="comment">/* Force 10Mb */</span><span class="preprocessor"></span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define E1000_CTRL_SPD_100  0x00000100  </span><span class="comment">/* Force 100Mb */</span><span class="preprocessor"></span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define E1000_CTRL_SPD_1000 0x00000200  </span><span class="comment">/* Force 1Gb */</span><span class="preprocessor"></span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define E1000_CTRL_BEM32    0x00000400  </span><span class="comment">/* Big Endian 32 mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define E1000_CTRL_FRCSPD   0x00000800  </span><span class="comment">/* Force Speed */</span><span class="preprocessor"></span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define E1000_CTRL_FRCDPX   0x00001000  </span><span class="comment">/* Force Duplex */</span><span class="preprocessor"></span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define E1000_CTRL_D_UD_EN  0x00002000  </span><span class="comment">/* Dock/Undock enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define E1000_CTRL_D_UD_POLARITY 0x00004000 </span><span class="comment">/* Defined polarity of Dock/Undock indication in SDP[0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define E1000_CTRL_FORCE_PHY_RESET 0x00008000 </span><span class="comment">/* Reset both PHY ports, through PHYRST_N pin */</span><span class="preprocessor"></span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_LINK_EN 0x00010000 </span><span class="comment">/* enable link status from external LINK_0 and LINK_1 pins */</span><span class="preprocessor"></span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define E1000_CTRL_SWDPIN0  0x00040000  </span><span class="comment">/* SWDPIN 0 value */</span><span class="preprocessor"></span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define E1000_CTRL_SWDPIN1  0x00080000  </span><span class="comment">/* SWDPIN 1 value */</span><span class="preprocessor"></span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define E1000_CTRL_SWDPIN2  0x00100000  </span><span class="comment">/* SWDPIN 2 value */</span><span class="preprocessor"></span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define E1000_CTRL_SWDPIN3  0x00200000  </span><span class="comment">/* SWDPIN 3 value */</span><span class="preprocessor"></span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define E1000_CTRL_SWDPIO0  0x00400000  </span><span class="comment">/* SWDPIN 0 Input or output */</span><span class="preprocessor"></span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define E1000_CTRL_SWDPIO1  0x00800000  </span><span class="comment">/* SWDPIN 1 input or output */</span><span class="preprocessor"></span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define E1000_CTRL_SWDPIO2  0x01000000  </span><span class="comment">/* SWDPIN 2 input or output */</span><span class="preprocessor"></span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define E1000_CTRL_SWDPIO3  0x02000000  </span><span class="comment">/* SWDPIN 3 input or output */</span><span class="preprocessor"></span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define E1000_CTRL_RST      0x04000000  </span><span class="comment">/* Global reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define E1000_CTRL_RFCE     0x08000000  </span><span class="comment">/* Receive Flow Control enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define E1000_CTRL_TFCE     0x10000000  </span><span class="comment">/* Transmit flow control enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define E1000_CTRL_RTE      0x20000000  </span><span class="comment">/* Routing tag enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define E1000_CTRL_VME      0x40000000  </span><span class="comment">/* IEEE VLAN mode enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define E1000_CTRL_PHY_RST  0x80000000  </span><span class="comment">/* PHY Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define E1000_CTRL_SW2FW_INT 0x02000000  </span><span class="comment">/* Initiate an interrupt to manageability engine */</span><span class="preprocessor"></span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">/* Device Status */</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define E1000_STATUS_FD         0x00000001      </span><span class="comment">/* Full duplex.0=half,1=full */</span><span class="preprocessor"></span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define E1000_STATUS_LU         0x00000002      </span><span class="comment">/* Link up.0=no,1=link */</span><span class="preprocessor"></span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define E1000_STATUS_FUNC_MASK  0x0000000C      </span><span class="comment">/* PCI Function Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define E1000_STATUS_FUNC_SHIFT 2</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define E1000_STATUS_FUNC_0     0x00000000      </span><span class="comment">/* Function 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define E1000_STATUS_FUNC_1     0x00000004      </span><span class="comment">/* Function 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define E1000_STATUS_TXOFF      0x00000010      </span><span class="comment">/* transmission paused */</span><span class="preprocessor"></span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define E1000_STATUS_TBIMODE    0x00000020      </span><span class="comment">/* TBI mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define E1000_STATUS_SPEED_MASK 0x000000C0</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define E1000_STATUS_SPEED_10   0x00000000      </span><span class="comment">/* Speed 10Mb/s */</span><span class="preprocessor"></span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define E1000_STATUS_SPEED_100  0x00000040      </span><span class="comment">/* Speed 100Mb/s */</span><span class="preprocessor"></span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define E1000_STATUS_SPEED_1000 0x00000080      </span><span class="comment">/* Speed 1000Mb/s */</span><span class="preprocessor"></span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define E1000_STATUS_LAN_INIT_DONE 0x00000200   </span><span class="comment">/* Lan Init Completion</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">                                                   by EEPROM/Flash */</span><span class="preprocessor"></span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define E1000_STATUS_ASDV       0x00000300      </span><span class="comment">/* Auto speed detect value */</span><span class="preprocessor"></span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define E1000_STATUS_DOCK_CI    0x00000800      </span><span class="comment">/* Change in Dock/Undock state. Clear on write &#39;0&#39;. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#define E1000_STATUS_GIO_MASTER_ENABLE 0x00080000 </span><span class="comment">/* Status of Master requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define E1000_STATUS_MTXCKOK    0x00000400      </span><span class="comment">/* MTX clock running OK */</span><span class="preprocessor"></span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define E1000_STATUS_PCI66      0x00000800      </span><span class="comment">/* In 66Mhz slot */</span><span class="preprocessor"></span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define E1000_STATUS_BUS64      0x00001000      </span><span class="comment">/* In 64 bit slot */</span><span class="preprocessor"></span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define E1000_STATUS_PCIX_MODE  0x00002000      </span><span class="comment">/* PCI-X mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define E1000_STATUS_PCIX_SPEED 0x0000C000      </span><span class="comment">/* PCI-X bus speed */</span><span class="preprocessor"></span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define E1000_STATUS_BMC_SKU_0  0x00100000 </span><span class="comment">/* BMC USB redirect disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define E1000_STATUS_BMC_SKU_1  0x00200000 </span><span class="comment">/* BMC SRAM disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define E1000_STATUS_BMC_SKU_2  0x00400000 </span><span class="comment">/* BMC SDRAM disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define E1000_STATUS_BMC_CRYPTO 0x00800000 </span><span class="comment">/* BMC crypto disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define E1000_STATUS_BMC_LITE   0x01000000 </span><span class="comment">/* BMC external code execution disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define E1000_STATUS_RGMII_ENABLE 0x02000000 </span><span class="comment">/* RGMII disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define E1000_STATUS_FUSE_8       0x04000000</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define E1000_STATUS_FUSE_9       0x08000000</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define E1000_STATUS_SERDES0_DIS  0x10000000 </span><span class="comment">/* SERDES disabled on port 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define E1000_STATUS_SERDES1_DIS  0x20000000 </span><span class="comment">/* SERDES disabled on port 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment">/* Constants used to intrepret the masked PCI-X bus speed. */</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define E1000_STATUS_PCIX_SPEED_66  0x00000000 </span><span class="comment">/* PCI-X bus speed  50-66 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define E1000_STATUS_PCIX_SPEED_100 0x00004000 </span><span class="comment">/* PCI-X bus speed  66-100 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define E1000_STATUS_PCIX_SPEED_133 0x00008000 </span><span class="comment">/* PCI-X bus speed 100-133 MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">/* EEPROM/Flash Control */</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define E1000_EECD_SK        0x00000001 </span><span class="comment">/* EEPROM Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define E1000_EECD_CS        0x00000002 </span><span class="comment">/* EEPROM Chip Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define E1000_EECD_DI        0x00000004 </span><span class="comment">/* EEPROM Data In */</span><span class="preprocessor"></span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define E1000_EECD_DO        0x00000008 </span><span class="comment">/* EEPROM Data Out */</span><span class="preprocessor"></span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define E1000_EECD_FWE_MASK  0x00000030</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define E1000_EECD_FWE_DIS   0x00000010 </span><span class="comment">/* Disable FLASH writes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define E1000_EECD_FWE_EN    0x00000020 </span><span class="comment">/* Enable FLASH writes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define E1000_EECD_FWE_SHIFT 4</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define E1000_EECD_REQ       0x00000040 </span><span class="comment">/* EEPROM Access Request */</span><span class="preprocessor"></span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define E1000_EECD_GNT       0x00000080 </span><span class="comment">/* EEPROM Access Grant */</span><span class="preprocessor"></span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define E1000_EECD_PRES      0x00000100 </span><span class="comment">/* EEPROM Present */</span><span class="preprocessor"></span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define E1000_EECD_SIZE      0x00000200 </span><span class="comment">/* EEPROM Size (0=64 word 1=256 word) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define E1000_EECD_ADDR_BITS 0x00000400 </span><span class="comment">/* EEPROM Addressing bits based on type</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment">                                         * (0-small, 1-large) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define E1000_EECD_TYPE      0x00002000 </span><span class="comment">/* EEPROM Type (1-SPI, 0-Microwire) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#ifndef E1000_EEPROM_GRANT_ATTEMPTS</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define E1000_EEPROM_GRANT_ATTEMPTS 1000 </span><span class="comment">/* EEPROM # attempts to gain grant */</span><span class="preprocessor"></span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define E1000_EECD_AUTO_RD          0x00000200  </span><span class="comment">/* EEPROM Auto Read done */</span><span class="preprocessor"></span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define E1000_EECD_SIZE_EX_MASK     0x00007800  </span><span class="comment">/* EEprom Size */</span><span class="preprocessor"></span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define E1000_EECD_SIZE_EX_SHIFT    11</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define E1000_EECD_NVADDS    0x00018000 </span><span class="comment">/* NVM Address Size */</span><span class="preprocessor"></span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define E1000_EECD_SELSHAD   0x00020000 </span><span class="comment">/* Select Shadow RAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define E1000_EECD_INITSRAM  0x00040000 </span><span class="comment">/* Initialize Shadow RAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define E1000_EECD_FLUPD     0x00080000 </span><span class="comment">/* Update FLASH */</span><span class="preprocessor"></span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define E1000_EECD_AUPDEN    0x00100000 </span><span class="comment">/* Enable Autonomous FLASH update */</span><span class="preprocessor"></span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define E1000_EECD_SHADV     0x00200000 </span><span class="comment">/* Shadow RAM Data Valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define E1000_EECD_SEC1VAL   0x00400000 </span><span class="comment">/* Sector One Valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define E1000_EECD_SECVAL_SHIFT      22</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define E1000_STM_OPCODE     0xDB00</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define E1000_HICR_FW_RESET  0xC0</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define E1000_SHADOW_RAM_WORDS     2048</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define E1000_ICH8_NVM_SIG_WORD    0x13</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define E1000_ICH8_NVM_SIG_MASK    0xC0</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment">/* EEPROM Read */</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define E1000_EERD_START      0x00000001 </span><span class="comment">/* Start Read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define E1000_EERD_DONE       0x00000010 </span><span class="comment">/* Read Done */</span><span class="preprocessor"></span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define E1000_EERD_ADDR_SHIFT 8</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define E1000_EERD_ADDR_MASK  0x0000FF00 </span><span class="comment">/* Read Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define E1000_EERD_DATA_SHIFT 16</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define E1000_EERD_DATA_MASK  0xFFFF0000 </span><span class="comment">/* Read Data */</span><span class="preprocessor"></span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment">/* SPI EEPROM Status Register */</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define EEPROM_STATUS_RDY_SPI  0x01</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define EEPROM_STATUS_WEN_SPI  0x02</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define EEPROM_STATUS_BP0_SPI  0x04</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define EEPROM_STATUS_BP1_SPI  0x08</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define EEPROM_STATUS_WPEN_SPI 0x80</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">/* Extended Device Control */</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_GPI0_EN   0x00000001 </span><span class="comment">/* Maps SDP4 to GPI0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_GPI1_EN   0x00000002 </span><span class="comment">/* Maps SDP5 to GPI1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_PHYINT_EN E1000_CTRL_EXT_GPI1_EN</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_GPI2_EN   0x00000004 </span><span class="comment">/* Maps SDP6 to GPI2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_GPI3_EN   0x00000008 </span><span class="comment">/* Maps SDP7 to GPI3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SDP4_DATA 0x00000010 </span><span class="comment">/* Value of SW Defineable Pin 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SDP5_DATA 0x00000020 </span><span class="comment">/* Value of SW Defineable Pin 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_PHY_INT   E1000_CTRL_EXT_SDP5_DATA</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SDP6_DATA 0x00000040 </span><span class="comment">/* Value of SW Defineable Pin 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SDP7_DATA 0x00000080 </span><span class="comment">/* Value of SW Defineable Pin 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SDP4_DIR  0x00000100 </span><span class="comment">/* Direction of SDP4 0=in 1=out */</span><span class="preprocessor"></span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SDP5_DIR  0x00000200 </span><span class="comment">/* Direction of SDP5 0=in 1=out */</span><span class="preprocessor"></span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SDP6_DIR  0x00000400 </span><span class="comment">/* Direction of SDP6 0=in 1=out */</span><span class="preprocessor"></span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SDP7_DIR  0x00000800 </span><span class="comment">/* Direction of SDP7 0=in 1=out */</span><span class="preprocessor"></span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_ASDCHK    0x00001000 </span><span class="comment">/* Initiate an ASD sequence */</span><span class="preprocessor"></span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_EE_RST    0x00002000 </span><span class="comment">/* Reinitialize from EEPROM */</span><span class="preprocessor"></span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_IPS       0x00004000 </span><span class="comment">/* Invert Power State */</span><span class="preprocessor"></span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_SPD_BYPS  0x00008000 </span><span class="comment">/* Speed Select Bypass */</span><span class="preprocessor"></span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_RO_DIS    0x00020000 </span><span class="comment">/* Relaxed Ordering disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_MASK 0x00C00000</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_GMII 0x00000000</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_TBI  0x00C00000</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_KMRN    0x00000000</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_SERDES  0x00C00000</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_WR_WMARK_MASK  0x03000000</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_WR_WMARK_256   0x00000000</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_WR_WMARK_320   0x01000000</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_WR_WMARK_384   0x02000000</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_WR_WMARK_448   0x03000000</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_DRV_LOAD       0x10000000  </span><span class="comment">/* Driver loaded bit for FW */</span><span class="preprocessor"></span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_IAME           0x08000000  </span><span class="comment">/* Interrupt acknowledge Auto-mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_INT_TIMER_CLR  0x20000000  </span><span class="comment">/* Clear Interrupt timers after IMS clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">#define E1000_CRTL_EXT_PB_PAREN       0x01000000 </span><span class="comment">/* packet buffer parity error detection enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_DF_PAREN       0x02000000 </span><span class="comment">/* descriptor FIFO parity error detection enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT_GHOST_PAREN    0x40000000</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment">/* MDI Control */</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define E1000_MDIC_DATA_MASK 0x0000FFFF</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define E1000_MDIC_REG_MASK  0x001F0000</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define E1000_MDIC_REG_SHIFT 16</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define E1000_MDIC_PHY_MASK  0x03E00000</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define E1000_MDIC_PHY_SHIFT 21</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define E1000_MDIC_OP_WRITE  0x04000000</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define E1000_MDIC_OP_READ   0x08000000</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define E1000_MDIC_READY     0x10000000</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define E1000_MDIC_INT_EN    0x20000000</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define E1000_MDIC_ERROR     0x40000000</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_MASK           0x0000FFFF</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_OFFSET         0x001F0000</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_OFFSET_SHIFT   16</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_REN            0x00200000</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_OFFSET_FIFO_CTRL      0x00000000</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_OFFSET_CTRL           0x00000001</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_OFFSET_INB_CTRL       0x00000002</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_OFFSET_DIAG           0x00000003</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_OFFSET_TIMEOUTS       0x00000004</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_OFFSET_INB_PARAM      0x00000009</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_OFFSET_HD_CTRL        0x00000010</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_OFFSET_M2P_SERDES     0x0000001E</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_OFFSET_M2P_MODES      0x0000001F</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment">/* FIFO Control */</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_FIFO_CTRL_RX_BYPASS   0x00000008</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_FIFO_CTRL_TX_BYPASS   0x00000800</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment">/* In-Band Control */</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_INB_CTRL_LINK_STATUS_TX_TIMEOUT_DEFAULT    0x00000500</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_INB_CTRL_DIS_PADDING  0x00000010</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment">/* Half-Duplex Control */</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_HD_CTRL_10_100_DEFAULT 0x00000004</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_HD_CTRL_1000_DEFAULT  0x00000000</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_OFFSET_K0S_CTRL       0x0000001E</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_DIAG_FELPBK           0x2000</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_DIAG_NELPBK           0x1000</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_K0S_100_EN            0x2000</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_K0S_GBE_EN            0x1000</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor">#define E1000_KUMCTRLSTA_K0S_ENTRY_LATENCY_MASK   0x0003</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">#define E1000_KABGTXD_BGSQLBIAS                0x00050000</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">#define E1000_PHY_CTRL_SPD_EN                  0x00000001</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#define E1000_PHY_CTRL_D0A_LPLU                0x00000002</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">#define E1000_PHY_CTRL_NOND0A_LPLU             0x00000004</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define E1000_PHY_CTRL_NOND0A_GBE_DISABLE      0x00000008</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define E1000_PHY_CTRL_GBE_DISABLE             0x00000040</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">#define E1000_PHY_CTRL_B2B_EN                  0x00000080</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">/* LED Control */</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED0_MODE_MASK       0x0000000F</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED0_MODE_SHIFT      0</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED0_BLINK_RATE      0x0000020</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED0_IVRT            0x00000040</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED0_BLINK           0x00000080</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED1_MODE_MASK       0x00000F00</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED1_MODE_SHIFT      8</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED1_BLINK_RATE      0x0002000</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED1_IVRT            0x00004000</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED1_BLINK           0x00008000</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED2_MODE_MASK       0x000F0000</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED2_MODE_SHIFT      16</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED2_BLINK_RATE      0x00200000</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED2_IVRT            0x00400000</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED2_BLINK           0x00800000</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED3_MODE_MASK       0x0F000000</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED3_MODE_SHIFT      24</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED3_BLINK_RATE      0x20000000</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED3_IVRT            0x40000000</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_LED3_BLINK           0x80000000</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_10_1000  0x0</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_100_1000 0x1</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_UP       0x2</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_ACTIVITY      0x3</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_ACTIVITY 0x4</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_10       0x5</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_100      0x6</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_1000     0x7</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_PCIX_MODE     0x8</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_FULL_DUPLEX   0x9</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_COLLISION     0xA</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_BUS_SPEED     0xB</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_BUS_SIZE      0xC</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_PAUSED        0xD</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LED_ON        0xE</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#define E1000_LEDCTL_MODE_LED_OFF       0xF</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">/* Receive Address */</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define E1000_RAH_AV  0x80000000        </span><span class="comment">/* Receive descriptor valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment">/* Interrupt Cause Read */</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define E1000_ICR_TXDW          0x00000001 </span><span class="comment">/* Transmit desc written back */</span><span class="preprocessor"></span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define E1000_ICR_TXQE          0x00000002 </span><span class="comment">/* Transmit Queue empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define E1000_ICR_LSC           0x00000004 </span><span class="comment">/* Link Status Change */</span><span class="preprocessor"></span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define E1000_ICR_RXSEQ         0x00000008 </span><span class="comment">/* rx sequence error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define E1000_ICR_RXDMT0        0x00000010 </span><span class="comment">/* rx desc min. threshold (0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define E1000_ICR_RXO           0x00000040 </span><span class="comment">/* rx overrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define E1000_ICR_RXT0          0x00000080 </span><span class="comment">/* rx timer intr (ring 0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define E1000_ICR_MDAC          0x00000200 </span><span class="comment">/* MDIO access complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define E1000_ICR_RXCFG         0x00000400 </span><span class="comment">/* RX /c/ ordered set */</span><span class="preprocessor"></span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define E1000_ICR_GPI_EN0       0x00000800 </span><span class="comment">/* GP Int 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define E1000_ICR_GPI_EN1       0x00001000 </span><span class="comment">/* GP Int 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define E1000_ICR_GPI_EN2       0x00002000 </span><span class="comment">/* GP Int 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define E1000_ICR_GPI_EN3       0x00004000 </span><span class="comment">/* GP Int 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define E1000_ICR_TXD_LOW       0x00008000</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor">#define E1000_ICR_SRPD          0x00010000</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#define E1000_ICR_ACK           0x00020000 </span><span class="comment">/* Receive Ack frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">#define E1000_ICR_MNG           0x00040000 </span><span class="comment">/* Manageability event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define E1000_ICR_DOCK          0x00080000 </span><span class="comment">/* Dock/Undock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#define E1000_ICR_INT_ASSERTED  0x80000000 </span><span class="comment">/* If this bit asserted, the driver should claim the interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#define E1000_ICR_RXD_FIFO_PAR0 0x00100000 </span><span class="comment">/* queue 0 Rx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor">#define E1000_ICR_TXD_FIFO_PAR0 0x00200000 </span><span class="comment">/* queue 0 Tx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor">#define E1000_ICR_HOST_ARB_PAR  0x00400000 </span><span class="comment">/* host arb read buffer parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">#define E1000_ICR_PB_PAR        0x00800000 </span><span class="comment">/* packet buffer parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#define E1000_ICR_RXD_FIFO_PAR1 0x01000000 </span><span class="comment">/* queue 1 Rx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor">#define E1000_ICR_TXD_FIFO_PAR1 0x02000000 </span><span class="comment">/* queue 1 Tx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#define E1000_ICR_ALL_PARITY    0x03F00000 </span><span class="comment">/* all parity error bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#define E1000_ICR_DSW           0x00000020 </span><span class="comment">/* FW changed the status of DISSW bit in the FWSM */</span><span class="preprocessor"></span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#define E1000_ICR_PHYINT        0x00001000 </span><span class="comment">/* LAN connected device generates an interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define E1000_ICR_EPRST         0x00100000 </span><span class="comment">/* ME handware reset occurs */</span><span class="preprocessor"></span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment">/* Interrupt Cause Set */</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define E1000_ICS_TXDW      E1000_ICR_TXDW      </span><span class="comment">/* Transmit desc written back */</span><span class="preprocessor"></span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define E1000_ICS_TXQE      E1000_ICR_TXQE      </span><span class="comment">/* Transmit Queue empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define E1000_ICS_LSC       E1000_ICR_LSC       </span><span class="comment">/* Link Status Change */</span><span class="preprocessor"></span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define E1000_ICS_RXSEQ     E1000_ICR_RXSEQ     </span><span class="comment">/* rx sequence error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define E1000_ICS_RXDMT0    E1000_ICR_RXDMT0    </span><span class="comment">/* rx desc min. threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define E1000_ICS_RXO       E1000_ICR_RXO       </span><span class="comment">/* rx overrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define E1000_ICS_RXT0      E1000_ICR_RXT0      </span><span class="comment">/* rx timer intr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#define E1000_ICS_MDAC      E1000_ICR_MDAC      </span><span class="comment">/* MDIO access complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define E1000_ICS_RXCFG     E1000_ICR_RXCFG     </span><span class="comment">/* RX /c/ ordered set */</span><span class="preprocessor"></span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define E1000_ICS_GPI_EN0   E1000_ICR_GPI_EN0   </span><span class="comment">/* GP Int 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define E1000_ICS_GPI_EN1   E1000_ICR_GPI_EN1   </span><span class="comment">/* GP Int 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define E1000_ICS_GPI_EN2   E1000_ICR_GPI_EN2   </span><span class="comment">/* GP Int 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define E1000_ICS_GPI_EN3   E1000_ICR_GPI_EN3   </span><span class="comment">/* GP Int 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#define E1000_ICS_TXD_LOW   E1000_ICR_TXD_LOW</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define E1000_ICS_SRPD      E1000_ICR_SRPD</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define E1000_ICS_ACK       E1000_ICR_ACK       </span><span class="comment">/* Receive Ack frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#define E1000_ICS_MNG       E1000_ICR_MNG       </span><span class="comment">/* Manageability event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">#define E1000_ICS_DOCK      E1000_ICR_DOCK      </span><span class="comment">/* Dock/Undock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#define E1000_ICS_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0 </span><span class="comment">/* queue 0 Rx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define E1000_ICS_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0 </span><span class="comment">/* queue 0 Tx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define E1000_ICS_HOST_ARB_PAR  E1000_ICR_HOST_ARB_PAR  </span><span class="comment">/* host arb read buffer parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define E1000_ICS_PB_PAR        E1000_ICR_PB_PAR        </span><span class="comment">/* packet buffer parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define E1000_ICS_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1 </span><span class="comment">/* queue 1 Rx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define E1000_ICS_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1 </span><span class="comment">/* queue 1 Tx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define E1000_ICS_DSW       E1000_ICR_DSW</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define E1000_ICS_PHYINT    E1000_ICR_PHYINT</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define E1000_ICS_EPRST     E1000_ICR_EPRST</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment">/* Interrupt Mask Set */</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define E1000_IMS_TXDW      E1000_ICR_TXDW      </span><span class="comment">/* Transmit desc written back */</span><span class="preprocessor"></span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define E1000_IMS_TXQE      E1000_ICR_TXQE      </span><span class="comment">/* Transmit Queue empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define E1000_IMS_LSC       E1000_ICR_LSC       </span><span class="comment">/* Link Status Change */</span><span class="preprocessor"></span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define E1000_IMS_RXSEQ     E1000_ICR_RXSEQ     </span><span class="comment">/* rx sequence error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define E1000_IMS_RXDMT0    E1000_ICR_RXDMT0    </span><span class="comment">/* rx desc min. threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define E1000_IMS_RXO       E1000_ICR_RXO       </span><span class="comment">/* rx overrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define E1000_IMS_RXT0      E1000_ICR_RXT0      </span><span class="comment">/* rx timer intr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define E1000_IMS_MDAC      E1000_ICR_MDAC      </span><span class="comment">/* MDIO access complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define E1000_IMS_RXCFG     E1000_ICR_RXCFG     </span><span class="comment">/* RX /c/ ordered set */</span><span class="preprocessor"></span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define E1000_IMS_GPI_EN0   E1000_ICR_GPI_EN0   </span><span class="comment">/* GP Int 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define E1000_IMS_GPI_EN1   E1000_ICR_GPI_EN1   </span><span class="comment">/* GP Int 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define E1000_IMS_GPI_EN2   E1000_ICR_GPI_EN2   </span><span class="comment">/* GP Int 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define E1000_IMS_GPI_EN3   E1000_ICR_GPI_EN3   </span><span class="comment">/* GP Int 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define E1000_IMS_TXD_LOW   E1000_ICR_TXD_LOW</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define E1000_IMS_SRPD      E1000_ICR_SRPD</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define E1000_IMS_ACK       E1000_ICR_ACK       </span><span class="comment">/* Receive Ack frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#define E1000_IMS_MNG       E1000_ICR_MNG       </span><span class="comment">/* Manageability event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define E1000_IMS_DOCK      E1000_ICR_DOCK      </span><span class="comment">/* Dock/Undock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define E1000_IMS_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0 </span><span class="comment">/* queue 0 Rx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define E1000_IMS_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0 </span><span class="comment">/* queue 0 Tx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define E1000_IMS_HOST_ARB_PAR  E1000_ICR_HOST_ARB_PAR  </span><span class="comment">/* host arb read buffer parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define E1000_IMS_PB_PAR        E1000_ICR_PB_PAR        </span><span class="comment">/* packet buffer parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define E1000_IMS_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1 </span><span class="comment">/* queue 1 Rx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#define E1000_IMS_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1 </span><span class="comment">/* queue 1 Tx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#define E1000_IMS_DSW       E1000_ICR_DSW</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define E1000_IMS_PHYINT    E1000_ICR_PHYINT</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">#define E1000_IMS_EPRST     E1000_ICR_EPRST</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment">/* Interrupt Mask Clear */</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define E1000_IMC_TXDW      E1000_ICR_TXDW      </span><span class="comment">/* Transmit desc written back */</span><span class="preprocessor"></span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define E1000_IMC_TXQE      E1000_ICR_TXQE      </span><span class="comment">/* Transmit Queue empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">#define E1000_IMC_LSC       E1000_ICR_LSC       </span><span class="comment">/* Link Status Change */</span><span class="preprocessor"></span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">#define E1000_IMC_RXSEQ     E1000_ICR_RXSEQ     </span><span class="comment">/* rx sequence error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define E1000_IMC_RXDMT0    E1000_ICR_RXDMT0    </span><span class="comment">/* rx desc min. threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define E1000_IMC_RXO       E1000_ICR_RXO       </span><span class="comment">/* rx overrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define E1000_IMC_RXT0      E1000_ICR_RXT0      </span><span class="comment">/* rx timer intr */</span><span class="preprocessor"></span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define E1000_IMC_MDAC      E1000_ICR_MDAC      </span><span class="comment">/* MDIO access complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define E1000_IMC_RXCFG     E1000_ICR_RXCFG     </span><span class="comment">/* RX /c/ ordered set */</span><span class="preprocessor"></span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define E1000_IMC_GPI_EN0   E1000_ICR_GPI_EN0   </span><span class="comment">/* GP Int 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define E1000_IMC_GPI_EN1   E1000_ICR_GPI_EN1   </span><span class="comment">/* GP Int 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define E1000_IMC_GPI_EN2   E1000_ICR_GPI_EN2   </span><span class="comment">/* GP Int 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define E1000_IMC_GPI_EN3   E1000_ICR_GPI_EN3   </span><span class="comment">/* GP Int 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">#define E1000_IMC_TXD_LOW   E1000_ICR_TXD_LOW</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define E1000_IMC_SRPD      E1000_ICR_SRPD</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define E1000_IMC_ACK       E1000_ICR_ACK       </span><span class="comment">/* Receive Ack frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define E1000_IMC_MNG       E1000_ICR_MNG       </span><span class="comment">/* Manageability event */</span><span class="preprocessor"></span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define E1000_IMC_DOCK      E1000_ICR_DOCK      </span><span class="comment">/* Dock/Undock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define E1000_IMC_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0 </span><span class="comment">/* queue 0 Rx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define E1000_IMC_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0 </span><span class="comment">/* queue 0 Tx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#define E1000_IMC_HOST_ARB_PAR  E1000_ICR_HOST_ARB_PAR  </span><span class="comment">/* host arb read buffer parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define E1000_IMC_PB_PAR        E1000_ICR_PB_PAR        </span><span class="comment">/* packet buffer parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#define E1000_IMC_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1 </span><span class="comment">/* queue 1 Rx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define E1000_IMC_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1 </span><span class="comment">/* queue 1 Tx descriptor FIFO parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define E1000_IMC_DSW       E1000_ICR_DSW</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">#define E1000_IMC_PHYINT    E1000_ICR_PHYINT</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define E1000_IMC_EPRST     E1000_ICR_EPRST</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment">/* Receive Control */</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define E1000_RCTL_RST            0x00000001    </span><span class="comment">/* Software reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define E1000_RCTL_EN             0x00000002    </span><span class="comment">/* enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#define E1000_RCTL_SBP            0x00000004    </span><span class="comment">/* store bad packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define E1000_RCTL_UPE            0x00000008    </span><span class="comment">/* unicast promiscuous enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define E1000_RCTL_MPE            0x00000010    </span><span class="comment">/* multicast promiscuous enab */</span><span class="preprocessor"></span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define E1000_RCTL_LPE            0x00000020    </span><span class="comment">/* long packet enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define E1000_RCTL_LBM_NO         0x00000000    </span><span class="comment">/* no loopback mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define E1000_RCTL_LBM_MAC        0x00000040    </span><span class="comment">/* MAC loopback mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define E1000_RCTL_LBM_SLP        0x00000080    </span><span class="comment">/* serial link loopback mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define E1000_RCTL_LBM_TCVR       0x000000C0    </span><span class="comment">/* tcvr loopback mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define E1000_RCTL_DTYP_MASK      0x00000C00    </span><span class="comment">/* Descriptor type mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define E1000_RCTL_DTYP_PS        0x00000400    </span><span class="comment">/* Packet Split descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define E1000_RCTL_RDMTS_HALF     0x00000000    </span><span class="comment">/* rx desc min threshold size */</span><span class="preprocessor"></span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define E1000_RCTL_RDMTS_QUAT     0x00000100    </span><span class="comment">/* rx desc min threshold size */</span><span class="preprocessor"></span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define E1000_RCTL_RDMTS_EIGTH    0x00000200    </span><span class="comment">/* rx desc min threshold size */</span><span class="preprocessor"></span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define E1000_RCTL_MO_SHIFT       12            </span><span class="comment">/* multicast offset shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#define E1000_RCTL_MO_0           0x00000000    </span><span class="comment">/* multicast offset 11:0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">#define E1000_RCTL_MO_1           0x00001000    </span><span class="comment">/* multicast offset 12:1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define E1000_RCTL_MO_2           0x00002000    </span><span class="comment">/* multicast offset 13:2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#define E1000_RCTL_MO_3           0x00003000    </span><span class="comment">/* multicast offset 15:4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">#define E1000_RCTL_MDR            0x00004000    </span><span class="comment">/* multicast desc ring 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define E1000_RCTL_BAM            0x00008000    </span><span class="comment">/* broadcast enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">/* these buffer sizes are valid if E1000_RCTL_BSEX is 0 */</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#define E1000_RCTL_SZ_2048        0x00000000    </span><span class="comment">/* rx buffer size 2048 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define E1000_RCTL_SZ_1024        0x00010000    </span><span class="comment">/* rx buffer size 1024 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define E1000_RCTL_SZ_512         0x00020000    </span><span class="comment">/* rx buffer size 512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#define E1000_RCTL_SZ_256         0x00030000    </span><span class="comment">/* rx buffer size 256 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="comment">/* these buffer sizes are valid if E1000_RCTL_BSEX is 1 */</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define E1000_RCTL_SZ_16384       0x00010000    </span><span class="comment">/* rx buffer size 16384 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define E1000_RCTL_SZ_8192        0x00020000    </span><span class="comment">/* rx buffer size 8192 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define E1000_RCTL_SZ_4096        0x00030000    </span><span class="comment">/* rx buffer size 4096 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define E1000_RCTL_VFE            0x00040000    </span><span class="comment">/* vlan filter enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define E1000_RCTL_CFIEN          0x00080000    </span><span class="comment">/* canonical form enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define E1000_RCTL_CFI            0x00100000    </span><span class="comment">/* canonical form indicator */</span><span class="preprocessor"></span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define E1000_RCTL_DPF            0x00400000    </span><span class="comment">/* discard pause frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define E1000_RCTL_PMCF           0x00800000    </span><span class="comment">/* pass MAC control frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define E1000_RCTL_BSEX           0x02000000    </span><span class="comment">/* Buffer size extension */</span><span class="preprocessor"></span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define E1000_RCTL_SECRC          0x04000000    </span><span class="comment">/* Strip Ethernet CRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define E1000_RCTL_FLXBUF_MASK    0x78000000    </span><span class="comment">/* Flexible buffer size */</span><span class="preprocessor"></span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define E1000_RCTL_FLXBUF_SHIFT   27            </span><span class="comment">/* Flexible buffer shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="comment">/* Use byte values for the following shift parameters</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment"> * Usage:</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="comment"> *     psrctl |= (((ROUNDUP(value0, 128) &gt;&gt; E1000_PSRCTL_BSIZE0_SHIFT) &amp;</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment"> *                  E1000_PSRCTL_BSIZE0_MASK) |</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment"> *                ((ROUNDUP(value1, 1024) &gt;&gt; E1000_PSRCTL_BSIZE1_SHIFT) &amp;</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment"> *                  E1000_PSRCTL_BSIZE1_MASK) |</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment"> *                ((ROUNDUP(value2, 1024) &lt;&lt; E1000_PSRCTL_BSIZE2_SHIFT) &amp;</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment"> *                  E1000_PSRCTL_BSIZE2_MASK) |</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment"> *                ((ROUNDUP(value3, 1024) &lt;&lt; E1000_PSRCTL_BSIZE3_SHIFT) |;</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="comment"> *                  E1000_PSRCTL_BSIZE3_MASK))</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="comment"> * where value0 = [128..16256],  default=256</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment"> *       value1 = [1024..64512], default=4096</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment"> *       value2 = [0..64512],    default=4096</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment"> *       value3 = [0..64512],    default=0</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">#define E1000_PSRCTL_BSIZE0_MASK   0x0000007F</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">#define E1000_PSRCTL_BSIZE1_MASK   0x00003F00</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">#define E1000_PSRCTL_BSIZE2_MASK   0x003F0000</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define E1000_PSRCTL_BSIZE3_MASK   0x3F000000</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#define E1000_PSRCTL_BSIZE0_SHIFT  7            </span><span class="comment">/* Shift _right_ 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define E1000_PSRCTL_BSIZE1_SHIFT  2            </span><span class="comment">/* Shift _right_ 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define E1000_PSRCTL_BSIZE2_SHIFT  6            </span><span class="comment">/* Shift _left_ 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define E1000_PSRCTL_BSIZE3_SHIFT 14            </span><span class="comment">/* Shift _left_ 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="comment">/* SW_W_SYNC definitions */</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor">#define E1000_SWFW_EEP_SM     0x0001</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define E1000_SWFW_PHY0_SM    0x0002</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define E1000_SWFW_PHY1_SM    0x0004</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">#define E1000_SWFW_MAC_CSR_SM 0x0008</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment">/* Receive Descriptor */</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">#define E1000_RDT_DELAY 0x0000ffff      </span><span class="comment">/* Delay timer (1=1024us) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define E1000_RDT_FPDB  0x80000000      </span><span class="comment">/* Flush descriptor block */</span><span class="preprocessor"></span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">#define E1000_RDLEN_LEN 0x0007ff80      </span><span class="comment">/* descriptor length */</span><span class="preprocessor"></span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">#define E1000_RDH_RDH   0x0000ffff      </span><span class="comment">/* receive descriptor head */</span><span class="preprocessor"></span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define E1000_RDT_RDT   0x0000ffff      </span><span class="comment">/* receive descriptor tail */</span><span class="preprocessor"></span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment">/* Flow Control */</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define E1000_FCRTH_RTH  0x0000FFF8     </span><span class="comment">/* Mask Bits[15:3] for RTH */</span><span class="preprocessor"></span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">#define E1000_FCRTH_XFCE 0x80000000     </span><span class="comment">/* External Flow Control Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">#define E1000_FCRTL_RTL  0x0000FFF8     </span><span class="comment">/* Mask Bits[15:3] for RTL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define E1000_FCRTL_XONE 0x80000000     </span><span class="comment">/* Enable XON frame transmission */</span><span class="preprocessor"></span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment">/* Header split receive */</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define E1000_RFCTL_ISCSI_DIS           0x00000001</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define E1000_RFCTL_ISCSI_DWC_MASK      0x0000003E</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define E1000_RFCTL_ISCSI_DWC_SHIFT     1</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define E1000_RFCTL_NFSW_DIS            0x00000040</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define E1000_RFCTL_NFSR_DIS            0x00000080</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#define E1000_RFCTL_NFS_VER_MASK        0x00000300</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define E1000_RFCTL_NFS_VER_SHIFT       8</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">#define E1000_RFCTL_IPV6_DIS            0x00000400</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#define E1000_RFCTL_IPV6_XSUM_DIS       0x00000800</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#define E1000_RFCTL_ACK_DIS             0x00001000</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define E1000_RFCTL_ACKD_DIS            0x00002000</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor">#define E1000_RFCTL_IPFRSP_DIS          0x00004000</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#define E1000_RFCTL_EXTEN               0x00008000</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#define E1000_RFCTL_IPV6_EX_DIS         0x00010000</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define E1000_RFCTL_NEW_IPV6_EXT_DIS    0x00020000</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment">/* Receive Descriptor Control */</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define E1000_RXDCTL_PTHRESH 0x0000003F </span><span class="comment">/* RXDCTL Prefetch Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define E1000_RXDCTL_HTHRESH 0x00003F00 </span><span class="comment">/* RXDCTL Host Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define E1000_RXDCTL_WTHRESH 0x003F0000 </span><span class="comment">/* RXDCTL Writeback Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define E1000_RXDCTL_GRAN    0x01000000 </span><span class="comment">/* RXDCTL Granularity */</span><span class="preprocessor"></span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="comment">/* Transmit Descriptor Control */</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define E1000_TXDCTL_PTHRESH 0x000000FF </span><span class="comment">/* TXDCTL Prefetch Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define E1000_TXDCTL_HTHRESH 0x0000FF00 </span><span class="comment">/* TXDCTL Host Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define E1000_TXDCTL_WTHRESH 0x00FF0000 </span><span class="comment">/* TXDCTL Writeback Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#define E1000_TXDCTL_GRAN    0x01000000 </span><span class="comment">/* TXDCTL Granularity */</span><span class="preprocessor"></span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define E1000_TXDCTL_LWTHRESH 0xFE000000 </span><span class="comment">/* TXDCTL Low Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define E1000_TXDCTL_FULL_TX_DESC_WB 0x01010000 </span><span class="comment">/* GRAN=1, WTHRESH=1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#define E1000_TXDCTL_COUNT_DESC 0x00400000 </span><span class="comment">/* Enable the counting of desc.</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="comment">                                              still to be processed. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment">/* Transmit Configuration Word */</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">#define E1000_TXCW_FD         0x00000020        </span><span class="comment">/* TXCW full duplex */</span><span class="preprocessor"></span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define E1000_TXCW_HD         0x00000040        </span><span class="comment">/* TXCW half duplex */</span><span class="preprocessor"></span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#define E1000_TXCW_PAUSE      0x00000080        </span><span class="comment">/* TXCW sym pause request */</span><span class="preprocessor"></span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define E1000_TXCW_ASM_DIR    0x00000100        </span><span class="comment">/* TXCW astm pause direction */</span><span class="preprocessor"></span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define E1000_TXCW_PAUSE_MASK 0x00000180        </span><span class="comment">/* TXCW pause request mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">#define E1000_TXCW_RF         0x00003000        </span><span class="comment">/* TXCW remote fault */</span><span class="preprocessor"></span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#define E1000_TXCW_NP         0x00008000        </span><span class="comment">/* TXCW next page */</span><span class="preprocessor"></span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define E1000_TXCW_CW         0x0000ffff        </span><span class="comment">/* TxConfigWord mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#define E1000_TXCW_TXC        0x40000000        </span><span class="comment">/* Transmit Config control */</span><span class="preprocessor"></span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define E1000_TXCW_ANE        0x80000000        </span><span class="comment">/* Auto-neg enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="comment">/* Receive Configuration Word */</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define E1000_RXCW_CW    0x0000ffff     </span><span class="comment">/* RxConfigWord mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define E1000_RXCW_NC    0x04000000     </span><span class="comment">/* Receive config no carrier */</span><span class="preprocessor"></span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">#define E1000_RXCW_IV    0x08000000     </span><span class="comment">/* Receive config invalid */</span><span class="preprocessor"></span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define E1000_RXCW_CC    0x10000000     </span><span class="comment">/* Receive config change */</span><span class="preprocessor"></span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define E1000_RXCW_C     0x20000000     </span><span class="comment">/* Receive config */</span><span class="preprocessor"></span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define E1000_RXCW_SYNCH 0x40000000     </span><span class="comment">/* Receive config synch */</span><span class="preprocessor"></span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define E1000_RXCW_ANC   0x80000000     </span><span class="comment">/* Auto-neg complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="comment">/* Transmit Control */</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define E1000_TCTL_RST    0x00000001    </span><span class="comment">/* software reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define E1000_TCTL_EN     0x00000002    </span><span class="comment">/* enable tx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">#define E1000_TCTL_BCE    0x00000004    </span><span class="comment">/* busy check enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define E1000_TCTL_PSP    0x00000008    </span><span class="comment">/* pad short packets */</span><span class="preprocessor"></span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define E1000_TCTL_CT     0x00000ff0    </span><span class="comment">/* collision threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define E1000_TCTL_COLD   0x003ff000    </span><span class="comment">/* collision distance */</span><span class="preprocessor"></span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define E1000_TCTL_SWXOFF 0x00400000    </span><span class="comment">/* SW Xoff transmission */</span><span class="preprocessor"></span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define E1000_TCTL_PBE    0x00800000    </span><span class="comment">/* Packet Burst Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define E1000_TCTL_RTLC   0x01000000    </span><span class="comment">/* Re-transmit on late collision */</span><span class="preprocessor"></span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define E1000_TCTL_NRTU   0x02000000    </span><span class="comment">/* No Re-transmit on underrun */</span><span class="preprocessor"></span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define E1000_TCTL_MULR   0x10000000    </span><span class="comment">/* Multiple request support */</span><span class="preprocessor"></span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment">/* Extended Transmit Control */</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#define E1000_TCTL_EXT_BST_MASK  0x000003FF </span><span class="comment">/* Backoff Slot Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#define E1000_TCTL_EXT_GCEX_MASK 0x000FFC00 </span><span class="comment">/* Gigabit Carry Extend Padding */</span><span class="preprocessor"></span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define DEFAULT_80003ES2LAN_TCTL_EXT_GCEX   0x00010000</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">/* Receive Checksum Control */</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#define E1000_RXCSUM_PCSS_MASK 0x000000FF   </span><span class="comment">/* Packet Checksum Start */</span><span class="preprocessor"></span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define E1000_RXCSUM_IPOFL     0x00000100   </span><span class="comment">/* IPv4 checksum offload */</span><span class="preprocessor"></span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define E1000_RXCSUM_TUOFL     0x00000200   </span><span class="comment">/* TCP / UDP checksum offload */</span><span class="preprocessor"></span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define E1000_RXCSUM_IPV6OFL   0x00000400   </span><span class="comment">/* IPv6 checksum offload */</span><span class="preprocessor"></span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define E1000_RXCSUM_IPPCSE    0x00001000   </span><span class="comment">/* IP payload checksum enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#define E1000_RXCSUM_PCSD      0x00002000   </span><span class="comment">/* packet checksum disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="comment">/* Multiple Receive Queue Control */</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define E1000_MRQC_ENABLE_MASK              0x00000003</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define E1000_MRQC_ENABLE_RSS_2Q            0x00000001</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#define E1000_MRQC_ENABLE_RSS_INT           0x00000004</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_MASK           0xFFFF0000</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV4_TCP       0x00010000</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV4           0x00020000</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV6_TCP_EX    0x00040000</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV6_EX        0x00080000</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV6           0x00100000</span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV6_TCP       0x00200000</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="comment">/* Definitions for power management and wakeup registers */</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="comment">/* Wake Up Control */</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define E1000_WUC_APME       0x00000001 </span><span class="comment">/* APM Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define E1000_WUC_PME_EN     0x00000002 </span><span class="comment">/* PME Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define E1000_WUC_PME_STATUS 0x00000004 </span><span class="comment">/* PME Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define E1000_WUC_APMPME     0x00000008 </span><span class="comment">/* Assert PME on APM Wakeup */</span><span class="preprocessor"></span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define E1000_WUC_SPM        0x80000000 </span><span class="comment">/* Enable SPM */</span><span class="preprocessor"></span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="comment">/* Wake Up Filter Control */</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define E1000_WUFC_LNKC 0x00000001 </span><span class="comment">/* Link Status Change Wakeup Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define E1000_WUFC_MAG  0x00000002 </span><span class="comment">/* Magic Packet Wakeup Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">#define E1000_WUFC_EX   0x00000004 </span><span class="comment">/* Directed Exact Wakeup Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor">#define E1000_WUFC_MC   0x00000008 </span><span class="comment">/* Directed Multicast Wakeup Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">#define E1000_WUFC_BC   0x00000010 </span><span class="comment">/* Broadcast Wakeup Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#define E1000_WUFC_ARP  0x00000020 </span><span class="comment">/* ARP Request Packet Wakeup Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#define E1000_WUFC_IPV4 0x00000040 </span><span class="comment">/* Directed IPv4 Packet Wakeup Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor">#define E1000_WUFC_IPV6 0x00000080 </span><span class="comment">/* Directed IPv6 Packet Wakeup Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor">#define E1000_WUFC_IGNORE_TCO      0x00008000 </span><span class="comment">/* Ignore WakeOn TCO packets */</span><span class="preprocessor"></span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#define E1000_WUFC_FLX0 0x00010000 </span><span class="comment">/* Flexible Filter 0 Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define E1000_WUFC_FLX1 0x00020000 </span><span class="comment">/* Flexible Filter 1 Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define E1000_WUFC_FLX2 0x00040000 </span><span class="comment">/* Flexible Filter 2 Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor">#define E1000_WUFC_FLX3 0x00080000 </span><span class="comment">/* Flexible Filter 3 Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#define E1000_WUFC_ALL_FILTERS 0x000F00FF </span><span class="comment">/* Mask for all wakeup filters */</span><span class="preprocessor"></span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#define E1000_WUFC_FLX_OFFSET 16       </span><span class="comment">/* Offset to the Flexible Filters bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define E1000_WUFC_FLX_FILTERS 0x000F0000 </span><span class="comment">/* Mask for the 4 flexible filters */</span><span class="preprocessor"></span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment">/* Wake Up Status */</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor">#define E1000_WUS_LNKC 0x00000001 </span><span class="comment">/* Link Status Changed */</span><span class="preprocessor"></span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">#define E1000_WUS_MAG  0x00000002 </span><span class="comment">/* Magic Packet Received */</span><span class="preprocessor"></span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define E1000_WUS_EX   0x00000004 </span><span class="comment">/* Directed Exact Received */</span><span class="preprocessor"></span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#define E1000_WUS_MC   0x00000008 </span><span class="comment">/* Directed Multicast Received */</span><span class="preprocessor"></span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">#define E1000_WUS_BC   0x00000010 </span><span class="comment">/* Broadcast Received */</span><span class="preprocessor"></span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor">#define E1000_WUS_ARP  0x00000020 </span><span class="comment">/* ARP Request Packet Received */</span><span class="preprocessor"></span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor">#define E1000_WUS_IPV4 0x00000040 </span><span class="comment">/* Directed IPv4 Packet Wakeup Received */</span><span class="preprocessor"></span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define E1000_WUS_IPV6 0x00000080 </span><span class="comment">/* Directed IPv6 Packet Wakeup Received */</span><span class="preprocessor"></span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">#define E1000_WUS_FLX0 0x00010000 </span><span class="comment">/* Flexible Filter 0 Match */</span><span class="preprocessor"></span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">#define E1000_WUS_FLX1 0x00020000 </span><span class="comment">/* Flexible Filter 1 Match */</span><span class="preprocessor"></span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor">#define E1000_WUS_FLX2 0x00040000 </span><span class="comment">/* Flexible Filter 2 Match */</span><span class="preprocessor"></span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor">#define E1000_WUS_FLX3 0x00080000 </span><span class="comment">/* Flexible Filter 3 Match */</span><span class="preprocessor"></span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor">#define E1000_WUS_FLX_FILTERS 0x000F0000 </span><span class="comment">/* Mask for the 4 flexible filters */</span><span class="preprocessor"></span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment">/* Management Control */</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">#define E1000_MANC_SMBUS_EN      0x00000001 </span><span class="comment">/* SMBus Enabled - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#define E1000_MANC_ASF_EN        0x00000002 </span><span class="comment">/* ASF Enabled - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define E1000_MANC_R_ON_FORCE    0x00000004 </span><span class="comment">/* Reset on Force TCO - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define E1000_MANC_RMCP_EN       0x00000100 </span><span class="comment">/* Enable RCMP 026Fh Filtering */</span><span class="preprocessor"></span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor">#define E1000_MANC_0298_EN       0x00000200 </span><span class="comment">/* Enable RCMP 0298h Filtering */</span><span class="preprocessor"></span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define E1000_MANC_IPV4_EN       0x00000400 </span><span class="comment">/* Enable IPv4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define E1000_MANC_IPV6_EN       0x00000800 </span><span class="comment">/* Enable IPv6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define E1000_MANC_SNAP_EN       0x00001000 </span><span class="comment">/* Accept LLC/SNAP */</span><span class="preprocessor"></span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define E1000_MANC_ARP_EN        0x00002000 </span><span class="comment">/* Enable ARP Request Filtering */</span><span class="preprocessor"></span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define E1000_MANC_NEIGHBOR_EN   0x00004000 </span><span class="comment">/* Enable Neighbor Discovery</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="comment">                                             * Filtering */</span><span class="preprocessor"></span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#define E1000_MANC_ARP_RES_EN    0x00008000 </span><span class="comment">/* Enable ARP response Filtering */</span><span class="preprocessor"></span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor">#define E1000_MANC_TCO_RESET     0x00010000 </span><span class="comment">/* TCO Reset Occurred */</span><span class="preprocessor"></span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor">#define E1000_MANC_RCV_TCO_EN    0x00020000 </span><span class="comment">/* Receive TCO Packets Enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">#define E1000_MANC_REPORT_STATUS 0x00040000 </span><span class="comment">/* Status Reporting Enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor">#define E1000_MANC_RCV_ALL       0x00080000 </span><span class="comment">/* Receive All Enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#define E1000_MANC_BLK_PHY_RST_ON_IDE   0x00040000 </span><span class="comment">/* Block phy resets */</span><span class="preprocessor"></span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define E1000_MANC_EN_MAC_ADDR_FILTER   0x00100000 </span><span class="comment">/* Enable MAC address</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment">                                                    * filtering */</span><span class="preprocessor"></span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define E1000_MANC_EN_MNG2HOST   0x00200000 </span><span class="comment">/* Enable MNG packets to host</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment">                                             * memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define E1000_MANC_EN_IP_ADDR_FILTER    0x00400000 </span><span class="comment">/* Enable IP address</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment">                                                    * filtering */</span><span class="preprocessor"></span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define E1000_MANC_EN_XSUM_FILTER   0x00800000 </span><span class="comment">/* Enable checksum filtering */</span><span class="preprocessor"></span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor">#define E1000_MANC_BR_EN         0x01000000 </span><span class="comment">/* Enable broadcast filtering */</span><span class="preprocessor"></span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define E1000_MANC_SMB_REQ       0x01000000 </span><span class="comment">/* SMBus Request */</span><span class="preprocessor"></span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define E1000_MANC_SMB_GNT       0x02000000 </span><span class="comment">/* SMBus Grant */</span><span class="preprocessor"></span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">#define E1000_MANC_SMB_CLK_IN    0x04000000 </span><span class="comment">/* SMBus Clock In */</span><span class="preprocessor"></span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define E1000_MANC_SMB_DATA_IN   0x08000000 </span><span class="comment">/* SMBus Data In */</span><span class="preprocessor"></span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define E1000_MANC_SMB_DATA_OUT  0x10000000 </span><span class="comment">/* SMBus Data Out */</span><span class="preprocessor"></span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor">#define E1000_MANC_SMB_CLK_OUT   0x20000000 </span><span class="comment">/* SMBus Clock Out */</span><span class="preprocessor"></span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#define E1000_MANC_SMB_DATA_OUT_SHIFT  28 </span><span class="comment">/* SMBus Data Out Shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor">#define E1000_MANC_SMB_CLK_OUT_SHIFT   29 </span><span class="comment">/* SMBus Clock Out Shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment">/* SW Semaphore Register */</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#define E1000_SWSM_SMBI         0x00000001 </span><span class="comment">/* Driver Semaphore bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define E1000_SWSM_SWESMBI      0x00000002 </span><span class="comment">/* FW Semaphore bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define E1000_SWSM_WMNG         0x00000004 </span><span class="comment">/* Wake MNG Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define E1000_SWSM_DRV_LOAD     0x00000008 </span><span class="comment">/* Driver Loaded Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="comment">/* FW Semaphore Register */</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define E1000_FWSM_MODE_MASK    0x0000000E </span><span class="comment">/* FW mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define E1000_FWSM_MODE_SHIFT            1</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define E1000_FWSM_FW_VALID     0x00008000 </span><span class="comment">/* FW established a valid mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define E1000_FWSM_RSPCIPHY        0x00000040 </span><span class="comment">/* Reset PHY on PCI reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define E1000_FWSM_DISSW           0x10000000 </span><span class="comment">/* FW disable SW Write Access */</span><span class="preprocessor"></span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define E1000_FWSM_SKUSEL_MASK     0x60000000 </span><span class="comment">/* LAN SKU select */</span><span class="preprocessor"></span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define E1000_FWSM_SKUEL_SHIFT     29</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define E1000_FWSM_SKUSEL_EMB      0x0 </span><span class="comment">/* Embedded SKU */</span><span class="preprocessor"></span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define E1000_FWSM_SKUSEL_CONS     0x1 </span><span class="comment">/* Consumer SKU */</span><span class="preprocessor"></span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define E1000_FWSM_SKUSEL_PERF_100 0x2 </span><span class="comment">/* Perf &amp; Corp 10/100 SKU */</span><span class="preprocessor"></span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#define E1000_FWSM_SKUSEL_PERF_GBE 0x3 </span><span class="comment">/* Perf &amp; Copr GbE SKU */</span><span class="preprocessor"></span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="comment">/* FFLT Debug Register */</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define E1000_FFLT_DBG_INVC     0x00100000 </span><span class="comment">/* Invalid /C/ code handling */</span><span class="preprocessor"></span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;    e1000_mng_mode_none     = 0,</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;    e1000_mng_mode_asf,</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;    e1000_mng_mode_pt,</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;    e1000_mng_mode_ipmi,</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;    e1000_mng_mode_host_interface_only</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;} e1000_mng_mode;</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="comment">/* Host Inteface Control Register */</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define E1000_HICR_EN           0x00000001  </span><span class="comment">/* Enable Bit - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define E1000_HICR_C            0x00000002  </span><span class="comment">/* Driver sets this bit when done</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment">                                             * to put command in RAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define E1000_HICR_SV           0x00000004  </span><span class="comment">/* Status Validity */</span><span class="preprocessor"></span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">#define E1000_HICR_FWR          0x00000080  </span><span class="comment">/* FW reset. Set by the Host */</span><span class="preprocessor"></span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment">/* Host Interface Command Interface - Address range 0x8800-0x8EFF */</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor">#define E1000_HI_MAX_DATA_LENGTH         252 </span><span class="comment">/* Host Interface data length */</span><span class="preprocessor"></span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">#define E1000_HI_MAX_BLOCK_BYTE_LENGTH  1792 </span><span class="comment">/* Number of bytes in range */</span><span class="preprocessor"></span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">#define E1000_HI_MAX_BLOCK_DWORD_LENGTH  448 </span><span class="comment">/* Number of dwords in range */</span><span class="preprocessor"></span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">#define E1000_HI_COMMAND_TIMEOUT         500 </span><span class="comment">/* Time in ms to process HI command */</span><span class="preprocessor"></span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="keyword">struct </span>e1000_host_command_header {</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;    uint8_t command_id;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;    uint8_t command_length;</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;    uint8_t command_options;   <span class="comment">/* I/F bits for command, status for return */</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;    uint8_t checksum;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;};</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="keyword">struct </span>e1000_host_command_info {</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    <span class="keyword">struct </span>e1000_host_command_header command_header;  <span class="comment">/* Command Head/Command Result Head has 4 bytes */</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;    uint8_t command_data[E1000_HI_MAX_DATA_LENGTH];   <span class="comment">/* Command data can length 0..252 */</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;};</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="comment">/* Host SMB register #0 */</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define E1000_HSMC0R_CLKIN      0x00000001  </span><span class="comment">/* SMB Clock in */</span><span class="preprocessor"></span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define E1000_HSMC0R_DATAIN     0x00000002  </span><span class="comment">/* SMB Data in */</span><span class="preprocessor"></span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define E1000_HSMC0R_DATAOUT    0x00000004  </span><span class="comment">/* SMB Data out */</span><span class="preprocessor"></span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define E1000_HSMC0R_CLKOUT     0x00000008  </span><span class="comment">/* SMB Clock out */</span><span class="preprocessor"></span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="comment">/* Host SMB register #1 */</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#define E1000_HSMC1R_CLKIN      E1000_HSMC0R_CLKIN</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor">#define E1000_HSMC1R_DATAIN     E1000_HSMC0R_DATAIN</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#define E1000_HSMC1R_DATAOUT    E1000_HSMC0R_DATAOUT</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor">#define E1000_HSMC1R_CLKOUT     E1000_HSMC0R_CLKOUT</span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="comment">/* FW Status Register */</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor">#define E1000_FWSTS_FWS_MASK    0x000000FF  </span><span class="comment">/* FW Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment">/* Wake Up Packet Length */</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#define E1000_WUPL_LENGTH_MASK 0x0FFF   </span><span class="comment">/* Only the lower 12 bits are valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor">#define E1000_MDALIGN          4096</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="comment">/* PCI-Ex registers*/</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="comment">/* PCI-Ex Control Register */</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">#define E1000_GCR_RXD_NO_SNOOP          0x00000001</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define E1000_GCR_RXDSCW_NO_SNOOP       0x00000002</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor">#define E1000_GCR_RXDSCR_NO_SNOOP       0x00000004</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor">#define E1000_GCR_TXD_NO_SNOOP          0x00000008</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define E1000_GCR_TXDSCW_NO_SNOOP       0x00000010</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor">#define E1000_GCR_TXDSCR_NO_SNOOP       0x00000020</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define PCI_EX_NO_SNOOP_ALL (E1000_GCR_RXD_NO_SNOOP         | \</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">                             E1000_GCR_RXDSCW_NO_SNOOP      | \</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">                             E1000_GCR_RXDSCR_NO_SNOOP      | \</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">                             E1000_GCR_TXD_NO_SNOOP         | \</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">                             E1000_GCR_TXDSCW_NO_SNOOP      | \</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor">                             E1000_GCR_TXDSCR_NO_SNOOP)</span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#define PCI_EX_82566_SNOOP_ALL PCI_EX_NO_SNOOP_ALL</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define E1000_GCR_L1_ACT_WITHOUT_L0S_RX 0x08000000</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="comment">/* Function Active and Power State to MNG */</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define E1000_FACTPS_FUNC0_POWER_STATE_MASK         0x00000003</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor">#define E1000_FACTPS_LAN0_VALID                     0x00000004</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#define E1000_FACTPS_FUNC0_AUX_EN                   0x00000008</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">#define E1000_FACTPS_FUNC1_POWER_STATE_MASK         0x000000C0</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define E1000_FACTPS_FUNC1_POWER_STATE_SHIFT        6</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#define E1000_FACTPS_LAN1_VALID                     0x00000100</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define E1000_FACTPS_FUNC1_AUX_EN                   0x00000200</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define E1000_FACTPS_FUNC2_POWER_STATE_MASK         0x00003000</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define E1000_FACTPS_FUNC2_POWER_STATE_SHIFT        12</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">#define E1000_FACTPS_IDE_ENABLE                     0x00004000</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define E1000_FACTPS_FUNC2_AUX_EN                   0x00008000</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define E1000_FACTPS_FUNC3_POWER_STATE_MASK         0x000C0000</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define E1000_FACTPS_FUNC3_POWER_STATE_SHIFT        18</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#define E1000_FACTPS_SP_ENABLE                      0x00100000</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define E1000_FACTPS_FUNC3_AUX_EN                   0x00200000</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define E1000_FACTPS_FUNC4_POWER_STATE_MASK         0x03000000</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#define E1000_FACTPS_FUNC4_POWER_STATE_SHIFT        24</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define E1000_FACTPS_IPMI_ENABLE                    0x04000000</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define E1000_FACTPS_FUNC4_AUX_EN                   0x08000000</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define E1000_FACTPS_MNGCG                          0x20000000</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define E1000_FACTPS_LAN_FUNC_SEL                   0x40000000</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define E1000_FACTPS_PM_STATE_CHANGED               0x80000000</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="comment">/* EEPROM Commands - Microwire */</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define EEPROM_READ_OPCODE_MICROWIRE  0x6  </span><span class="comment">/* EEPROM read opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define EEPROM_WRITE_OPCODE_MICROWIRE 0x5  </span><span class="comment">/* EEPROM write opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define EEPROM_ERASE_OPCODE_MICROWIRE 0x7  </span><span class="comment">/* EEPROM erase opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define EEPROM_EWEN_OPCODE_MICROWIRE  0x13 </span><span class="comment">/* EEPROM erase/write enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor">#define EEPROM_EWDS_OPCODE_MICROWIRE  0x10 </span><span class="comment">/* EEPROM erast/write disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="comment">/* EEPROM Commands - SPI */</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">#define EEPROM_MAX_RETRY_SPI        5000 </span><span class="comment">/* Max wait of 5ms, for RDY signal */</span><span class="preprocessor"></span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define EEPROM_READ_OPCODE_SPI      0x03  </span><span class="comment">/* EEPROM read opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#define EEPROM_WRITE_OPCODE_SPI     0x02  </span><span class="comment">/* EEPROM write opcode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor">#define EEPROM_A8_OPCODE_SPI        0x08  </span><span class="comment">/* opcode bit-3 = address bit-8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor">#define EEPROM_WREN_OPCODE_SPI      0x06  </span><span class="comment">/* EEPROM set Write Enable latch */</span><span class="preprocessor"></span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#define EEPROM_WRDI_OPCODE_SPI      0x04  </span><span class="comment">/* EEPROM reset Write Enable latch */</span><span class="preprocessor"></span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="preprocessor">#define EEPROM_RDSR_OPCODE_SPI      0x05  </span><span class="comment">/* EEPROM read Status register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#define EEPROM_WRSR_OPCODE_SPI      0x01  </span><span class="comment">/* EEPROM write Status register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">#define EEPROM_ERASE4K_OPCODE_SPI   0x20  </span><span class="comment">/* EEPROM ERASE 4KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">#define EEPROM_ERASE64K_OPCODE_SPI  0xD8  </span><span class="comment">/* EEPROM ERASE 64KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor">#define EEPROM_ERASE256_OPCODE_SPI  0xDB  </span><span class="comment">/* EEPROM ERASE 256B */</span><span class="preprocessor"></span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment">/* EEPROM Size definitions */</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define EEPROM_WORD_SIZE_SHIFT  6</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define EEPROM_SIZE_SHIFT       10</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">#define EEPROM_SIZE_MASK        0x1C00</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment">/* EEPROM Word Offsets */</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor">#define EEPROM_COMPAT                 0x0003</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">#define EEPROM_ID_LED_SETTINGS        0x0004</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define EEPROM_VERSION                0x0005</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor">#define EEPROM_SERDES_AMPLITUDE       0x0006 </span><span class="comment">/* For SERDES output amplitude adjustment. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor">#define EEPROM_PHY_CLASS_WORD         0x0007</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor">#define EEPROM_INIT_CONTROL1_REG      0x000A</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#define EEPROM_INIT_CONTROL2_REG      0x000F</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor">#define EEPROM_SWDEF_PINS_CTRL_PORT_1 0x0010</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">#define EEPROM_INIT_CONTROL3_PORT_B   0x0014</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#define EEPROM_INIT_3GIO_3            0x001A</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define EEPROM_SWDEF_PINS_CTRL_PORT_0 0x0020</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor">#define EEPROM_INIT_CONTROL3_PORT_A   0x0024</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define EEPROM_CFG                    0x0012</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor">#define EEPROM_FLASH_VERSION          0x0032</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define EEPROM_CHECKSUM_REG           0x003F</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">#define E1000_EEPROM_CFG_DONE         0x00040000   </span><span class="comment">/* MNG config cycle done */</span><span class="preprocessor"></span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">#define E1000_EEPROM_CFG_DONE_PORT_1  0x00080000   </span><span class="comment">/* ...for second port */</span><span class="preprocessor"></span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment">/* Word definitions for ID LED Settings */</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor">#define ID_LED_RESERVED_0000 0x0000</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor">#define ID_LED_RESERVED_FFFF 0xFFFF</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor">#define ID_LED_RESERVED_82573  0xF746</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">#define ID_LED_DEFAULT_82573   0x1811</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">#define ID_LED_DEFAULT       ((ID_LED_OFF1_ON2 &lt;&lt; 12) | \</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor">                              (ID_LED_OFF1_OFF2 &lt;&lt; 8) | \</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor">                              (ID_LED_DEF1_DEF2 &lt;&lt; 4) | \</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor">                              (ID_LED_DEF1_DEF2))</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor">#define ID_LED_DEFAULT_ICH8LAN  ((ID_LED_DEF1_DEF2 &lt;&lt; 12) | \</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor">                                 (ID_LED_DEF1_OFF2 &lt;&lt;  8) | \</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">                                 (ID_LED_DEF1_ON2  &lt;&lt;  4) | \</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor">                                 (ID_LED_DEF1_DEF2))</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor">#define ID_LED_DEF1_DEF2     0x1</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">#define ID_LED_DEF1_ON2      0x2</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor">#define ID_LED_DEF1_OFF2     0x3</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">#define ID_LED_ON1_DEF2      0x4</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor">#define ID_LED_ON1_ON2       0x5</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">#define ID_LED_ON1_OFF2      0x6</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor">#define ID_LED_OFF1_DEF2     0x7</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">#define ID_LED_OFF1_ON2      0x8</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">#define ID_LED_OFF1_OFF2     0x9</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor">#define IGP_ACTIVITY_LED_MASK   0xFFFFF0FF</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#define IGP_ACTIVITY_LED_ENABLE 0x0300</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">#define IGP_LED3_MODE           0x07000000</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="comment">/* Mask bits for SERDES amplitude adjustment in Word 6 of the EEPROM */</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define EEPROM_SERDES_AMPLITUDE_MASK  0x000F</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="comment">/* Mask bit for PHY class in Word 7 of the EEPROM */</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define EEPROM_PHY_CLASS_A   0x8000</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment">/* Mask bits for fields in Word 0x0a of the EEPROM */</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define EEPROM_WORD0A_ILOS   0x0010</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">#define EEPROM_WORD0A_SWDPIO 0x01E0</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define EEPROM_WORD0A_LRST   0x0200</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define EEPROM_WORD0A_FD     0x0400</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">#define EEPROM_WORD0A_66MHZ  0x0800</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="comment">/* Mask bits for fields in Word 0x0f of the EEPROM */</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">#define EEPROM_WORD0F_PAUSE_MASK 0x3000</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor">#define EEPROM_WORD0F_PAUSE      0x1000</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define EEPROM_WORD0F_ASM_DIR    0x2000</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define EEPROM_WORD0F_ANE        0x0800</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#define EEPROM_WORD0F_SWPDIO_EXT 0x00F0</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define EEPROM_WORD0F_LPLU       0x0001</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="comment">/* Mask bits for fields in Word 0x10/0x20 of the EEPROM */</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">#define EEPROM_WORD1020_GIGA_DISABLE         0x0010</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor">#define EEPROM_WORD1020_GIGA_DISABLE_NON_D0A 0x0008</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment">/* Mask bits for fields in Word 0x1a of the EEPROM */</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">#define EEPROM_WORD1A_ASPM_MASK  0x000C</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="comment">/* For checksumming, the sum of all words in the EEPROM should equal 0xBABA. */</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">#define EEPROM_SUM 0xBABA</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="comment">/* EEPROM Map defines (WORD OFFSETS)*/</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor">#define EEPROM_NODE_ADDRESS_BYTE_0 0</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">#define EEPROM_PBA_BYTE_1          8</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">#define EEPROM_RESERVED_WORD          0xFFFF</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment">/* EEPROM Map Sizes (Byte Counts) */</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor">#define PBA_SIZE 4</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment">/* Collision related configuration parameters */</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">#define E1000_COLLISION_THRESHOLD       15</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define E1000_CT_SHIFT                  4</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment">/* Collision distance is a 0-based value that applies to</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment"> * half-duplex-capable hardware only. */</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define E1000_COLLISION_DISTANCE        63</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor">#define E1000_COLLISION_DISTANCE_82542  64</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define E1000_FDX_COLLISION_DISTANCE    E1000_COLLISION_DISTANCE</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#define E1000_HDX_COLLISION_DISTANCE    E1000_COLLISION_DISTANCE</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">#define E1000_COLD_SHIFT                12</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="comment">/* Number of Transmit and Receive Descriptors must be a multiple of 8 */</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define REQ_TX_DESCRIPTOR_MULTIPLE  8</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define REQ_RX_DESCRIPTOR_MULTIPLE  8</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="comment">/* Default values for the transmit IPG register */</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#define DEFAULT_82542_TIPG_IPGT        10</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define DEFAULT_82543_TIPG_IPGT_FIBER  9</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">#define DEFAULT_82543_TIPG_IPGT_COPPER 8</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">#define E1000_TIPG_IPGT_MASK  0x000003FF</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#define E1000_TIPG_IPGR1_MASK 0x000FFC00</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">#define E1000_TIPG_IPGR2_MASK 0x3FF00000</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#define DEFAULT_82542_TIPG_IPGR1 2</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define DEFAULT_82543_TIPG_IPGR1 8</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define E1000_TIPG_IPGR1_SHIFT  10</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#define DEFAULT_82542_TIPG_IPGR2 10</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define DEFAULT_82543_TIPG_IPGR2 6</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define DEFAULT_80003ES2LAN_TIPG_IPGR2 7</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#define E1000_TIPG_IPGR2_SHIFT  20</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define DEFAULT_80003ES2LAN_TIPG_IPGT_10_100 0x00000009</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#define DEFAULT_80003ES2LAN_TIPG_IPGT_1000   0x00000008</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#define E1000_TXDMAC_DPP 0x00000001</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment">/* Adaptive IFS defines */</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor">#define TX_THRESHOLD_START     8</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor">#define TX_THRESHOLD_INCREMENT 10</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor">#define TX_THRESHOLD_DECREMENT 1</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor">#define TX_THRESHOLD_STOP      190</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor">#define TX_THRESHOLD_DISABLE   0</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#define TX_THRESHOLD_TIMER_MS  10000</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">#define MIN_NUM_XMITS          1000</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#define IFS_MAX                80</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor">#define IFS_STEP               10</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define IFS_MIN                40</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define IFS_RATIO              4</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="comment">/* Extended Configuration Control and Size */</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL_PCIE_WRITE_ENABLE 0x00000001</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL_PHY_WRITE_ENABLE  0x00000002</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL_D_UD_ENABLE       0x00000004</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL_D_UD_LATENCY      0x00000008</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL_D_UD_OWNER        0x00000010</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP 0x00000020</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL_MDIO_HW_OWNERSHIP 0x00000040</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL_EXT_CNF_POINTER   0x0FFF0000</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_SIZE_EXT_PHY_LENGTH    0x000000FF</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_SIZE_EXT_DOCK_LENGTH   0x0000FF00</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH   0x00FF0000</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE  0x00000001</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#define E1000_EXTCNF_CTRL_SWFLAG            0x00000020</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment">/* PBA constants */</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor">#define E1000_PBA_8K 0x0008    </span><span class="comment">/* 8KB, default Rx allocation */</span><span class="preprocessor"></span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define E1000_PBA_12K 0x000C    </span><span class="comment">/* 12KB, default Rx allocation */</span><span class="preprocessor"></span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">#define E1000_PBA_16K 0x0010    </span><span class="comment">/* 16KB, default TX allocation */</span><span class="preprocessor"></span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor">#define E1000_PBA_22K 0x0016</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor">#define E1000_PBA_24K 0x0018</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor">#define E1000_PBA_30K 0x001E</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor">#define E1000_PBA_32K 0x0020</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor">#define E1000_PBA_34K 0x0022</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor">#define E1000_PBA_38K 0x0026</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#define E1000_PBA_40K 0x0028</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#define E1000_PBA_48K 0x0030    </span><span class="comment">/* 48KB, default RX allocation */</span><span class="preprocessor"></span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#define E1000_PBS_16K E1000_PBA_16K</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="comment">/* Flow Control Constants */</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor">#define FLOW_CONTROL_ADDRESS_LOW  0x00C28001</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#define FLOW_CONTROL_ADDRESS_HIGH 0x00000100</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#define FLOW_CONTROL_TYPE         0x8808</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="comment">/* The historical defaults for the flow control values are given below. */</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">#define FC_DEFAULT_HI_THRESH        (0x8000)    </span><span class="comment">/* 32KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor">#define FC_DEFAULT_LO_THRESH        (0x4000)    </span><span class="comment">/* 16KB */</span><span class="preprocessor"></span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor">#define FC_DEFAULT_TX_TIMER         (0x100)     </span><span class="comment">/* ~130 us */</span><span class="preprocessor"></span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="comment">/* PCIX Config space */</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#define PCIX_COMMAND_REGISTER    0xE6</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define PCIX_STATUS_REGISTER_LO  0xE8</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor">#define PCIX_STATUS_REGISTER_HI  0xEA</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor">#define PCIX_COMMAND_MMRBC_MASK      0x000C</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="preprocessor">#define PCIX_COMMAND_MMRBC_SHIFT     0x2</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define PCIX_STATUS_HI_MMRBC_MASK    0x0060</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor">#define PCIX_STATUS_HI_MMRBC_SHIFT   0x5</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor">#define PCIX_STATUS_HI_MMRBC_4K      0x3</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor">#define PCIX_STATUS_HI_MMRBC_2K      0x2</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment">/* Number of bits required to shift right the &quot;pause&quot; bits from the</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment"> * EEPROM (bits 13:12) to the &quot;pause&quot; (bits 8:7) field in the TXCW register.</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor">#define PAUSE_SHIFT 5</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="comment">/* Number of bits required to shift left the &quot;SWDPIO&quot; bits from the</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="comment"> * EEPROM (bits 8:5) to the &quot;SWDPIO&quot; (bits 25:22) field in the CTRL register.</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor">#define SWDPIO_SHIFT 17</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="comment">/* Number of bits required to shift left the &quot;SWDPIO_EXT&quot; bits from the</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="comment"> * EEPROM word F (bits 7:4) to the bits 11:8 of The Extended CTRL register.</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor">#define SWDPIO__EXT_SHIFT 4</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="comment">/* Number of bits required to shift left the &quot;ILOS&quot; bit from the EEPROM</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="comment"> * (bit 4) to the &quot;ILOS&quot; (bit 7) field in the CTRL register.</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define ILOS_SHIFT  3</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define RECEIVE_BUFFER_ALIGN_SIZE  (256)</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="comment">/* Number of milliseconds we wait for auto-negotiation to complete */</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">#define LINK_UP_TIMEOUT             500</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="comment">/* Number of 100 microseconds we wait for PCI Express master disable */</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">#define MASTER_DISABLE_TIMEOUT      800</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment">/* Number of milliseconds we wait for Eeprom auto read bit done after MAC reset */</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">#define AUTO_READ_DONE_TIMEOUT      10</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="comment">/* Number of milliseconds we wait for PHY configuration done after MAC reset */</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define PHY_CFG_TIMEOUT             100</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor">#define E1000_TX_BUFFER_SIZE ((uint32_t)1514)</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment">/* The carrier extension symbol, as received by the NIC. */</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor">#define CARRIER_EXTENSION   0x0F</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="comment">/* TBI_ACCEPT macro definition:</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="comment"> * This macro requires:</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="comment"> *      adapter = a pointer to struct e1000_hw</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="comment"> *      status = the 8 bit status field of the RX descriptor with EOP set</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="comment"> *      error = the 8 bit error field of the RX descriptor with EOP set</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="comment"> *      length = the sum of all the length fields of the RX descriptors that</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment"> *               make up the current frame</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment"> *      last_byte = the last byte of the frame DMAed by the hardware</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment"> *      max_frame_length = the maximum frame length we want to accept.</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="comment"> *      min_frame_length = the minimum frame length we want to accept.</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="comment"> * This macro is a conditional that should be used in the interrupt</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment"> * handler&#39;s Rx processing routine when RxErrors have been detected.</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="comment"> * Typical use:</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="comment"> *  ...</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="comment"> *  if (TBI_ACCEPT) {</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="comment"> *      accept_frame = TRUE;</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="comment"> *      e1000_tbi_adjust_stats(adapter, MacAddress);</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="comment"> *      frame_length--;</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment"> *  } else {</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment"> *      accept_frame = FALSE;</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment"> *  }</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment"> *  ...</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor">#define TBI_ACCEPT(adapter, status, errors, length, last_byte) \</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor">    ((adapter)-&gt;tbi_compatibility_on &amp;&amp; \</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor">     (((errors) &amp; E1000_RXD_ERR_FRAME_ERR_MASK) == E1000_RXD_ERR_CE) &amp;&amp; \</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">     ((last_byte) == CARRIER_EXTENSION) &amp;&amp; \</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">     (((status) &amp; E1000_RXD_STAT_VP) ? \</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor">          (((length) &gt; ((adapter)-&gt;min_frame_size - VLAN_TAG_SIZE)) &amp;&amp; \</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">           ((length) &lt;= ((adapter)-&gt;max_frame_size + 1))) : \</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">          (((length) &gt; (adapter)-&gt;min_frame_size) &amp;&amp; \</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">           ((length) &lt;= ((adapter)-&gt;max_frame_size + VLAN_TAG_SIZE + 1)))))</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="comment">/* Structures, enums, and macros for the PHY */</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="comment">/* Bit definitions for the Management Data IO (MDIO) and Management Data</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment"> * Clock (MDC) pins in the Device Control Register.</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#define E1000_CTRL_PHY_RESET_DIR  E1000_CTRL_SWDPIO0</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#define E1000_CTRL_PHY_RESET      E1000_CTRL_SWDPIN0</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define E1000_CTRL_MDIO_DIR       E1000_CTRL_SWDPIO2</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define E1000_CTRL_MDIO           E1000_CTRL_SWDPIN2</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">#define E1000_CTRL_MDC_DIR        E1000_CTRL_SWDPIO3</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">#define E1000_CTRL_MDC            E1000_CTRL_SWDPIN3</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">#define E1000_CTRL_PHY_RESET_DIR4 E1000_CTRL_EXT_SDP4_DIR</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define E1000_CTRL_PHY_RESET4     E1000_CTRL_EXT_SDP4_DATA</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="comment">/* PHY 1000 MII Register/Bit Definitions */</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="comment">/* PHY Registers defined by IEEE */</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define PHY_CTRL         0x00 </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">#define PHY_STATUS       0x01 </span><span class="comment">/* Status Regiser */</span><span class="preprocessor"></span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define PHY_ID1          0x02 </span><span class="comment">/* Phy Id Reg (word 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define PHY_ID2          0x03 </span><span class="comment">/* Phy Id Reg (word 2) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#define PHY_AUTONEG_ADV  0x04 </span><span class="comment">/* Autoneg Advertisement */</span><span class="preprocessor"></span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor">#define PHY_LP_ABILITY   0x05 </span><span class="comment">/* Link Partner Ability (Base Page) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define PHY_AUTONEG_EXP  0x06 </span><span class="comment">/* Autoneg Expansion Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">#define PHY_NEXT_PAGE_TX 0x07 </span><span class="comment">/* Next Page TX */</span><span class="preprocessor"></span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">#define PHY_LP_NEXT_PAGE 0x08 </span><span class="comment">/* Link Partner Next Page */</span><span class="preprocessor"></span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define PHY_1000T_CTRL   0x09 </span><span class="comment">/* 1000Base-T Control Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define PHY_1000T_STATUS 0x0A </span><span class="comment">/* 1000Base-T Status Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define PHY_EXT_STATUS   0x0F </span><span class="comment">/* Extended Status Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">#define MAX_PHY_REG_ADDRESS        0x1F  </span><span class="comment">/* 5 bit address bus (0-0x1F) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define MAX_PHY_MULTI_PAGE_REG     0xF   </span><span class="comment">/* Registers equal on all pages */</span><span class="preprocessor"></span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="comment">/* M88E1000 Specific Registers */</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define M88E1000_PHY_SPEC_CTRL     0x10  </span><span class="comment">/* PHY Specific Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#define M88E1000_PHY_SPEC_STATUS   0x11  </span><span class="comment">/* PHY Specific Status Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define M88E1000_INT_ENABLE        0x12  </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define M88E1000_INT_STATUS        0x13  </span><span class="comment">/* Interrupt Status Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define M88E1000_EXT_PHY_SPEC_CTRL 0x14  </span><span class="comment">/* Extended PHY Specific Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#define M88E1000_RX_ERR_CNTR       0x15  </span><span class="comment">/* Receive Error Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define M88E1000_PHY_EXT_CTRL      0x1A  </span><span class="comment">/* PHY extend control register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">#define M88E1000_PHY_PAGE_SELECT   0x1D  </span><span class="comment">/* Reg 29 for page number setting */</span><span class="preprocessor"></span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define M88E1000_PHY_GEN_CONTROL   0x1E  </span><span class="comment">/* Its meaning depends on reg 29 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define M88E1000_PHY_VCO_REG_BIT8  0x100 </span><span class="comment">/* Bits 8 &amp; 11 are adjusted for */</span><span class="preprocessor"></span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor">#define M88E1000_PHY_VCO_REG_BIT11 0x800    </span><span class="comment">/* improved BER performance */</span><span class="preprocessor"></span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define IGP01E1000_IEEE_REGS_PAGE  0x0000</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">#define IGP01E1000_IEEE_RESTART_AUTONEG 0x3300</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">#define IGP01E1000_IEEE_FORCE_GIGA      0x0140</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment">/* IGP01E1000 Specific Registers */</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_PORT_CONFIG 0x10 </span><span class="comment">/* PHY Specific Port Config Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_PORT_STATUS 0x11 </span><span class="comment">/* PHY Specific Status Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_PORT_CTRL   0x12 </span><span class="comment">/* PHY Specific Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_LINK_HEALTH 0x13 </span><span class="comment">/* PHY Link Health Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define IGP01E1000_GMII_FIFO       0x14 </span><span class="comment">/* GMII FIFO Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_CHANNEL_QUALITY 0x15 </span><span class="comment">/* PHY Channel Quality Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define IGP02E1000_PHY_POWER_MGMT      0x19</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_PAGE_SELECT     0x1F </span><span class="comment">/* PHY Page Select Core Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="comment">/* IGP01E1000 AGC Registers - stores the cable length values*/</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_AGC_A        0x1172</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_AGC_B        0x1272</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_AGC_C        0x1472</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_AGC_D        0x1872</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment">/* IGP02E1000 AGC Registers for cable length values */</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">#define IGP02E1000_PHY_AGC_A        0x11B1</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor">#define IGP02E1000_PHY_AGC_B        0x12B1</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">#define IGP02E1000_PHY_AGC_C        0x14B1</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#define IGP02E1000_PHY_AGC_D        0x18B1</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="comment">/* IGP01E1000 DSP Reset Register */</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_DSP_RESET   0x1F33</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_DSP_SET     0x1F71</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_DSP_FFE     0x1F35</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_CHANNEL_NUM    4</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor">#define IGP02E1000_PHY_CHANNEL_NUM    4</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_AGC_PARAM_A    0x1171</span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_AGC_PARAM_B    0x1271</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_AGC_PARAM_C    0x1471</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_AGC_PARAM_D    0x1871</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_EDAC_MU_INDEX        0xC000</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_EDAC_SIGN_EXT_9_BITS 0x8000</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_ANALOG_TX_STATE      0x2890</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_ANALOG_CLASS_A       0x2000</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_FORCE_ANALOG_ENABLE  0x0004</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_DSP_FFE_CM_CP        0x0069</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_DSP_FFE_DEFAULT      0x002A</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="comment">/* IGP01E1000 PCS Initialization register - stores the polarity status when</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="comment"> * speed = 1000 Mbps. */</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_PCS_INIT_REG  0x00B4</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_PCS_CTRL_REG  0x00B5</span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define IGP01E1000_ANALOG_REGS_PAGE  0x20C0</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="comment">/* Bits...</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment"> * 15-5: page</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="comment"> * 4-0: register offset</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define GG82563_PAGE_SHIFT        5</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define GG82563_REG(page, reg)    \</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">        (((page) &lt;&lt; GG82563_PAGE_SHIFT) | ((reg) &amp; MAX_PHY_REG_ADDRESS))</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define GG82563_MIN_ALT_REG       30</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="comment">/* GG82563 Specific Registers */</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor">#define GG82563_PHY_SPEC_CTRL           \</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">        GG82563_REG(0, 16) </span><span class="comment">/* PHY Specific Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define GG82563_PHY_SPEC_STATUS         \</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor">        GG82563_REG(0, 17) </span><span class="comment">/* PHY Specific Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor">#define GG82563_PHY_INT_ENABLE          \</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">        GG82563_REG(0, 18) </span><span class="comment">/* Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define GG82563_PHY_SPEC_STATUS_2       \</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor">        GG82563_REG(0, 19) </span><span class="comment">/* PHY Specific Status 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor">#define GG82563_PHY_RX_ERR_CNTR         \</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">        GG82563_REG(0, 21) </span><span class="comment">/* Receive Error Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor">#define GG82563_PHY_PAGE_SELECT         \</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">        GG82563_REG(0, 22) </span><span class="comment">/* Page Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define GG82563_PHY_SPEC_CTRL_2         \</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor">        GG82563_REG(0, 26) </span><span class="comment">/* PHY Specific Control 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define GG82563_PHY_PAGE_SELECT_ALT     \</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">        GG82563_REG(0, 29) </span><span class="comment">/* Alternate Page Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor">#define GG82563_PHY_TEST_CLK_CTRL       \</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">        GG82563_REG(0, 30) </span><span class="comment">/* Test Clock Control (use reg. 29 to select) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#define GG82563_PHY_MAC_SPEC_CTRL       \</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor">        GG82563_REG(2, 21) </span><span class="comment">/* MAC Specific Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define GG82563_PHY_MAC_SPEC_CTRL_2     \</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">        GG82563_REG(2, 26) </span><span class="comment">/* MAC Specific Control 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define GG82563_PHY_DSP_DISTANCE    \</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">        GG82563_REG(5, 26) </span><span class="comment">/* DSP Distance */</span><span class="preprocessor"></span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="comment">/* Page 193 - Port Control Registers */</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define GG82563_PHY_KMRN_MODE_CTRL   \</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">        GG82563_REG(193, 16) </span><span class="comment">/* Kumeran Mode Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor">#define GG82563_PHY_PORT_RESET          \</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor">        GG82563_REG(193, 17) </span><span class="comment">/* Port Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define GG82563_PHY_REVISION_ID         \</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">        GG82563_REG(193, 18) </span><span class="comment">/* Revision ID */</span><span class="preprocessor"></span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor">#define GG82563_PHY_DEVICE_ID           \</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor">        GG82563_REG(193, 19) </span><span class="comment">/* Device ID */</span><span class="preprocessor"></span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor">#define GG82563_PHY_PWR_MGMT_CTRL       \</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor">        GG82563_REG(193, 20) </span><span class="comment">/* Power Management Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor">#define GG82563_PHY_RATE_ADAPT_CTRL     \</span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor">        GG82563_REG(193, 25) </span><span class="comment">/* Rate Adaptation Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment">/* Page 194 - KMRN Registers */</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define GG82563_PHY_KMRN_FIFO_CTRL_STAT \</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor">        GG82563_REG(194, 16) </span><span class="comment">/* FIFO&#39;s Control/Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#define GG82563_PHY_KMRN_CTRL           \</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor">        GG82563_REG(194, 17) </span><span class="comment">/* Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor">#define GG82563_PHY_INBAND_CTRL         \</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor">        GG82563_REG(194, 18) </span><span class="comment">/* Inband Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor">#define GG82563_PHY_KMRN_DIAGNOSTIC     \</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">        GG82563_REG(194, 19) </span><span class="comment">/* Diagnostic */</span><span class="preprocessor"></span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor">#define GG82563_PHY_ACK_TIMEOUTS        \</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">        GG82563_REG(194, 20) </span><span class="comment">/* Acknowledge Timeouts */</span><span class="preprocessor"></span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor">#define GG82563_PHY_ADV_ABILITY         \</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor">        GG82563_REG(194, 21) </span><span class="comment">/* Advertised Ability */</span><span class="preprocessor"></span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor">#define GG82563_PHY_LINK_PARTNER_ADV_ABILITY \</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor">        GG82563_REG(194, 23) </span><span class="comment">/* Link Partner Advertised Ability */</span><span class="preprocessor"></span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define GG82563_PHY_ADV_NEXT_PAGE       \</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">        GG82563_REG(194, 24) </span><span class="comment">/* Advertised Next Page */</span><span class="preprocessor"></span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor">#define GG82563_PHY_LINK_PARTNER_ADV_NEXT_PAGE \</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">        GG82563_REG(194, 25) </span><span class="comment">/* Link Partner Advertised Next page */</span><span class="preprocessor"></span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor">#define GG82563_PHY_KMRN_MISC           \</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">        GG82563_REG(194, 26) </span><span class="comment">/* Misc. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="comment">/* PHY Control Register */</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#define MII_CR_SPEED_SELECT_MSB 0x0040  </span><span class="comment">/* bits 6,13: 10=1000, 01=100, 00=10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define MII_CR_COLL_TEST_ENABLE 0x0080  </span><span class="comment">/* Collision test enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor">#define MII_CR_FULL_DUPLEX      0x0100  </span><span class="comment">/* FDX =1, half duplex =0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define MII_CR_RESTART_AUTO_NEG 0x0200  </span><span class="comment">/* Restart auto negotiation */</span><span class="preprocessor"></span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define MII_CR_ISOLATE          0x0400  </span><span class="comment">/* Isolate PHY from MII */</span><span class="preprocessor"></span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define MII_CR_POWER_DOWN       0x0800  </span><span class="comment">/* Power down */</span><span class="preprocessor"></span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define MII_CR_AUTO_NEG_EN      0x1000  </span><span class="comment">/* Auto Neg Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define MII_CR_SPEED_SELECT_LSB 0x2000  </span><span class="comment">/* bits 6,13: 10=1000, 01=100, 00=10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor">#define MII_CR_LOOPBACK         0x4000  </span><span class="comment">/* 0 = normal, 1 = loopback */</span><span class="preprocessor"></span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define MII_CR_RESET            0x8000  </span><span class="comment">/* 0 = normal, 1 = PHY reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="comment">/* PHY Status Register */</span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#define MII_SR_EXTENDED_CAPS     0x0001 </span><span class="comment">/* Extended register capabilities */</span><span class="preprocessor"></span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define MII_SR_JABBER_DETECT     0x0002 </span><span class="comment">/* Jabber Detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define MII_SR_LINK_STATUS       0x0004 </span><span class="comment">/* Link Status 1 = link */</span><span class="preprocessor"></span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define MII_SR_AUTONEG_CAPS      0x0008 </span><span class="comment">/* Auto Neg Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor">#define MII_SR_REMOTE_FAULT      0x0010 </span><span class="comment">/* Remote Fault Detect */</span><span class="preprocessor"></span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define MII_SR_AUTONEG_COMPLETE  0x0020 </span><span class="comment">/* Auto Neg Complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define MII_SR_PREAMBLE_SUPPRESS 0x0040 </span><span class="comment">/* Preamble may be suppressed */</span><span class="preprocessor"></span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor">#define MII_SR_EXTENDED_STATUS   0x0100 </span><span class="comment">/* Ext. status info in Reg 0x0F */</span><span class="preprocessor"></span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define MII_SR_100T2_HD_CAPS     0x0200 </span><span class="comment">/* 100T2 Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define MII_SR_100T2_FD_CAPS     0x0400 </span><span class="comment">/* 100T2 Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor">#define MII_SR_10T_HD_CAPS       0x0800 </span><span class="comment">/* 10T   Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor">#define MII_SR_10T_FD_CAPS       0x1000 </span><span class="comment">/* 10T   Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#define MII_SR_100X_HD_CAPS      0x2000 </span><span class="comment">/* 100X  Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define MII_SR_100X_FD_CAPS      0x4000 </span><span class="comment">/* 100X  Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor">#define MII_SR_100T4_CAPS        0x8000 </span><span class="comment">/* 100T4 Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment">/* Autoneg Advertisement Register */</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor">#define NWAY_AR_SELECTOR_FIELD 0x0001   </span><span class="comment">/* indicates IEEE 802.3 CSMA/CD */</span><span class="preprocessor"></span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define NWAY_AR_10T_HD_CAPS    0x0020   </span><span class="comment">/* 10T   Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor">#define NWAY_AR_10T_FD_CAPS    0x0040   </span><span class="comment">/* 10T   Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="preprocessor">#define NWAY_AR_100TX_HD_CAPS  0x0080   </span><span class="comment">/* 100TX Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#define NWAY_AR_100TX_FD_CAPS  0x0100   </span><span class="comment">/* 100TX Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define NWAY_AR_100T4_CAPS     0x0200   </span><span class="comment">/* 100T4 Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define NWAY_AR_PAUSE          0x0400   </span><span class="comment">/* Pause operation desired */</span><span class="preprocessor"></span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define NWAY_AR_ASM_DIR        0x0800   </span><span class="comment">/* Asymmetric Pause Direction bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define NWAY_AR_REMOTE_FAULT   0x2000   </span><span class="comment">/* Remote Fault detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define NWAY_AR_NEXT_PAGE      0x8000   </span><span class="comment">/* Next Page ability supported */</span><span class="preprocessor"></span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="comment">/* Link Partner Ability Register (Base Page) */</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor">#define NWAY_LPAR_SELECTOR_FIELD 0x0000 </span><span class="comment">/* LP protocol selector field */</span><span class="preprocessor"></span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define NWAY_LPAR_10T_HD_CAPS    0x0020 </span><span class="comment">/* LP is 10T   Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define NWAY_LPAR_10T_FD_CAPS    0x0040 </span><span class="comment">/* LP is 10T   Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define NWAY_LPAR_100TX_HD_CAPS  0x0080 </span><span class="comment">/* LP is 100TX Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define NWAY_LPAR_100TX_FD_CAPS  0x0100 </span><span class="comment">/* LP is 100TX Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#define NWAY_LPAR_100T4_CAPS     0x0200 </span><span class="comment">/* LP is 100T4 Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define NWAY_LPAR_PAUSE          0x0400 </span><span class="comment">/* LP Pause operation desired */</span><span class="preprocessor"></span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">#define NWAY_LPAR_ASM_DIR        0x0800 </span><span class="comment">/* LP Asymmetric Pause Direction bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#define NWAY_LPAR_REMOTE_FAULT   0x2000 </span><span class="comment">/* LP has detected Remote Fault */</span><span class="preprocessor"></span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define NWAY_LPAR_ACKNOWLEDGE    0x4000 </span><span class="comment">/* LP has rx&#39;d link code word */</span><span class="preprocessor"></span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define NWAY_LPAR_NEXT_PAGE      0x8000 </span><span class="comment">/* Next Page ability supported */</span><span class="preprocessor"></span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="comment">/* Autoneg Expansion Register */</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#define NWAY_ER_LP_NWAY_CAPS      0x0001 </span><span class="comment">/* LP has Auto Neg Capability */</span><span class="preprocessor"></span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#define NWAY_ER_PAGE_RXD          0x0002 </span><span class="comment">/* LP is 10T   Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">#define NWAY_ER_NEXT_PAGE_CAPS    0x0004 </span><span class="comment">/* LP is 10T   Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define NWAY_ER_LP_NEXT_PAGE_CAPS 0x0008 </span><span class="comment">/* LP is 100TX Half Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor">#define NWAY_ER_PAR_DETECT_FAULT  0x0010 </span><span class="comment">/* LP is 100TX Full Duplex Capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment">/* Next Page TX Register */</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor">#define NPTX_MSG_CODE_FIELD 0x0001 </span><span class="comment">/* NP msg code or unformatted data */</span><span class="preprocessor"></span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define NPTX_TOGGLE         0x0800 </span><span class="comment">/* Toggles between exchanges</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment">                                    * of different NP</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment">                                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define NPTX_ACKNOWLDGE2    0x1000 </span><span class="comment">/* 1 = will comply with msg</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment">                                    * 0 = cannot comply with msg</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="comment">                                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define NPTX_MSG_PAGE       0x2000 </span><span class="comment">/* formatted(1)/unformatted(0) pg */</span><span class="preprocessor"></span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define NPTX_NEXT_PAGE      0x8000 </span><span class="comment">/* 1 = addition NP will follow</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="comment">                                    * 0 = sending last NP</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="comment">                                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="comment">/* Link Partner Next Page Register */</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define LP_RNPR_MSG_CODE_FIELD 0x0001 </span><span class="comment">/* NP msg code or unformatted data */</span><span class="preprocessor"></span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define LP_RNPR_TOGGLE         0x0800 </span><span class="comment">/* Toggles between exchanges</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment">                                       * of different NP</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="comment">                                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define LP_RNPR_ACKNOWLDGE2    0x1000 </span><span class="comment">/* 1 = will comply with msg</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="comment">                                       * 0 = cannot comply with msg</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="comment">                                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define LP_RNPR_MSG_PAGE       0x2000  </span><span class="comment">/* formatted(1)/unformatted(0) pg */</span><span class="preprocessor"></span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define LP_RNPR_ACKNOWLDGE     0x4000  </span><span class="comment">/* 1 = ACK / 0 = NO ACK */</span><span class="preprocessor"></span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define LP_RNPR_NEXT_PAGE      0x8000  </span><span class="comment">/* 1 = addition NP will follow</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="comment">                                        * 0 = sending last NP</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="comment">                                        */</span><span class="preprocessor"></span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="comment">/* 1000BASE-T Control Register */</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#define CR_1000T_ASYM_PAUSE      0x0080 </span><span class="comment">/* Advertise asymmetric pause bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor">#define CR_1000T_HD_CAPS         0x0100 </span><span class="comment">/* Advertise 1000T HD capability */</span><span class="preprocessor"></span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor">#define CR_1000T_FD_CAPS         0x0200 </span><span class="comment">/* Advertise 1000T FD capability  */</span><span class="preprocessor"></span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor">#define CR_1000T_REPEATER_DTE    0x0400 </span><span class="comment">/* 1=Repeater/switch device port */</span><span class="preprocessor"></span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;                                        <span class="comment">/* 0=DTE device */</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor">#define CR_1000T_MS_VALUE        0x0800 </span><span class="comment">/* 1=Configure PHY as Master */</span><span class="preprocessor"></span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;                                        <span class="comment">/* 0=Configure PHY as Slave */</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define CR_1000T_MS_ENABLE       0x1000 </span><span class="comment">/* 1=Master/Slave manual config value */</span><span class="preprocessor"></span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;                                        <span class="comment">/* 0=Automatic Master/Slave config */</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define CR_1000T_TEST_MODE_NORMAL 0x0000 </span><span class="comment">/* Normal Operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor">#define CR_1000T_TEST_MODE_1     0x2000 </span><span class="comment">/* Transmit Waveform test */</span><span class="preprocessor"></span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor">#define CR_1000T_TEST_MODE_2     0x4000 </span><span class="comment">/* Master Transmit Jitter test */</span><span class="preprocessor"></span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define CR_1000T_TEST_MODE_3     0x6000 </span><span class="comment">/* Slave Transmit Jitter test */</span><span class="preprocessor"></span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define CR_1000T_TEST_MODE_4     0x8000 </span><span class="comment">/* Transmitter Distortion test */</span><span class="preprocessor"></span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="comment">/* 1000BASE-T Status Register */</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define SR_1000T_IDLE_ERROR_CNT   0x00FF </span><span class="comment">/* Num idle errors since last read */</span><span class="preprocessor"></span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#define SR_1000T_ASYM_PAUSE_DIR   0x0100 </span><span class="comment">/* LP asymmetric pause direction bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define SR_1000T_LP_HD_CAPS       0x0400 </span><span class="comment">/* LP is 1000T HD capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define SR_1000T_LP_FD_CAPS       0x0800 </span><span class="comment">/* LP is 1000T FD capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#define SR_1000T_REMOTE_RX_STATUS 0x1000 </span><span class="comment">/* Remote receiver OK */</span><span class="preprocessor"></span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define SR_1000T_LOCAL_RX_STATUS  0x2000 </span><span class="comment">/* Local receiver OK */</span><span class="preprocessor"></span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#define SR_1000T_MS_CONFIG_RES    0x4000 </span><span class="comment">/* 1=Local TX is Master, 0=Slave */</span><span class="preprocessor"></span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#define SR_1000T_MS_CONFIG_FAULT  0x8000 </span><span class="comment">/* Master/Slave config fault */</span><span class="preprocessor"></span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define SR_1000T_REMOTE_RX_STATUS_SHIFT          12</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor">#define SR_1000T_LOCAL_RX_STATUS_SHIFT           13</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor">#define SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT    5</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor">#define FFE_IDLE_ERR_COUNT_TIMEOUT_20            20</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor">#define FFE_IDLE_ERR_COUNT_TIMEOUT_100           100</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment">/* Extended Status Register */</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define IEEE_ESR_1000T_HD_CAPS 0x1000 </span><span class="comment">/* 1000T HD capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor">#define IEEE_ESR_1000T_FD_CAPS 0x2000 </span><span class="comment">/* 1000T FD capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor">#define IEEE_ESR_1000X_HD_CAPS 0x4000 </span><span class="comment">/* 1000X HD capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define IEEE_ESR_1000X_FD_CAPS 0x8000 </span><span class="comment">/* 1000X FD capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor">#define PHY_TX_POLARITY_MASK   0x0100 </span><span class="comment">/* register 10h bit 8 (polarity bit) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define PHY_TX_NORMAL_POLARITY 0      </span><span class="comment">/* register 10h bit 8 (normal polarity) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor">#define AUTO_POLARITY_DISABLE  0x0010 </span><span class="comment">/* register 11h bit 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;                                      <span class="comment">/* (0=enable, 1=disable) */</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="comment">/* M88E1000 PHY Specific Control Register */</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_JABBER_DISABLE    0x0001 </span><span class="comment">/* 1=Jabber Function disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_POLARITY_REVERSAL 0x0002 </span><span class="comment">/* 1=Polarity Reversal enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_SQE_TEST          0x0004 </span><span class="comment">/* 1=SQE Test enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_CLK125_DISABLE    0x0010 </span><span class="comment">/* 1=CLK125 low,</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="comment">                                                * 0=CLK125 toggling</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="comment">                                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_MDI_MANUAL_MODE  0x0000  </span><span class="comment">/* MDI Crossover Mode bits 6:5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;                                               <span class="comment">/* Manual MDI configuration */</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_MDIX_MANUAL_MODE 0x0020  </span><span class="comment">/* Manual MDIX configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_AUTO_X_1000T     0x0040  </span><span class="comment">/* 1000BASE-T: Auto crossover,</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="comment">                                                *  100BASE-TX/10BASE-T:</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="comment">                                                *  MDI Mode</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="comment">                                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_AUTO_X_MODE      0x0060  </span><span class="comment">/* Auto crossover enabled</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="comment">                                                * all speeds.</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="comment">                                                */</span><span class="preprocessor"></span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_10BT_EXT_DIST_ENABLE 0x0080</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;                                        <span class="comment">/* 1=Enable Extended 10BASE-T distance</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="comment">                                         * (Lower 10BASE-T RX Threshold)</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="comment">                                         * 0=Normal 10BASE-T RX Threshold */</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_MII_5BIT_ENABLE      0x0100</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;                                        <span class="comment">/* 1=5-Bit interface in 100BASE-TX</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment">                                         * 0=MII interface in 100BASE-TX */</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_SCRAMBLER_DISABLE    0x0200 </span><span class="comment">/* 1=Scrambler disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_FORCE_LINK_GOOD      0x0400 </span><span class="comment">/* 1=Force link good */</span><span class="preprocessor"></span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_ASSERT_CRS_ON_TX     0x0800 </span><span class="comment">/* 1=Assert CRS on Transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_POLARITY_REVERSAL_SHIFT    1</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_AUTO_X_MODE_SHIFT          5</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#define M88E1000_PSCR_10BT_EXT_DIST_ENABLE_SHIFT 7</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="comment">/* M88E1000 PHY Specific Status Register */</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_JABBER             0x0001 </span><span class="comment">/* 1=Jabber */</span><span class="preprocessor"></span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_REV_POLARITY       0x0002 </span><span class="comment">/* 1=Polarity reversed */</span><span class="preprocessor"></span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_DOWNSHIFT          0x0020 </span><span class="comment">/* 1=Downshifted */</span><span class="preprocessor"></span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_MDIX               0x0040 </span><span class="comment">/* 1=MDIX; 0=MDI */</span><span class="preprocessor"></span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_CABLE_LENGTH       0x0380 </span><span class="comment">/* 0=&lt;50M;1=50-80M;2=80-110M;</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="comment">                                            * 3=110-140M;4=&gt;140M */</span><span class="preprocessor"></span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_LINK               0x0400 </span><span class="comment">/* 1=Link up, 0=Link down */</span><span class="preprocessor"></span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_SPD_DPLX_RESOLVED  0x0800 </span><span class="comment">/* 1=Speed &amp; Duplex resolved */</span><span class="preprocessor"></span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_PAGE_RCVD          0x1000 </span><span class="comment">/* 1=Page received */</span><span class="preprocessor"></span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_DPLX               0x2000 </span><span class="comment">/* 1=Duplex 0=Half Duplex */</span><span class="preprocessor"></span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_SPEED              0xC000 </span><span class="comment">/* Speed, bits 14:15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_10MBS              0x0000 </span><span class="comment">/* 00=10Mbs */</span><span class="preprocessor"></span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_100MBS             0x4000 </span><span class="comment">/* 01=100Mbs */</span><span class="preprocessor"></span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_1000MBS            0x8000 </span><span class="comment">/* 10=1000Mbs */</span><span class="preprocessor"></span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_REV_POLARITY_SHIFT 1</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_DOWNSHIFT_SHIFT    5</span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_MDIX_SHIFT         6</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define M88E1000_PSSR_CABLE_LENGTH_SHIFT 7</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="comment">/* M88E1000 Extended PHY Specific Control Register */</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_FIBER_LOOPBACK 0x4000 </span><span class="comment">/* 1=Fiber loopback */</span><span class="preprocessor"></span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_DOWN_NO_IDLE   0x8000 </span><span class="comment">/* 1=Lost lock detect enabled.</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="comment">                                              * Will assert lost lock and bring</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="comment">                                              * link down if idle not seen</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="comment">                                              * within 1ms in 1000BASE-T</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="comment">                                              */</span><span class="preprocessor"></span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="comment">/* Number of times we will attempt to autonegotiate before downshifting if we</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment"> * are the master */</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK 0x0C00</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_1X   0x0000</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_2X   0x0400</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_3X   0x0800</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_4X   0x0C00</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="comment">/* Number of times we will attempt to autonegotiate before downshifting if we</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment"> * are the slave */</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK  0x0300</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_DIS   0x0000</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X    0x0100</span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_2X    0x0200</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_3X    0x0300</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_TX_CLK_2_5     0x0060 </span><span class="comment">/* 2.5 MHz TX_CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_TX_CLK_25      0x0070 </span><span class="comment">/* 25  MHz TX_CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor">#define M88E1000_EPSCR_TX_CLK_0       0x0000 </span><span class="comment">/* NO  TX_CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment">/* M88EC018 Rev 2 specific DownShift settings */</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK  0x0E00</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_1X    0x0000</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_2X    0x0200</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_3X    0x0400</span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_4X    0x0600</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X    0x0800</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_6X    0x0A00</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_7X    0x0C00</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_8X    0x0E00</span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="comment">/* IGP01E1000 Specific Port Config Register - R/W */</span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor">#define IGP01E1000_PSCFR_AUTO_MDIX_PAR_DETECT  0x0010</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define IGP01E1000_PSCFR_PRE_EN                0x0020</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor">#define IGP01E1000_PSCFR_SMART_SPEED           0x0080</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define IGP01E1000_PSCFR_DISABLE_TPLOOPBACK    0x0100</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define IGP01E1000_PSCFR_DISABLE_JABBER        0x0400</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">#define IGP01E1000_PSCFR_DISABLE_TRANSMIT      0x2000</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment">/* IGP01E1000 Specific Port Status Register - R/O */</span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor">#define IGP01E1000_PSSR_AUTONEG_FAILED         0x0001 </span><span class="comment">/* RO LH SC */</span><span class="preprocessor"></span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define IGP01E1000_PSSR_POLARITY_REVERSED      0x0002</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">#define IGP01E1000_PSSR_CABLE_LENGTH           0x007C</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#define IGP01E1000_PSSR_FULL_DUPLEX            0x0200</span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define IGP01E1000_PSSR_LINK_UP                0x0400</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">#define IGP01E1000_PSSR_MDIX                   0x0800</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor">#define IGP01E1000_PSSR_SPEED_MASK             0xC000 </span><span class="comment">/* speed bits mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define IGP01E1000_PSSR_SPEED_10MBPS           0x4000</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">#define IGP01E1000_PSSR_SPEED_100MBPS          0x8000</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">#define IGP01E1000_PSSR_SPEED_1000MBPS         0xC000</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define IGP01E1000_PSSR_CABLE_LENGTH_SHIFT     0x0002 </span><span class="comment">/* shift right 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor">#define IGP01E1000_PSSR_MDIX_SHIFT             0x000B </span><span class="comment">/* shift right 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="comment">/* IGP01E1000 Specific Port Control Register - R/W */</span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define IGP01E1000_PSCR_TP_LOOPBACK            0x0010</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define IGP01E1000_PSCR_CORRECT_NC_SCMBLR      0x0200</span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define IGP01E1000_PSCR_TEN_CRS_SELECT         0x0400</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">#define IGP01E1000_PSCR_FLIP_CHIP              0x0800</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor">#define IGP01E1000_PSCR_AUTO_MDIX              0x1000</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define IGP01E1000_PSCR_FORCE_MDI_MDIX         0x2000 </span><span class="comment">/* 0-MDI, 1-MDIX */</span><span class="preprocessor"></span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="comment">/* IGP01E1000 Specific Port Link Health Register */</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define IGP01E1000_PLHR_SS_DOWNGRADE           0x8000</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define IGP01E1000_PLHR_GIG_SCRAMBLER_ERROR    0x4000</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define IGP01E1000_PLHR_MASTER_FAULT           0x2000</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define IGP01E1000_PLHR_MASTER_RESOLUTION      0x1000</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define IGP01E1000_PLHR_GIG_REM_RCVR_NOK       0x0800 </span><span class="comment">/* LH */</span><span class="preprocessor"></span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define IGP01E1000_PLHR_IDLE_ERROR_CNT_OFLOW   0x0400 </span><span class="comment">/* LH */</span><span class="preprocessor"></span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define IGP01E1000_PLHR_DATA_ERR_1             0x0200 </span><span class="comment">/* LH */</span><span class="preprocessor"></span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define IGP01E1000_PLHR_DATA_ERR_0             0x0100</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define IGP01E1000_PLHR_AUTONEG_FAULT          0x0040</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define IGP01E1000_PLHR_AUTONEG_ACTIVE         0x0010</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define IGP01E1000_PLHR_VALID_CHANNEL_D        0x0008</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define IGP01E1000_PLHR_VALID_CHANNEL_C        0x0004</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define IGP01E1000_PLHR_VALID_CHANNEL_B        0x0002</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define IGP01E1000_PLHR_VALID_CHANNEL_A        0x0001</span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="comment">/* IGP01E1000 Channel Quality Register */</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define IGP01E1000_MSE_CHANNEL_D        0x000F</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define IGP01E1000_MSE_CHANNEL_C        0x00F0</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define IGP01E1000_MSE_CHANNEL_B        0x0F00</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define IGP01E1000_MSE_CHANNEL_A        0xF000</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor">#define IGP02E1000_PM_SPD                         0x0001  </span><span class="comment">/* Smart Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define IGP02E1000_PM_D3_LPLU                     0x0004  </span><span class="comment">/* Enable LPLU in non-D0a modes */</span><span class="preprocessor"></span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define IGP02E1000_PM_D0_LPLU                     0x0002  </span><span class="comment">/* Enable LPLU in D0a mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="comment">/* IGP01E1000 DSP reset macros */</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define DSP_RESET_ENABLE     0x0</span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#define DSP_RESET_DISABLE    0x2</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define E1000_MAX_DSP_RESETS 10</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="comment">/* IGP01E1000 &amp; IGP02E1000 AGC Registers */</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define IGP01E1000_AGC_LENGTH_SHIFT 7         </span><span class="comment">/* Coarse - 13:11, Fine - 10:7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define IGP02E1000_AGC_LENGTH_SHIFT 9         </span><span class="comment">/* Coarse - 15:13, Fine - 12:9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="comment">/* IGP02E1000 AGC Register Length 9-bit mask */</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define IGP02E1000_AGC_LENGTH_MASK  0x7F</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="comment">/* 7 bits (3 Coarse + 4 Fine) --&gt; 128 optional values */</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define IGP01E1000_AGC_LENGTH_TABLE_SIZE 128</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor">#define IGP02E1000_AGC_LENGTH_TABLE_SIZE 113</span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="comment">/* The precision error of the cable length is +/- 10 meters */</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor">#define IGP01E1000_AGC_RANGE    10</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#define IGP02E1000_AGC_RANGE    15</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="comment">/* IGP01E1000 PCS Initialization register */</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="comment">/* bits 3:6 in the PCS registers stores the channels polarity */</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor">#define IGP01E1000_PHY_POLARITY_MASK    0x0078</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="comment">/* IGP01E1000 GMII FIFO Register */</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor">#define IGP01E1000_GMII_FLEX_SPD               0x10 </span><span class="comment">/* Enable flexible speed</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="comment">                                                     * on Link-Up */</span><span class="preprocessor"></span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define IGP01E1000_GMII_SPD                    0x20 </span><span class="comment">/* Enable SPD */</span><span class="preprocessor"></span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="comment">/* IGP01E1000 Analog Register */</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define IGP01E1000_ANALOG_SPARE_FUSE_STATUS       0x20D1</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">#define IGP01E1000_ANALOG_FUSE_STATUS             0x20D0</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor">#define IGP01E1000_ANALOG_FUSE_CONTROL            0x20DC</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">#define IGP01E1000_ANALOG_FUSE_BYPASS             0x20DE</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor">#define IGP01E1000_ANALOG_FUSE_POLY_MASK            0xF000</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">#define IGP01E1000_ANALOG_FUSE_FINE_MASK            0x0F80</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor">#define IGP01E1000_ANALOG_FUSE_COARSE_MASK          0x0070</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define IGP01E1000_ANALOG_SPARE_FUSE_ENABLED        0x0100</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor">#define IGP01E1000_ANALOG_FUSE_ENABLE_SW_CONTROL    0x0002</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor">#define IGP01E1000_ANALOG_FUSE_COARSE_THRESH        0x0040</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">#define IGP01E1000_ANALOG_FUSE_COARSE_10            0x0010</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define IGP01E1000_ANALOG_FUSE_FINE_1               0x0080</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor">#define IGP01E1000_ANALOG_FUSE_FINE_10              0x0500</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="comment">/* GG82563 PHY Specific Status Register (Page 0, Register 16 */</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor">#define GG82563_PSCR_DISABLE_JABBER             0x0001 </span><span class="comment">/* 1=Disable Jabber */</span><span class="preprocessor"></span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor">#define GG82563_PSCR_POLARITY_REVERSAL_DISABLE  0x0002 </span><span class="comment">/* 1=Polarity Reversal Disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define GG82563_PSCR_POWER_DOWN                 0x0004 </span><span class="comment">/* 1=Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor">#define GG82563_PSCR_COPPER_TRANSMITER_DISABLE  0x0008 </span><span class="comment">/* 1=Transmitter Disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor">#define GG82563_PSCR_CROSSOVER_MODE_MASK        0x0060</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define GG82563_PSCR_CROSSOVER_MODE_MDI         0x0000 </span><span class="comment">/* 00=Manual MDI configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor">#define GG82563_PSCR_CROSSOVER_MODE_MDIX        0x0020 </span><span class="comment">/* 01=Manual MDIX configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor">#define GG82563_PSCR_CROSSOVER_MODE_AUTO        0x0060 </span><span class="comment">/* 11=Automatic crossover */</span><span class="preprocessor"></span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor">#define GG82563_PSCR_ENALBE_EXTENDED_DISTANCE   0x0080 </span><span class="comment">/* 1=Enable Extended Distance */</span><span class="preprocessor"></span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor">#define GG82563_PSCR_ENERGY_DETECT_MASK         0x0300</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="preprocessor">#define GG82563_PSCR_ENERGY_DETECT_OFF          0x0000 </span><span class="comment">/* 00,01=Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor">#define GG82563_PSCR_ENERGY_DETECT_RX           0x0200 </span><span class="comment">/* 10=Sense on Rx only (Energy Detect) */</span><span class="preprocessor"></span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor">#define GG82563_PSCR_ENERGY_DETECT_RX_TM        0x0300 </span><span class="comment">/* 11=Sense and Tx NLP */</span><span class="preprocessor"></span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor">#define GG82563_PSCR_FORCE_LINK_GOOD            0x0400 </span><span class="comment">/* 1=Force Link Good */</span><span class="preprocessor"></span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define GG82563_PSCR_DOWNSHIFT_ENABLE           0x0800 </span><span class="comment">/* 1=Enable Downshift */</span><span class="preprocessor"></span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor">#define GG82563_PSCR_DOWNSHIFT_COUNTER_MASK     0x7000</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#define GG82563_PSCR_DOWNSHIFT_COUNTER_SHIFT    12</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="comment">/* PHY Specific Status Register (Page 0, Register 17) */</span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor">#define GG82563_PSSR_JABBER                0x0001 </span><span class="comment">/* 1=Jabber */</span><span class="preprocessor"></span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor">#define GG82563_PSSR_POLARITY              0x0002 </span><span class="comment">/* 1=Polarity Reversed */</span><span class="preprocessor"></span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define GG82563_PSSR_LINK                  0x0008 </span><span class="comment">/* 1=Link is Up */</span><span class="preprocessor"></span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor">#define GG82563_PSSR_ENERGY_DETECT         0x0010 </span><span class="comment">/* 1=Sleep, 0=Active */</span><span class="preprocessor"></span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor">#define GG82563_PSSR_DOWNSHIFT             0x0020 </span><span class="comment">/* 1=Downshift */</span><span class="preprocessor"></span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor">#define GG82563_PSSR_CROSSOVER_STATUS      0x0040 </span><span class="comment">/* 1=MDIX, 0=MDI */</span><span class="preprocessor"></span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor">#define GG82563_PSSR_RX_PAUSE_ENABLED      0x0100 </span><span class="comment">/* 1=Receive Pause Enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor">#define GG82563_PSSR_TX_PAUSE_ENABLED      0x0200 </span><span class="comment">/* 1=Transmit Pause Enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor">#define GG82563_PSSR_LINK_UP               0x0400 </span><span class="comment">/* 1=Link Up */</span><span class="preprocessor"></span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor">#define GG82563_PSSR_SPEED_DUPLEX_RESOLVED 0x0800 </span><span class="comment">/* 1=Resolved */</span><span class="preprocessor"></span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor">#define GG82563_PSSR_PAGE_RECEIVED         0x1000 </span><span class="comment">/* 1=Page Received */</span><span class="preprocessor"></span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#define GG82563_PSSR_DUPLEX                0x2000 </span><span class="comment">/* 1-Full-Duplex */</span><span class="preprocessor"></span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor">#define GG82563_PSSR_SPEED_MASK            0xC000</span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">#define GG82563_PSSR_SPEED_10MBPS          0x0000 </span><span class="comment">/* 00=10Mbps */</span><span class="preprocessor"></span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="preprocessor">#define GG82563_PSSR_SPEED_100MBPS         0x4000 </span><span class="comment">/* 01=100Mbps */</span><span class="preprocessor"></span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor">#define GG82563_PSSR_SPEED_1000MBPS        0x8000 </span><span class="comment">/* 10=1000Mbps */</span><span class="preprocessor"></span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="comment">/* PHY Specific Status Register 2 (Page 0, Register 19) */</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor">#define GG82563_PSSR2_JABBER                0x0001 </span><span class="comment">/* 1=Jabber */</span><span class="preprocessor"></span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define GG82563_PSSR2_POLARITY_CHANGED      0x0002 </span><span class="comment">/* 1=Polarity Changed */</span><span class="preprocessor"></span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">#define GG82563_PSSR2_ENERGY_DETECT_CHANGED 0x0010 </span><span class="comment">/* 1=Energy Detect Changed */</span><span class="preprocessor"></span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor">#define GG82563_PSSR2_DOWNSHIFT_INTERRUPT   0x0020 </span><span class="comment">/* 1=Downshift Detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define GG82563_PSSR2_MDI_CROSSOVER_CHANGE  0x0040 </span><span class="comment">/* 1=Crossover Changed */</span><span class="preprocessor"></span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor">#define GG82563_PSSR2_FALSE_CARRIER         0x0100 </span><span class="comment">/* 1=False Carrier */</span><span class="preprocessor"></span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#define GG82563_PSSR2_SYMBOL_ERROR          0x0200 </span><span class="comment">/* 1=Symbol Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor">#define GG82563_PSSR2_LINK_STATUS_CHANGED   0x0400 </span><span class="comment">/* 1=Link Status Changed */</span><span class="preprocessor"></span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define GG82563_PSSR2_AUTO_NEG_COMPLETED    0x0800 </span><span class="comment">/* 1=Auto-Neg Completed */</span><span class="preprocessor"></span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define GG82563_PSSR2_PAGE_RECEIVED         0x1000 </span><span class="comment">/* 1=Page Received */</span><span class="preprocessor"></span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor">#define GG82563_PSSR2_DUPLEX_CHANGED        0x2000 </span><span class="comment">/* 1=Duplex Changed */</span><span class="preprocessor"></span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define GG82563_PSSR2_SPEED_CHANGED         0x4000 </span><span class="comment">/* 1=Speed Changed */</span><span class="preprocessor"></span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">#define GG82563_PSSR2_AUTO_NEG_ERROR        0x8000 </span><span class="comment">/* 1=Auto-Neg Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="comment">/* PHY Specific Control Register 2 (Page 0, Register 26) */</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="preprocessor">#define GG82563_PSCR2_10BT_POLARITY_FORCE           0x0002 </span><span class="comment">/* 1=Force Negative Polarity */</span><span class="preprocessor"></span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor">#define GG82563_PSCR2_1000MB_TEST_SELECT_MASK       0x000C</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#define GG82563_PSCR2_1000MB_TEST_SELECT_NORMAL     0x0000 </span><span class="comment">/* 00,01=Normal Operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor">#define GG82563_PSCR2_1000MB_TEST_SELECT_112NS      0x0008 </span><span class="comment">/* 10=Select 112ns Sequence */</span><span class="preprocessor"></span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor">#define GG82563_PSCR2_1000MB_TEST_SELECT_16NS       0x000C </span><span class="comment">/* 11=Select 16ns Sequence */</span><span class="preprocessor"></span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define GG82563_PSCR2_REVERSE_AUTO_NEG              0x2000 </span><span class="comment">/* 1=Reverse Auto-Negotiation */</span><span class="preprocessor"></span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor">#define GG82563_PSCR2_1000BT_DISABLE                0x4000 </span><span class="comment">/* 1=Disable 1000BASE-T */</span><span class="preprocessor"></span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="preprocessor">#define GG82563_PSCR2_TRANSMITER_TYPE_MASK          0x8000</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define GG82563_PSCR2_TRANSMITTER_TYPE_CLASS_B      0x0000 </span><span class="comment">/* 0=Class B */</span><span class="preprocessor"></span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#define GG82563_PSCR2_TRANSMITTER_TYPE_CLASS_A      0x8000 </span><span class="comment">/* 1=Class A */</span><span class="preprocessor"></span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="comment">/* MAC Specific Control Register (Page 2, Register 21) */</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="comment">/* Tx clock speed for Link Down and 1000BASE-T for the following speeds */</span></div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="preprocessor">#define GG82563_MSCR_TX_CLK_MASK                    0x0007</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define GG82563_MSCR_TX_CLK_10MBPS_2_5MHZ           0x0004</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor">#define GG82563_MSCR_TX_CLK_100MBPS_25MHZ           0x0005</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor">#define GG82563_MSCR_TX_CLK_1000MBPS_2_5MHZ         0x0006</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define GG82563_MSCR_TX_CLK_1000MBPS_25MHZ          0x0007</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="preprocessor">#define GG82563_MSCR_ASSERT_CRS_ON_TX               0x0010 </span><span class="comment">/* 1=Assert */</span><span class="preprocessor"></span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="comment">/* DSP Distance Register (Page 5, Register 26) */</span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor">#define GG82563_DSPD_CABLE_LENGTH               0x0007 </span><span class="comment">/* 0 = &lt;50M;</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="comment">                                                          1 = 50-80M;</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="comment">                                                          2 = 80-110M;</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="comment">                                                          3 = 110-140M;</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="comment">                                                          4 = &gt;140M */</span><span class="preprocessor"></span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="comment">/* Kumeran Mode Control Register (Page 193, Register 16) */</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define GG82563_KMCR_PHY_LEDS_EN                    0x0020 </span><span class="comment">/* 1=PHY LEDs, 0=Kumeran Inband LEDs */</span><span class="preprocessor"></span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">#define GG82563_KMCR_FORCE_LINK_UP                  0x0040 </span><span class="comment">/* 1=Force Link Up */</span><span class="preprocessor"></span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor">#define GG82563_KMCR_SUPPRESS_SGMII_EPD_EXT         0x0080</span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#define GG82563_KMCR_MDIO_BUS_SPEED_SELECT_MASK     0x0400</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#define GG82563_KMCR_MDIO_BUS_SPEED_SELECT          0x0400 </span><span class="comment">/* 1=6.25MHz, 0=0.8MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor">#define GG82563_KMCR_PASS_FALSE_CARRIER             0x0800</span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="comment">/* Power Management Control Register (Page 193, Register 20) */</span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor">#define GG82563_PMCR_ENABLE_ELECTRICAL_IDLE         0x0001 </span><span class="comment">/* 1=Enalbe SERDES Electrical Idle */</span><span class="preprocessor"></span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="preprocessor">#define GG82563_PMCR_DISABLE_PORT                   0x0002 </span><span class="comment">/* 1=Disable Port */</span><span class="preprocessor"></span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="preprocessor">#define GG82563_PMCR_DISABLE_SERDES                 0x0004 </span><span class="comment">/* 1=Disable SERDES */</span><span class="preprocessor"></span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#define GG82563_PMCR_REVERSE_AUTO_NEG               0x0008 </span><span class="comment">/* 1=Enable Reverse Auto-Negotiation */</span><span class="preprocessor"></span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor">#define GG82563_PMCR_DISABLE_1000_NON_D0            0x0010 </span><span class="comment">/* 1=Disable 1000Mbps Auto-Neg in non D0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="preprocessor">#define GG82563_PMCR_DISABLE_1000                   0x0020 </span><span class="comment">/* 1=Disable 1000Mbps Auto-Neg Always */</span><span class="preprocessor"></span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="preprocessor">#define GG82563_PMCR_REVERSE_AUTO_NEG_D0A           0x0040 </span><span class="comment">/* 1=Enable D0a Reverse Auto-Negotiation */</span><span class="preprocessor"></span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor">#define GG82563_PMCR_FORCE_POWER_STATE              0x0080 </span><span class="comment">/* 1=Force Power State */</span><span class="preprocessor"></span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor">#define GG82563_PMCR_PROGRAMMED_POWER_STATE_MASK    0x0300</span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor">#define GG82563_PMCR_PROGRAMMED_POWER_STATE_DR      0x0000 </span><span class="comment">/* 00=Dr */</span><span class="preprocessor"></span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define GG82563_PMCR_PROGRAMMED_POWER_STATE_D0U     0x0100 </span><span class="comment">/* 01=D0u */</span><span class="preprocessor"></span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor">#define GG82563_PMCR_PROGRAMMED_POWER_STATE_D0A     0x0200 </span><span class="comment">/* 10=D0a */</span><span class="preprocessor"></span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor">#define GG82563_PMCR_PROGRAMMED_POWER_STATE_D3      0x0300 </span><span class="comment">/* 11=D3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="comment">/* In-Band Control Register (Page 194, Register 18) */</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define GG82563_ICR_DIS_PADDING                     0x0010 </span><span class="comment">/* Disable Padding Use */</span><span class="preprocessor"></span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="comment">/* Bit definitions for valid PHY IDs. */</span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="comment">/* I = Integrated</span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="comment"> * E = External</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor">#define M88E1000_E_PHY_ID  0x01410C50</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor">#define M88E1000_I_PHY_ID  0x01410C30</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define M88E1011_I_PHY_ID  0x01410C20</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor">#define IGP01E1000_I_PHY_ID  0x02A80380</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#define M88E1000_12_PHY_ID M88E1000_E_PHY_ID</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define M88E1000_14_PHY_ID M88E1000_E_PHY_ID</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor">#define M88E1011_I_REV_4   0x04</span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor">#define M88E1111_I_PHY_ID  0x01410CC0</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define L1LXT971A_PHY_ID   0x001378E0</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define GG82563_E_PHY_ID   0x01410CA0</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="comment">/* Bits...</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="comment"> * 15-5: page</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="comment"> * 4-0: register offset</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="preprocessor">#define PHY_PAGE_SHIFT        5</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor">#define PHY_REG(page, reg)    \</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor">        (((page) &lt;&lt; PHY_PAGE_SHIFT) | ((reg) &amp; MAX_PHY_REG_ADDRESS))</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="preprocessor">#define IGP3_PHY_PORT_CTRL           \</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor">        PHY_REG(769, 17) </span><span class="comment">/* Port General Configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="preprocessor">#define IGP3_PHY_RATE_ADAPT_CTRL \</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor">        PHY_REG(769, 25) </span><span class="comment">/* Rate Adapter Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor">#define IGP3_KMRN_FIFO_CTRL_STATS \</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="preprocessor">        PHY_REG(770, 16) </span><span class="comment">/* KMRN FIFO&#39;s control/status register */</span><span class="preprocessor"></span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor">#define IGP3_KMRN_POWER_MNG_CTRL \</span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">        PHY_REG(770, 17) </span><span class="comment">/* KMRN Power Management Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="preprocessor">#define IGP3_KMRN_INBAND_CTRL \</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="preprocessor">        PHY_REG(770, 18) </span><span class="comment">/* KMRN Inband Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor">#define IGP3_KMRN_DIAG \</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor">        PHY_REG(770, 19) </span><span class="comment">/* KMRN Diagnostic register */</span><span class="preprocessor"></span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">#define IGP3_KMRN_DIAG_PCS_LOCK_LOSS 0x0002 </span><span class="comment">/* RX PCS is not synced */</span><span class="preprocessor"></span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor">#define IGP3_KMRN_ACK_TIMEOUT \</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor">        PHY_REG(770, 20) </span><span class="comment">/* KMRN Acknowledge Timeouts register */</span><span class="preprocessor"></span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor">#define IGP3_VR_CTRL \</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor">        PHY_REG(776, 18) </span><span class="comment">/* Voltage regulator control register */</span><span class="preprocessor"></span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define IGP3_VR_CTRL_MODE_SHUT       0x0200 </span><span class="comment">/* Enter powerdown, shutdown VRs */</span><span class="preprocessor"></span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define IGP3_CAPABILITY \</span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">        PHY_REG(776, 19) </span><span class="comment">/* IGP3 Capability Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="comment">/* Capabilities for SKU Control  */</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor">#define IGP3_CAP_INITIATE_TEAM       0x0001 </span><span class="comment">/* Able to initiate a team */</span><span class="preprocessor"></span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="preprocessor">#define IGP3_CAP_WFM                 0x0002 </span><span class="comment">/* Support WoL and PXE */</span><span class="preprocessor"></span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor">#define IGP3_CAP_ASF                 0x0004 </span><span class="comment">/* Support ASF */</span><span class="preprocessor"></span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor">#define IGP3_CAP_LPLU                0x0008 </span><span class="comment">/* Support Low Power Link Up */</span><span class="preprocessor"></span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor">#define IGP3_CAP_DC_AUTO_SPEED       0x0010 </span><span class="comment">/* Support AC/DC Auto Link Speed */</span><span class="preprocessor"></span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="preprocessor">#define IGP3_CAP_SPD                 0x0020 </span><span class="comment">/* Support Smart Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor">#define IGP3_CAP_MULT_QUEUE          0x0040 </span><span class="comment">/* Support 2 tx &amp; 2 rx queues */</span><span class="preprocessor"></span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor">#define IGP3_CAP_RSS                 0x0080 </span><span class="comment">/* Support RSS */</span><span class="preprocessor"></span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="preprocessor">#define IGP3_CAP_8021PQ              0x0100 </span><span class="comment">/* Support 802.1Q &amp; 802.1p */</span><span class="preprocessor"></span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">#define IGP3_CAP_AMT_CB              0x0200 </span><span class="comment">/* Support active manageability and circuit breaker */</span><span class="preprocessor"></span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor">#define IGP3_PPC_JORDAN_EN           0x0001</span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor">#define IGP3_PPC_JORDAN_GIGA_SPEED   0x0002</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor">#define IGP3_KMRN_PMC_EE_IDLE_LINK_DIS         0x0001</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor">#define IGP3_KMRN_PMC_K0S_ENTRY_LATENCY_MASK   0x001E</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define IGP3_KMRN_PMC_K0S_MODE1_EN_GIGA        0x0020</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">#define IGP3_KMRN_PMC_K0S_MODE1_EN_100         0x0040</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">#define IGP3E1000_PHY_MISC_CTRL                0x1B   </span><span class="comment">/* Misc. Ctrl register */</span><span class="preprocessor"></span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">#define IGP3_PHY_MISC_DUPLEX_MANUAL_SET        0x1000 </span><span class="comment">/* Duplex Manual Set */</span><span class="preprocessor"></span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">#define IGP3_KMRN_EXT_CTRL  PHY_REG(770, 18)</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor">#define IGP3_KMRN_EC_DIS_INBAND    0x0080</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">#define IGP03E1000_E_PHY_ID  0x02A80390</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">#define IFE_E_PHY_ID         0x02A80330 </span><span class="comment">/* 10/100 PHY */</span><span class="preprocessor"></span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#define IFE_PLUS_E_PHY_ID    0x02A80320</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define IFE_C_E_PHY_ID       0x02A80310</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#define IFE_PHY_EXTENDED_STATUS_CONTROL   0x10  </span><span class="comment">/* 100BaseTx Extended Status, Control and Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">#define IFE_PHY_SPECIAL_CONTROL           0x11  </span><span class="comment">/* 100BaseTx PHY special control register */</span><span class="preprocessor"></span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor">#define IFE_PHY_RCV_FALSE_CARRIER         0x13  </span><span class="comment">/* 100BaseTx Receive False Carrier Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor">#define IFE_PHY_RCV_DISCONNECT            0x14  </span><span class="comment">/* 100BaseTx Receive Disconnet Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor">#define IFE_PHY_RCV_ERROT_FRAME           0x15  </span><span class="comment">/* 100BaseTx Receive Error Frame Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor">#define IFE_PHY_RCV_SYMBOL_ERR            0x16  </span><span class="comment">/* Receive Symbol Error Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">#define IFE_PHY_PREM_EOF_ERR              0x17  </span><span class="comment">/* 100BaseTx Receive Premature End Of Frame Error Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#define IFE_PHY_RCV_EOF_ERR               0x18  </span><span class="comment">/* 10BaseT Receive End Of Frame Error Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define IFE_PHY_TX_JABBER_DETECT          0x19  </span><span class="comment">/* 10BaseT Transmit Jabber Detect Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">#define IFE_PHY_EQUALIZER                 0x1A  </span><span class="comment">/* PHY Equalizer Control and Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor">#define IFE_PHY_SPECIAL_CONTROL_LED       0x1B  </span><span class="comment">/* PHY special control and LED configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">#define IFE_PHY_MDIX_CONTROL              0x1C  </span><span class="comment">/* MDI/MDI-X Control register */</span><span class="preprocessor"></span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor">#define IFE_PHY_HWI_CONTROL               0x1D  </span><span class="comment">/* Hardware Integrity Control (HWI) */</span><span class="preprocessor"></span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor">#define IFE_PESC_REDUCED_POWER_DOWN_DISABLE  0x2000  </span><span class="comment">/* Defaut 1 = Disable auto reduced power down */</span><span class="preprocessor"></span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">#define IFE_PESC_100BTX_POWER_DOWN           0x0400  </span><span class="comment">/* Indicates the power state of 100BASE-TX */</span><span class="preprocessor"></span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">#define IFE_PESC_10BTX_POWER_DOWN            0x0200  </span><span class="comment">/* Indicates the power state of 10BASE-T */</span><span class="preprocessor"></span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">#define IFE_PESC_POLARITY_REVERSED           0x0100  </span><span class="comment">/* Indicates 10BASE-T polarity */</span><span class="preprocessor"></span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">#define IFE_PESC_PHY_ADDR_MASK               0x007C  </span><span class="comment">/* Bit 6:2 for sampled PHY address */</span><span class="preprocessor"></span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define IFE_PESC_SPEED                       0x0002  </span><span class="comment">/* Auto-negotiation speed result 1=100Mbs, 0=10Mbs */</span><span class="preprocessor"></span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">#define IFE_PESC_DUPLEX                      0x0001  </span><span class="comment">/* Auto-negotiation duplex result 1=Full, 0=Half */</span><span class="preprocessor"></span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#define IFE_PESC_POLARITY_REVERSED_SHIFT     8</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;</div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">#define IFE_PSC_DISABLE_DYNAMIC_POWER_DOWN   0x0100  </span><span class="comment">/* 1 = Dyanmic Power Down disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="preprocessor">#define IFE_PSC_FORCE_POLARITY               0x0020  </span><span class="comment">/* 1=Reversed Polarity, 0=Normal */</span><span class="preprocessor"></span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor">#define IFE_PSC_AUTO_POLARITY_DISABLE        0x0010  </span><span class="comment">/* 1=Auto Polarity Disabled, 0=Enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">#define IFE_PSC_JABBER_FUNC_DISABLE          0x0001  </span><span class="comment">/* 1=Jabber Disabled, 0=Normal Jabber Operation */</span><span class="preprocessor"></span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor">#define IFE_PSC_FORCE_POLARITY_SHIFT         5</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define IFE_PSC_AUTO_POLARITY_DISABLE_SHIFT  4</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">#define IFE_PMC_AUTO_MDIX                    0x0080  </span><span class="comment">/* 1=enable MDI/MDI-X feature, default 0=disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">#define IFE_PMC_FORCE_MDIX                   0x0040  </span><span class="comment">/* 1=force MDIX-X, 0=force MDI */</span><span class="preprocessor"></span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor">#define IFE_PMC_MDIX_STATUS                  0x0020  </span><span class="comment">/* 1=MDI-X, 0=MDI */</span><span class="preprocessor"></span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor">#define IFE_PMC_AUTO_MDIX_COMPLETE           0x0010  </span><span class="comment">/* Resolution algorthm is completed */</span><span class="preprocessor"></span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define IFE_PMC_MDIX_MODE_SHIFT              6</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">#define IFE_PHC_MDIX_RESET_ALL_MASK          0x0000  </span><span class="comment">/* Disable auto MDI-X */</span><span class="preprocessor"></span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">#define IFE_PHC_HWI_ENABLE                   0x8000  </span><span class="comment">/* Enable the HWI feature */</span><span class="preprocessor"></span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">#define IFE_PHC_ABILITY_CHECK                0x4000  </span><span class="comment">/* 1= Test Passed, 0=failed */</span><span class="preprocessor"></span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor">#define IFE_PHC_TEST_EXEC                    0x2000  </span><span class="comment">/* PHY launch test pulses on the wire */</span><span class="preprocessor"></span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">#define IFE_PHC_HIGHZ                        0x0200  </span><span class="comment">/* 1 = Open Circuit */</span><span class="preprocessor"></span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor">#define IFE_PHC_LOWZ                         0x0400  </span><span class="comment">/* 1 = Short Circuit */</span><span class="preprocessor"></span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">#define IFE_PHC_LOW_HIGH_Z_MASK              0x0600  </span><span class="comment">/* Mask for indication type of problem on the line */</span><span class="preprocessor"></span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor">#define IFE_PHC_DISTANCE_MASK                0x01FF  </span><span class="comment">/* Mask for distance to the cable problem, in 80cm granularity */</span><span class="preprocessor"></span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor">#define IFE_PHC_RESET_ALL_MASK               0x0000  </span><span class="comment">/* Disable HWI */</span><span class="preprocessor"></span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">#define IFE_PSCL_PROBE_MODE                  0x0020  </span><span class="comment">/* LED Probe mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">#define IFE_PSCL_PROBE_LEDS_OFF              0x0006  </span><span class="comment">/* Force LEDs 0 and 2 off */</span><span class="preprocessor"></span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define IFE_PSCL_PROBE_LEDS_ON               0x0007  </span><span class="comment">/* Force LEDs 0 and 2 on */</span><span class="preprocessor"></span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">#define ICH8_FLASH_COMMAND_TIMEOUT           500   </span><span class="comment">/* 500 ms , should be adjusted */</span><span class="preprocessor"></span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">#define ICH8_FLASH_CYCLE_REPEAT_COUNT        10    </span><span class="comment">/* 10 cycles , should be adjusted */</span><span class="preprocessor"></span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor">#define ICH8_FLASH_SEG_SIZE_256              256</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor">#define ICH8_FLASH_SEG_SIZE_4K               4096</span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">#define ICH8_FLASH_SEG_SIZE_64K              65536</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor">#define ICH8_CYCLE_READ                      0x0</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor">#define ICH8_CYCLE_RESERVED                  0x1</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">#define ICH8_CYCLE_WRITE                     0x2</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor">#define ICH8_CYCLE_ERASE                     0x3</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">#define ICH8_FLASH_GFPREG   0x0000</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor">#define ICH8_FLASH_HSFSTS   0x0004</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">#define ICH8_FLASH_HSFCTL   0x0006</span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">#define ICH8_FLASH_FADDR    0x0008</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor">#define ICH8_FLASH_FDATA0   0x0010</span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor">#define ICH8_FLASH_FRACC    0x0050</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">#define ICH8_FLASH_FREG0    0x0054</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">#define ICH8_FLASH_FREG1    0x0058</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define ICH8_FLASH_FREG2    0x005C</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">#define ICH8_FLASH_FREG3    0x0060</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor">#define ICH8_FLASH_FPR0     0x0074</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">#define ICH8_FLASH_FPR1     0x0078</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">#define ICH8_FLASH_SSFSTS   0x0090</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define ICH8_FLASH_SSFCTL   0x0092</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor">#define ICH8_FLASH_PREOP    0x0094</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">#define ICH8_FLASH_OPTYPE   0x0096</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor">#define ICH8_FLASH_OPMENU   0x0098</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">#define ICH8_FLASH_REG_MAPSIZE      0x00A0</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">#define ICH8_FLASH_SECTOR_SIZE      4096</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor">#define ICH8_GFPREG_BASE_MASK       0x1FFF</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor">#define ICH8_FLASH_LINEAR_ADDR_MASK 0x00FFFFFF</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="comment">/* ICH8 GbE Flash Hardware Sequencing Flash Status Register bit breakdown */</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="comment">/* Offset 04h HSFSTS */</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="keyword">union </span>ich8_hws_flash_status {</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;    <span class="keyword">struct </span>ich8_hsfsts {</div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#ifdef E1000_BIG_ENDIAN</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;        uint16_t reserved2      :6;</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;        uint16_t fldesvalid     :1;</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;        uint16_t flockdn        :1;</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;        uint16_t flcdone        :1;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;        uint16_t flcerr         :1;</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;        uint16_t dael           :1;</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;        uint16_t berasesz       :2;</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;        uint16_t flcinprog      :1;</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;        uint16_t reserved1      :2;</div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;        uint16_t flcdone        :1;   <span class="comment">/* bit 0 Flash Cycle Done */</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;        uint16_t flcerr         :1;   <span class="comment">/* bit 1 Flash Cycle Error */</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;        uint16_t dael           :1;   <span class="comment">/* bit 2 Direct Access error Log */</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;        uint16_t berasesz       :2;   <span class="comment">/* bit 4:3 Block/Sector Erase Size */</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;        uint16_t flcinprog      :1;   <span class="comment">/* bit 5 flash SPI cycle in Progress */</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;        uint16_t reserved1      :2;   <span class="comment">/* bit 13:6 Reserved */</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;        uint16_t reserved2      :6;   <span class="comment">/* bit 13:6 Reserved */</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;        uint16_t fldesvalid     :1;   <span class="comment">/* bit 14 Flash Descriptor Valid */</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;        uint16_t flockdn        :1;   <span class="comment">/* bit 15 Flash Configuration Lock-Down */</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;    } hsf_status;</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;    uint16_t regval;</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;};</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="comment">/* ICH8 GbE Flash Hardware Sequencing Flash control Register bit breakdown */</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="comment">/* Offset 06h FLCTL */</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="keyword">union </span>ich8_hws_flash_ctrl {</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;    <span class="keyword">struct </span>ich8_hsflctl {</div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#ifdef E1000_BIG_ENDIAN</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;        uint16_t fldbcount      :2;</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;        uint16_t flockdn        :6;</div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;        uint16_t flcgo          :1;</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;        uint16_t flcycle        :2;</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;        uint16_t reserved       :5;</div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;        uint16_t flcgo          :1;   <span class="comment">/* 0 Flash Cycle Go */</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;        uint16_t flcycle        :2;   <span class="comment">/* 2:1 Flash Cycle */</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;        uint16_t reserved       :5;   <span class="comment">/* 7:3 Reserved  */</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;        uint16_t fldbcount      :2;   <span class="comment">/* 9:8 Flash Data Byte Count */</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;        uint16_t flockdn        :6;   <span class="comment">/* 15:10 Reserved */</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;    } hsf_ctrl;</div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;    uint16_t regval;</div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;};</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="comment">/* ICH8 Flash Region Access Permissions */</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="keyword">union </span>ich8_hws_flash_regacc {</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;    <span class="keyword">struct </span>ich8_flracc {</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">#ifdef E1000_BIG_ENDIAN</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;        uint32_t gmwag          :8;</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;        uint32_t gmrag          :8;</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;        uint32_t grwa           :8;</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;        uint32_t grra           :8;</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;        uint32_t grra           :8;   <span class="comment">/* 0:7 GbE region Read Access */</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;        uint32_t grwa           :8;   <span class="comment">/* 8:15 GbE region Write Access */</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;        uint32_t gmrag          :8;   <span class="comment">/* 23:16 GbE Master Read Access Grant  */</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;        uint32_t gmwag          :8;   <span class="comment">/* 31:24 GbE Master Write Access Grant */</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;    } hsf_flregacc;</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;    uint16_t regval;</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;};</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="comment">/* Miscellaneous PHY bit definitions. */</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor">#define PHY_PREAMBLE        0xFFFFFFFF</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">#define PHY_SOF             0x01</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">#define PHY_OP_READ         0x02</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">#define PHY_OP_WRITE        0x01</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">#define PHY_TURNAROUND      0x02</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">#define PHY_PREAMBLE_SIZE   32</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">#define MII_CR_SPEED_1000   0x0040</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#define MII_CR_SPEED_100    0x2000</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#define MII_CR_SPEED_10     0x0000</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor">#define E1000_PHY_ADDRESS   0x01</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">#define PHY_AUTO_NEG_TIME   45  </span><span class="comment">/* 4.5 Seconds */</span><span class="preprocessor"></span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor">#define PHY_FORCE_TIME      20  </span><span class="comment">/* 2.0 Seconds */</span><span class="preprocessor"></span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">#define PHY_REVISION_MASK   0xFFFFFFF0</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">#define DEVICE_SPEED_MASK   0x00000300  </span><span class="comment">/* Device Ctrl Reg Speed Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define REG4_SPEED_MASK     0x01E0</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define REG9_SPEED_MASK     0x0300</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">#define ADVERTISE_10_HALF   0x0001</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor">#define ADVERTISE_10_FULL   0x0002</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define ADVERTISE_100_HALF  0x0004</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define ADVERTISE_100_FULL  0x0008</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">#define ADVERTISE_1000_HALF 0x0010</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define ADVERTISE_1000_FULL 0x0020</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">#define AUTONEG_ADVERTISE_SPEED_DEFAULT 0x002F  </span><span class="comment">/* Everything but 1000-Half */</span><span class="preprocessor"></span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">#define AUTONEG_ADVERTISE_10_100_ALL    0x000F </span><span class="comment">/* All 10/100 speeds*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#define AUTONEG_ADVERTISE_10_ALL        0x0003 </span><span class="comment">/* 10Mbps Full &amp; Half speeds*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _E1000_HW_H_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_dc43877d82dd332f9fb2071fcca799d6.html">kernel</a></li><li class="navelem"><a class="el" href="dir_0de1d64efa6df97eacc8f5b0f9da3e59.html">drivers</a></li><li class="navelem"><a class="el" href="dir_8faba7cfaeef8234fe60b782e3350bd8.html">net</a></li><li class="navelem"><a class="el" href="dir_b40c2ec8bd1b55402825a7a72dd0f8ab.html">drivers</a></li><li class="navelem"><a class="el" href="dir_66b032e3d789d70f80b5d7f63e155984.html">e1000</a></li><li class="navelem"><b>e1000_hw.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
