// Seed: 3726247406
module module_0;
  assign id_1 = 1 ? id_1 : id_1 - id_1 * id_1;
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1
    , id_6, id_7,
    input supply1 id_2,
    output tri1 id_3
    , id_8,
    input supply0 id_4
);
  id_9(
      .id_0(id_0), .id_1(id_7)
  ); id_10 :
  assert property (@(posedge id_7) 1'b0)
  else $display;
  wire id_11;
  wire id_12;
  module_0();
endmodule
