<?xml version="1.0" encoding="UTF-8"?>
<System>
   <enumeration id="d1e161">
      <enum description="FDIV field is open for writing." name="Value_0" value="0b0"/>
      <enum description="FDIV value is locked and cannot be changed. After the lock bit is set high, only reset can clear this bit and restore writability to the FDIV field in user mode."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e207">
      <enum description="FCLKDIV register has not been written since the last reset."
            name="Value_0"
            value="0b0"/>
      <enum description="FCLKDIV register has been written since the last reset."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e281">
      <enum description="Secured" name="Value_00" value="0b00"/>
      <enum description="Secured" name="Value_01" value="0b01"/>
      <enum description="Unsecured" name="Value_10" value="0b10"/>
      <enum description="Secured" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e351">
      <enum description="Disabled" name="Value_00" value="0b00"/>
      <enum description="Disabled" name="Value_01" value="0b01"/>
      <enum description="Enabled" name="Value_10" value="0b10"/>
      <enum description="Disabled" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e495">
      <enum description="Flash array read operations will set the SFDIF flag in the FERSTAT register only if a single bit fault is detected."
            name="Value_0"
            value="0b0"/>
      <enum description="Flash array read operation will force the SFDIF flag in the FERSTAT register to be set and an interrupt will be generated as long as FERCNFG[SFDIE] is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e541">
      <enum description="Flash array read operations will set the FERSTAT[DFDIF] flag only if a double bit fault is detected."
            name="Value_0"
            value="0b0"/>
      <enum description="Any flash array read operation will force the FERSTAT[DFDIF] flag to be set and an interrupt will be generated as long as FERCNFG[DFDIE] is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e587">
      <enum description="All single-bit faults detected during array reads are reported."
            name="Value_0"
            value="0b0"/>
      <enum description="Single-bit faults detected during array reads are not reported and the single bit fault interrupt will not be generated."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e633">
      <enum description="Command complete interrupt is disabled." name="Value_0"
            value="0b0"/>
      <enum description="An interrupt will be requested whenever the CCIF flag in the FSTAT register is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e707">
      <enum description="SFDIF interrupt is disabled whenever the SFDIF flag is set."
            name="Value_0"
            value="0b0"/>
      <enum description="An interrupt will be requested whenever the SFDIF flag is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e753">
      <enum description="DFDIF interrupt is disabled." name="Value_0" value="0b0"/>
      <enum description="An interrupt will be requested whenever the DFDIF flag is set."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e846">
      <enum description="Memory controller is idle." name="Value_0" value="0b0"/>
      <enum description="Memory controller is busy executing a flash command (CCIF = 0)."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e892">
      <enum description="No protection violation is detected." name="Value_0" value="0b0"/>
      <enum description="Protection violation is detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e938">
      <enum description="No access error is detected." name="Value_0" value="0b0"/>
      <enum description="Access error is detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e984">
      <enum description="Flash command is in progress." name="Value_0" value="0b0"/>
      <enum description="Flash command has completed." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e1058">
      <enum description="No single bit fault detected." name="Value_0" value="0b0"/>
      <enum description="Single bit fault detected and corrected or a flash array read operation returning invalid data was attempted while command running."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e1104">
      <enum description="No double bit fault detected." name="Value_0" value="0b0"/>
      <enum description="Double bit fault detected or a flash array read operation returning invalid data was attempted while command running."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e1196">
      <enum description="Protection/Unprotection enabled." name="Value_0" value="0b0"/>
      <enum description="Protection/Unprotection disabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e1260">
      <enum description="Protection/Unprotection enabled." name="Value_0" value="0b0"/>
      <enum description="Protection/Unprotection disabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e1325">
      <enum description="When FPOPEN is clear, the FPHDIS and FPLDIS fields define unprotected address ranges as specified by the corresponding FPHS and FPLS fields."
            name="Value_0"
            value="0b0"/>
      <enum description="When FPOPEN is set, the FPHDIS and FPLDIS fields enable protection for the address range specified by the corresponding FPHS and FPLS fields."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e1417">
      <enum description="Enables EEPROM memory protection from program and erase with protected address range defined by DPS bits."
            name="Value_0"
            value="0b0"/>
      <enum description="Disables EEPROM memory protection from program and erase."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e1661">
      <enum description="IRQ event is detected only on falling/rising edges."
            name="Value_0"
            value="0b0"/>
      <enum description="IRQ event is detected on falling/rising edges and low/high levels."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e1707">
      <enum description="Interrupt request when IRQF set is disabled (use polling)."
            name="Value_0"
            value="0b0"/>
      <enum description="Interrupt requested whenever IRQF = 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e1771">
      <enum description="No IRQ request" name="Value_0" value="0b0"/>
      <enum description="IRQ event is detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e1817">
      <enum description="IRQ pin function is disabled." name="Value_0" value="0b0"/>
      <enum description="IRQ pin function is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e1864">
      <enum description="IRQ is falling-edge or falling-edge/low-level sensitive."
            name="Value_0"
            value="0b0"/>
      <enum description="IRQ is rising-edge or rising-edge/high-level sensitive."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e1910">
      <enum description="IRQ pull device enabled if IRQPE = 1." name="Value_0" value="0b0"/>
      <enum description="IRQ pull device disabled if IRQPE = 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e2763">
      <enum description="16-bit CRC protocol." name="Value_0" value="0b0"/>
      <enum description="32-bit CRC protocol." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e2809">
      <enum description="Writes to the CRC data register are data values." name="Value_0"
            value="0b0"/>
      <enum description="Writes to the CRC data register are seed values." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e2855">
      <enum description="No XOR on reading." name="Value_0" value="0b0"/>
      <enum description="Invert or complement the read value of the CRC Data register."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e2901">
      <enum description="No transposition." name="Value_00" value="0b00"/>
      <enum description="Bits in bytes are transposed; bytes are not transposed."
            name="Value_01"
            value="0b01"/>
      <enum description="Both bits in bytes and bytes are transposed." name="Value_10"
            value="0b10"/>
      <enum description="Only bytes are transposed; no bits in a byte are transposed."
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e2971">
      <enum description="No transposition." name="Value_00" value="0b00"/>
      <enum description="Bits in bytes are transposed; bytes are not transposed."
            name="Value_01"
            value="0b01"/>
      <enum description="Both bits in bytes and bytes are transposed." name="Value_10"
            value="0b10"/>
      <enum description="Only bytes are transposed; no bits in a byte are transposed."
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e3069">
      <enum description="16-bit CRC protocol." name="Value_0" value="0b0"/>
      <enum description="32-bit CRC protocol." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e3115">
      <enum description="Writes to CRC data register are data values." name="Value_0"
            value="0b0"/>
      <enum description="Writes to CRC data reguster are seed values." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e3161">
      <enum description="No XOR on reading." name="Value_0" value="0b0"/>
      <enum description="Invert or complement the read value of CRC data register."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e3207">
      <enum description="No Transposition." name="Value_00" value="0b00"/>
      <enum description="Bits in bytes are transposed, bytes are not transposed."
            name="Value_01"
            value="0b01"/>
      <enum description="Both bits in bytes and bytes are transposed." name="Value_10"
            value="0b10"/>
      <enum description="Only bytes are transposed; no bits in a byte are transposed."
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e3277">
      <enum description="No Transposition." name="Value_00" value="0b00"/>
      <enum description="Bits in bytes are transposed, bytes are not transposed."
            name="Value_01"
            value="0b01"/>
      <enum description="Both bits in bytes and bytes are transposed." name="Value_10"
            value="0b10"/>
      <enum description="Only bytes are transposed; no bits in a byte are transposed."
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e3424">
      <enum description="Timers continue to run in Debug mode." name="Value_0" value="0b0"/>
      <enum description="Timers are stopped in Debug mode." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e3470">
      <enum description="Clock for standard PIT timers is enabled." name="Value_0"
            value="0b0"/>
      <enum description="Clock for standard PIT timers is disabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e3663">
      <enum description="Timer n is disabled." name="Value_0" value="0b0"/>
      <enum description="Timer n is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e3709">
      <enum description="Interrupt requests from Timer n are disabled." name="Value_0"
            value="0b0"/>
      <enum description="Interrupt will be requested whenever TIF is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e3755">
      <enum description="Timer is not chained." name="Value_0" value="0b0"/>
      <enum description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e3838">
      <enum description="Timeout has not yet occurred." name="Value_0" value="0b0"/>
      <enum description="Timeout has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e3955">
      <enum description="Divide by 1" name="Value_000" value="0b000"/>
      <enum description="Divide by 2" name="Value_001" value="0b001"/>
      <enum description="Divide by 4" name="Value_010" value="0b010"/>
      <enum description="Divide by 8" name="Value_011" value="0b011"/>
      <enum description="Divide by 16" name="Value_100" value="0b100"/>
      <enum description="Divide by 32" name="Value_101" value="0b101"/>
      <enum description="Divide by 64" name="Value_110" value="0b110"/>
      <enum description="Divide by 128" name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e4074">
      <enum description="No clock selected. This in effect disables the FTM counter."
            name="Value_00"
            value="0b00"/>
      <enum description="System clock" name="Value_01" value="0b01"/>
      <enum description="Fixed frequency clock" name="Value_10" value="0b10"/>
      <enum description="External clock" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e4144">
      <enum description="FTM counter operates in Up Counting mode." name="Value_0"
            value="0b0"/>
      <enum description="FTM counter operates in Up-Down Counting mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e4190">
      <enum description="Disable TOF interrupts. Use software polling." name="Value_0"
            value="0b0"/>
      <enum description="Enable TOF interrupts. An interrupt is generated when TOF equals one."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e4236">
      <enum description="FTM counter has not overflowed." name="Value_0" value="0b0"/>
      <enum description="FTM counter has overflowed." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e4483">
      <enum description="Disable channel interrupts. Use software polling." name="Value_0"
            value="0b0"/>
      <enum description="Enable channel interrupts." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e4530">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e4706">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e4752">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e4798">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e4844">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e4890">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e4937">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e4983">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e5029">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e5103">
      <enum description="TPM compatibility. Free running counter and synchronization compatible with TPM."
            name="Value_0"
            value="0b0"/>
      <enum description="Free running counter and synchronization are different from TPM behavior."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e5167">
      <enum description="Write protection is enabled." name="Value_0" value="0b0"/>
      <enum description="Write protection is disabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e5213">
      <enum description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e5259">
      <enum description="Capture test mode is disabled." name="Value_0" value="0b0"/>
      <enum description="Capture test mode is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e5306">
      <enum description="Fault control is disabled for all channels." name="Value_00"
            value="0b00"/>
      <enum description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing."
            name="Value_01"
            value="0b01"/>
      <enum description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing."
            name="Value_10"
            value="0b10"/>
      <enum description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing."
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e5376">
      <enum description="Fault control interrupt is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault control interrupt is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e5450">
      <enum description="The minimum loading point is disabled." name="Value_0" value="0b0"/>
      <enum description="The minimum loading point is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e5496">
      <enum description="The maximum loading point is disabled." name="Value_0" value="0b0"/>
      <enum description="The maximum loading point is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e5542">
      <enum description="FTM counter continues to count normally." name="Value_0"
            value="0b0"/>
      <enum description="FTM counter is updated with its initial value when the selected trigger is detected."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e5588">
      <enum description="OUTMASK register is updated with the value of its buffer in all rising edges of the system clock."
            name="Value_0"
            value="0b0"/>
      <enum description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e5634">
      <enum description="Trigger is disabled." name="Value_0" value="0b0"/>
      <enum description="Trigger is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e5681">
      <enum description="Trigger is disabled." name="Value_0" value="0b0"/>
      <enum description="Trigger is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e5727">
      <enum description="Trigger is disabled." name="Value_0" value="0b0"/>
      <enum description="Trigger is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e5773">
      <enum description="Software trigger is not selected." name="Value_0" value="0b0"/>
      <enum description="Software trigger is selected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e5847">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e5893">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e5939">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e5985">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e6031">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e6078">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e6124">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e6170">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e6244">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6290">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6336">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6382">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6428">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6475">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6521">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6567">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6642">
      <enum description="Channels (n) and (n+1) are independent." name="Value_0"
            value="0b0"/>
      <enum description="Channels (n) and (n+1) are combined." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e6688">
      <enum description="The channel (n+1) output is the same as the channel (n) output."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel (n+1) output is the complement of the channel (n) output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6734">
      <enum description="The Dual Edge Capture mode in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The Dual Edge Capture mode in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6780">
      <enum description="The dual edge captures are inactive." name="Value_0" value="0b0"/>
      <enum description="The dual edge captures are active." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e6826">
      <enum description="The deadtime insertion in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The deadtime insertion in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6873">
      <enum description="The PWM synchronization in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The PWM synchronization in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6919">
      <enum description="The fault control in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault control in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e6965">
      <enum description="Channels (n) and (n+1) are independent." name="Value_0"
            value="0b0"/>
      <enum description="Channels (n) and (n+1) are combined." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e7011">
      <enum description="The channel (n+1) output is the same as the channel (n) output."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel (n+1) output is the complement of the channel (n) output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7057">
      <enum description="The Dual Edge Capture mode in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The Dual Edge Capture mode in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7103">
      <enum description="The dual edge captures are inactive." name="Value_0" value="0b0"/>
      <enum description="The dual edge captures are active." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e7150">
      <enum description="The deadtime insertion in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The deadtime insertion in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7196">
      <enum description="The PWM synchronization in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The PWM synchronization in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7242">
      <enum description="The fault control in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault control in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7288">
      <enum description="Channels (n) and (n+1) are independent." name="Value_0"
            value="0b0"/>
      <enum description="Channels (n) and (n+1) are combined." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e7334">
      <enum description="The channel (n+1) output is the same as the channel (n) output."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel (n+1) output is the complement of the channel (n) output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7380">
      <enum description="The Dual Edge Capture mode in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The Dual Edge Capture mode in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7427">
      <enum description="The dual edge captures are inactive." name="Value_0" value="0b0"/>
      <enum description="The dual edge captures are active." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e7473">
      <enum description="The deadtime insertion in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The deadtime insertion in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7519">
      <enum description="The PWM synchronization in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The PWM synchronization in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7565">
      <enum description="The fault control in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault control in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7611">
      <enum description="Channels (n) and (n+1) are independent." name="Value_0"
            value="0b0"/>
      <enum description="Channels (n) and (n+1) are combined." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e7657">
      <enum description="The channel (n+1) output is the same as the channel (n) output."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel (n+1) output is the complement of the channel (n) output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7704">
      <enum description="The Dual Edge Capture mode in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The Dual Edge Capture mode in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7750">
      <enum description="The dual edge captures are inactive." name="Value_0" value="0b0"/>
      <enum description="The dual edge captures are active." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e7796">
      <enum description="The deadtime insertion in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The deadtime insertion in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7842">
      <enum description="The PWM synchronization in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The PWM synchronization in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7888">
      <enum description="The fault control in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault control in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e7980">
      <enum description="Divide the system clock by 4." name="Value_10" value="0b10"/>
      <enum description="Divide the system clock by 16." name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e8054">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e8100">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e8146">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e8192">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e8238">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e8285">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e8331">
      <enum description="The generation of initialization trigger is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The generation of initialization trigger is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e8377">
      <enum description="No channel trigger was generated." name="Value_0" value="0b0"/>
      <enum description="A channel trigger was generated." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e8451">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e8497">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e8543">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e8589">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e8635">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e8682">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e8728">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e8774">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e8848">
      <enum description="No fault condition was detected at the fault input."
            name="Value_0"
            value="0b0"/>
      <enum description="A fault condition was detected at the fault input." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e8894">
      <enum description="No fault condition was detected at the fault input."
            name="Value_0"
            value="0b0"/>
      <enum description="A fault condition was detected at the fault input." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e8940">
      <enum description="No fault condition was detected at the fault input."
            name="Value_0"
            value="0b0"/>
      <enum description="A fault condition was detected at the fault input." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e8986">
      <enum description="No fault condition was detected at the fault input."
            name="Value_0"
            value="0b0"/>
      <enum description="A fault condition was detected at the fault input." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e9032">
      <enum description="The logic OR of the enabled fault inputs is 0." name="Value_0"
            value="0b0"/>
      <enum description="The logic OR of the enabled fault inputs is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e9079">
      <enum description="Write protection is disabled. Write protected bits can be written."
            name="Value_0"
            value="0b0"/>
      <enum description="Write protection is enabled. Write protected bits cannot be written."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e9125">
      <enum description="No fault condition was detected." name="Value_0" value="0b0"/>
      <enum description="A fault condition was detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e9300">
      <enum description="Fault input is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e9346">
      <enum description="Fault input is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e9392">
      <enum description="Fault input is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e9438">
      <enum description="Fault input is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e9484">
      <enum description="Fault input filter is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input filter is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e9531">
      <enum description="Fault input filter is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input filter is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e9577">
      <enum description="Fault input filter is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input filter is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e9623">
      <enum description="Fault input filter is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input filter is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e9751">
      <enum description="Use of an external global time base is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Use of an external global time base is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e9797">
      <enum description="A global time base signal generation is disabled." name="Value_0"
            value="0b0"/>
      <enum description="A global time base signal generation is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e9871">
      <enum description="The fault input polarity is active high. A 1 at the fault input indicates a fault."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault input polarity is active low. A 0 at the fault input indicates a fault."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e9917">
      <enum description="The fault input polarity is active high. A 1 at the fault input indicates a fault."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault input polarity is active low. A 0 at the fault input indicates a fault."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e9963">
      <enum description="The fault input polarity is active high. A 1 at the fault input indicates a fault."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault input polarity is active low. A 0 at the fault input indicates a fault."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10009">
      <enum description="The fault input polarity is active high. A 1 at the fault input indicates a fault."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault input polarity is active low. A 0 at the fault input indicates a fault."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10083">
      <enum description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2."
            name="Value_0"
            value="0b0"/>
      <enum description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10129">
      <enum description="CNTIN register is updated with its buffer value at all rising edges of system clock."
            name="Value_0"
            value="0b0"/>
      <enum description="CNTIN register is updated with its buffer value by the PWM synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10175">
      <enum description="INVCTRL register is updated with its buffer value at all rising edges of system clock."
            name="Value_0"
            value="0b0"/>
      <enum description="INVCTRL register is updated with its buffer value by the PWM synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10221">
      <enum description="SWOCTRL register is updated with its buffer value at all rising edges of system clock."
            name="Value_0"
            value="0b0"/>
      <enum description="SWOCTRL register is updated with its buffer value by the PWM synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10267">
      <enum description="Legacy PWM synchronization is selected." name="Value_0"
            value="0b0"/>
      <enum description="Enhanced PWM synchronization is selected." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10314">
      <enum description="The software trigger does not activate the FTM counter synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="The software trigger activates the FTM counter synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10360">
      <enum description="The software trigger does not activate MOD, CNTIN, and CV registers synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="The software trigger activates MOD, CNTIN, and CV registers synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10406">
      <enum description="The software trigger does not activate the OUTMASK register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="The software trigger activates the OUTMASK register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10452">
      <enum description="The software trigger does not activate the INVCTRL register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="The software trigger activates the INVCTRL register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10498">
      <enum description="The software trigger does not activate the SWOCTRL register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="The software trigger activates the SWOCTRL register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10544">
      <enum description="A hardware trigger does not activate the FTM counter synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="A hardware trigger activates the FTM counter synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10591">
      <enum description="A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="A hardware trigger activates MOD, CNTIN, and CV registers synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10637">
      <enum description="A hardware trigger does not activate the OUTMASK register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="A hardware trigger activates the OUTMASK register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10683">
      <enum description="A hardware trigger does not activate the INVCTRL register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="A hardware trigger activates the INVCTRL register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10729">
      <enum description="A hardware trigger does not activate the SWOCTRL register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="A hardware trigger activates the SWOCTRL register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e10803">
      <enum description="Inverting is disabled." name="Value_0" value="0b0"/>
      <enum description="Inverting is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e10849">
      <enum description="Inverting is disabled." name="Value_0" value="0b0"/>
      <enum description="Inverting is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e10895">
      <enum description="Inverting is disabled." name="Value_0" value="0b0"/>
      <enum description="Inverting is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e10941">
      <enum description="Inverting is disabled." name="Value_0" value="0b0"/>
      <enum description="Inverting is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e11015">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11061">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11107">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11153">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11199">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11246">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11292">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11338">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11384">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11430">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11476">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11523">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11569">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11615">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11661">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11707">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11782">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11828">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11874">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11920">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e11966">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e12013">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e12059">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e12105">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e12151">
      <enum description="Loading updated values is disabled." name="Value_0" value="0b0"/>
      <enum description="Loading updated values is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e12269">
      <enum description="Divide by 1" name="Value_000" value="0b000"/>
      <enum description="Divide by 2" name="Value_001" value="0b001"/>
      <enum description="Divide by 4" name="Value_010" value="0b010"/>
      <enum description="Divide by 8" name="Value_011" value="0b011"/>
      <enum description="Divide by 16" name="Value_100" value="0b100"/>
      <enum description="Divide by 32" name="Value_101" value="0b101"/>
      <enum description="Divide by 64" name="Value_110" value="0b110"/>
      <enum description="Divide by 128" name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e12388">
      <enum description="No clock selected. This in effect disables the FTM counter."
            name="Value_00"
            value="0b00"/>
      <enum description="System clock" name="Value_01" value="0b01"/>
      <enum description="Fixed frequency clock" name="Value_10" value="0b10"/>
      <enum description="External clock" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e12458">
      <enum description="FTM counter operates in Up Counting mode." name="Value_0"
            value="0b0"/>
      <enum description="FTM counter operates in Up-Down Counting mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e12504">
      <enum description="Disable TOF interrupts. Use software polling." name="Value_0"
            value="0b0"/>
      <enum description="Enable TOF interrupts. An interrupt is generated when TOF equals one."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e12550">
      <enum description="FTM counter has not overflowed." name="Value_0" value="0b0"/>
      <enum description="FTM counter has overflowed." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e12797">
      <enum description="Disable channel interrupts. Use software polling." name="Value_0"
            value="0b0"/>
      <enum description="Enable channel interrupts." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e12844">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13020">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13066">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13112">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13158">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13204">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13251">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13297">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13343">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13417">
      <enum description="TPM compatibility. Free running counter and synchronization compatible with TPM."
            name="Value_0"
            value="0b0"/>
      <enum description="Free running counter and synchronization are different from TPM behavior."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e13481">
      <enum description="Write protection is enabled." name="Value_0" value="0b0"/>
      <enum description="Write protection is disabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13527">
      <enum description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e13573">
      <enum description="Capture test mode is disabled." name="Value_0" value="0b0"/>
      <enum description="Capture test mode is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13620">
      <enum description="Fault control is disabled for all channels." name="Value_00"
            value="0b00"/>
      <enum description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing."
            name="Value_01"
            value="0b01"/>
      <enum description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing."
            name="Value_10"
            value="0b10"/>
      <enum description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing."
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e13690">
      <enum description="Fault control interrupt is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault control interrupt is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13764">
      <enum description="The minimum loading point is disabled." name="Value_0" value="0b0"/>
      <enum description="The minimum loading point is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13810">
      <enum description="The maximum loading point is disabled." name="Value_0" value="0b0"/>
      <enum description="The maximum loading point is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13856">
      <enum description="FTM counter continues to count normally." name="Value_0"
            value="0b0"/>
      <enum description="FTM counter is updated with its initial value when the selected trigger is detected."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e13902">
      <enum description="OUTMASK register is updated with the value of its buffer in all rising edges of the system clock."
            name="Value_0"
            value="0b0"/>
      <enum description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e13948">
      <enum description="Trigger is disabled." name="Value_0" value="0b0"/>
      <enum description="Trigger is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e13995">
      <enum description="Trigger is disabled." name="Value_0" value="0b0"/>
      <enum description="Trigger is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14041">
      <enum description="Trigger is disabled." name="Value_0" value="0b0"/>
      <enum description="Trigger is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14087">
      <enum description="Software trigger is not selected." name="Value_0" value="0b0"/>
      <enum description="Software trigger is selected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14161">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14207">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14253">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14299">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14345">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14392">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14438">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14484">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e14558">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e14604">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e14650">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e14696">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e14742">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e14789">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e14835">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e14881">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e14956">
      <enum description="Channels (n) and (n+1) are independent." name="Value_0"
            value="0b0"/>
      <enum description="Channels (n) and (n+1) are combined." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e15002">
      <enum description="The channel (n+1) output is the same as the channel (n) output."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel (n+1) output is the complement of the channel (n) output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15048">
      <enum description="The Dual Edge Capture mode in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The Dual Edge Capture mode in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15094">
      <enum description="The dual edge captures are inactive." name="Value_0" value="0b0"/>
      <enum description="The dual edge captures are active." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e15140">
      <enum description="The deadtime insertion in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The deadtime insertion in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15187">
      <enum description="The PWM synchronization in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The PWM synchronization in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15233">
      <enum description="The fault control in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault control in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15279">
      <enum description="Channels (n) and (n+1) are independent." name="Value_0"
            value="0b0"/>
      <enum description="Channels (n) and (n+1) are combined." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e15325">
      <enum description="The channel (n+1) output is the same as the channel (n) output."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel (n+1) output is the complement of the channel (n) output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15371">
      <enum description="The Dual Edge Capture mode in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The Dual Edge Capture mode in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15417">
      <enum description="The dual edge captures are inactive." name="Value_0" value="0b0"/>
      <enum description="The dual edge captures are active." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e15464">
      <enum description="The deadtime insertion in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The deadtime insertion in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15510">
      <enum description="The PWM synchronization in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The PWM synchronization in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15556">
      <enum description="The fault control in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault control in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15602">
      <enum description="Channels (n) and (n+1) are independent." name="Value_0"
            value="0b0"/>
      <enum description="Channels (n) and (n+1) are combined." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e15648">
      <enum description="The channel (n+1) output is the same as the channel (n) output."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel (n+1) output is the complement of the channel (n) output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15694">
      <enum description="The Dual Edge Capture mode in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The Dual Edge Capture mode in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15741">
      <enum description="The dual edge captures are inactive." name="Value_0" value="0b0"/>
      <enum description="The dual edge captures are active." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e15787">
      <enum description="The deadtime insertion in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The deadtime insertion in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15833">
      <enum description="The PWM synchronization in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The PWM synchronization in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15879">
      <enum description="The fault control in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault control in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e15925">
      <enum description="Channels (n) and (n+1) are independent." name="Value_0"
            value="0b0"/>
      <enum description="Channels (n) and (n+1) are combined." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e15971">
      <enum description="The channel (n+1) output is the same as the channel (n) output."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel (n+1) output is the complement of the channel (n) output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e16018">
      <enum description="The Dual Edge Capture mode in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The Dual Edge Capture mode in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e16064">
      <enum description="The dual edge captures are inactive." name="Value_0" value="0b0"/>
      <enum description="The dual edge captures are active." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e16110">
      <enum description="The deadtime insertion in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The deadtime insertion in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e16156">
      <enum description="The PWM synchronization in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The PWM synchronization in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e16202">
      <enum description="The fault control in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault control in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e16294">
      <enum description="Divide the system clock by 4." name="Value_10" value="0b10"/>
      <enum description="Divide the system clock by 16." name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e16368">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e16414">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e16460">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e16506">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e16552">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e16599">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e16645">
      <enum description="The generation of initialization trigger is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The generation of initialization trigger is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e16691">
      <enum description="No channel trigger was generated." name="Value_0" value="0b0"/>
      <enum description="A channel trigger was generated." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e16765">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e16811">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e16857">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e16903">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e16949">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e16996">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e17042">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e17088">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e17162">
      <enum description="No fault condition was detected at the fault input."
            name="Value_0"
            value="0b0"/>
      <enum description="A fault condition was detected at the fault input." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e17208">
      <enum description="No fault condition was detected at the fault input."
            name="Value_0"
            value="0b0"/>
      <enum description="A fault condition was detected at the fault input." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e17254">
      <enum description="No fault condition was detected at the fault input."
            name="Value_0"
            value="0b0"/>
      <enum description="A fault condition was detected at the fault input." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e17300">
      <enum description="No fault condition was detected at the fault input."
            name="Value_0"
            value="0b0"/>
      <enum description="A fault condition was detected at the fault input." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e17346">
      <enum description="The logic OR of the enabled fault inputs is 0." name="Value_0"
            value="0b0"/>
      <enum description="The logic OR of the enabled fault inputs is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e17393">
      <enum description="Write protection is disabled. Write protected bits can be written."
            name="Value_0"
            value="0b0"/>
      <enum description="Write protection is enabled. Write protected bits cannot be written."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e17439">
      <enum description="No fault condition was detected." name="Value_0" value="0b0"/>
      <enum description="A fault condition was detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e17614">
      <enum description="Fault input is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e17660">
      <enum description="Fault input is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e17706">
      <enum description="Fault input is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e17752">
      <enum description="Fault input is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e17798">
      <enum description="Fault input filter is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input filter is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e17845">
      <enum description="Fault input filter is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input filter is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e17891">
      <enum description="Fault input filter is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input filter is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e17937">
      <enum description="Fault input filter is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input filter is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e18065">
      <enum description="Use of an external global time base is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Use of an external global time base is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18111">
      <enum description="A global time base signal generation is disabled." name="Value_0"
            value="0b0"/>
      <enum description="A global time base signal generation is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18185">
      <enum description="The fault input polarity is active high. A 1 at the fault input indicates a fault."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault input polarity is active low. A 0 at the fault input indicates a fault."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18231">
      <enum description="The fault input polarity is active high. A 1 at the fault input indicates a fault."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault input polarity is active low. A 0 at the fault input indicates a fault."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18277">
      <enum description="The fault input polarity is active high. A 1 at the fault input indicates a fault."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault input polarity is active low. A 0 at the fault input indicates a fault."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18323">
      <enum description="The fault input polarity is active high. A 1 at the fault input indicates a fault."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault input polarity is active low. A 0 at the fault input indicates a fault."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18397">
      <enum description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2."
            name="Value_0"
            value="0b0"/>
      <enum description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18443">
      <enum description="CNTIN register is updated with its buffer value at all rising edges of system clock."
            name="Value_0"
            value="0b0"/>
      <enum description="CNTIN register is updated with its buffer value by the PWM synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18489">
      <enum description="INVCTRL register is updated with its buffer value at all rising edges of system clock."
            name="Value_0"
            value="0b0"/>
      <enum description="INVCTRL register is updated with its buffer value by the PWM synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18535">
      <enum description="SWOCTRL register is updated with its buffer value at all rising edges of system clock."
            name="Value_0"
            value="0b0"/>
      <enum description="SWOCTRL register is updated with its buffer value by the PWM synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18581">
      <enum description="Legacy PWM synchronization is selected." name="Value_0"
            value="0b0"/>
      <enum description="Enhanced PWM synchronization is selected." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18628">
      <enum description="The software trigger does not activate the FTM counter synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="The software trigger activates the FTM counter synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18674">
      <enum description="The software trigger does not activate MOD, CNTIN, and CV registers synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="The software trigger activates MOD, CNTIN, and CV registers synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18720">
      <enum description="The software trigger does not activate the OUTMASK register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="The software trigger activates the OUTMASK register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18766">
      <enum description="The software trigger does not activate the INVCTRL register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="The software trigger activates the INVCTRL register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18812">
      <enum description="The software trigger does not activate the SWOCTRL register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="The software trigger activates the SWOCTRL register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18858">
      <enum description="A hardware trigger does not activate the FTM counter synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="A hardware trigger activates the FTM counter synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18905">
      <enum description="A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="A hardware trigger activates MOD, CNTIN, and CV registers synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18951">
      <enum description="A hardware trigger does not activate the OUTMASK register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="A hardware trigger activates the OUTMASK register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e18997">
      <enum description="A hardware trigger does not activate the INVCTRL register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="A hardware trigger activates the INVCTRL register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19043">
      <enum description="A hardware trigger does not activate the SWOCTRL register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="A hardware trigger activates the SWOCTRL register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19117">
      <enum description="Inverting is disabled." name="Value_0" value="0b0"/>
      <enum description="Inverting is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e19163">
      <enum description="Inverting is disabled." name="Value_0" value="0b0"/>
      <enum description="Inverting is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e19209">
      <enum description="Inverting is disabled." name="Value_0" value="0b0"/>
      <enum description="Inverting is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e19255">
      <enum description="Inverting is disabled." name="Value_0" value="0b0"/>
      <enum description="Inverting is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e19329">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19375">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19421">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19467">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19513">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19560">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19606">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19652">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19698">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19744">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19790">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19837">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19883">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19929">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e19975">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e20021">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e20096">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e20142">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e20188">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e20234">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e20280">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e20327">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e20373">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e20419">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e20465">
      <enum description="Loading updated values is disabled." name="Value_0" value="0b0"/>
      <enum description="Loading updated values is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e20582">
      <enum description="Divide by 1" name="Value_000" value="0b000"/>
      <enum description="Divide by 2" name="Value_001" value="0b001"/>
      <enum description="Divide by 4" name="Value_010" value="0b010"/>
      <enum description="Divide by 8" name="Value_011" value="0b011"/>
      <enum description="Divide by 16" name="Value_100" value="0b100"/>
      <enum description="Divide by 32" name="Value_101" value="0b101"/>
      <enum description="Divide by 64" name="Value_110" value="0b110"/>
      <enum description="Divide by 128" name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e20701">
      <enum description="No clock selected. This in effect disables the FTM counter."
            name="Value_00"
            value="0b00"/>
      <enum description="System clock" name="Value_01" value="0b01"/>
      <enum description="Fixed frequency clock" name="Value_10" value="0b10"/>
      <enum description="External clock" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e20771">
      <enum description="FTM counter operates in Up Counting mode." name="Value_0"
            value="0b0"/>
      <enum description="FTM counter operates in Up-Down Counting mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e20817">
      <enum description="Disable TOF interrupts. Use software polling." name="Value_0"
            value="0b0"/>
      <enum description="Enable TOF interrupts. An interrupt is generated when TOF equals one."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e20863">
      <enum description="FTM counter has not overflowed." name="Value_0" value="0b0"/>
      <enum description="FTM counter has overflowed." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e21110">
      <enum description="Disable channel interrupts. Use software polling." name="Value_0"
            value="0b0"/>
      <enum description="Enable channel interrupts." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e21157">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e21333">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e21379">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e21425">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e21471">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e21517">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e21564">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e21610">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e21656">
      <enum description="No channel event has occurred." name="Value_0" value="0b0"/>
      <enum description="A channel event has occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e21730">
      <enum description="TPM compatibility. Free running counter and synchronization compatible with TPM."
            name="Value_0"
            value="0b0"/>
      <enum description="Free running counter and synchronization are different from TPM behavior."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e21794">
      <enum description="Write protection is enabled." name="Value_0" value="0b0"/>
      <enum description="Write protection is disabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e21840">
      <enum description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e21886">
      <enum description="Capture test mode is disabled." name="Value_0" value="0b0"/>
      <enum description="Capture test mode is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e21933">
      <enum description="Fault control is disabled for all channels." name="Value_00"
            value="0b00"/>
      <enum description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing."
            name="Value_01"
            value="0b01"/>
      <enum description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing."
            name="Value_10"
            value="0b10"/>
      <enum description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing."
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e22003">
      <enum description="Fault control interrupt is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault control interrupt is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22077">
      <enum description="The minimum loading point is disabled." name="Value_0" value="0b0"/>
      <enum description="The minimum loading point is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22123">
      <enum description="The maximum loading point is disabled." name="Value_0" value="0b0"/>
      <enum description="The maximum loading point is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22169">
      <enum description="FTM counter continues to count normally." name="Value_0"
            value="0b0"/>
      <enum description="FTM counter is updated with its initial value when the selected trigger is detected."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e22215">
      <enum description="OUTMASK register is updated with the value of its buffer in all rising edges of the system clock."
            name="Value_0"
            value="0b0"/>
      <enum description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e22261">
      <enum description="Trigger is disabled." name="Value_0" value="0b0"/>
      <enum description="Trigger is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22308">
      <enum description="Trigger is disabled." name="Value_0" value="0b0"/>
      <enum description="Trigger is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22354">
      <enum description="Trigger is disabled." name="Value_0" value="0b0"/>
      <enum description="Trigger is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22400">
      <enum description="Software trigger is not selected." name="Value_0" value="0b0"/>
      <enum description="Software trigger is selected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22474">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22520">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22566">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22612">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22658">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22705">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22751">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22797">
      <enum description="The initialization value is 0." name="Value_0" value="0b0"/>
      <enum description="The initialization value is 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e22871">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e22917">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e22963">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23009">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23055">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23102">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23148">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23194">
      <enum description="Channel output is not masked. It continues to operate normally."
            name="Value_0"
            value="0b0"/>
      <enum description="Channel output is masked. It is forced to its inactive state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23269">
      <enum description="Channels (n) and (n+1) are independent." name="Value_0"
            value="0b0"/>
      <enum description="Channels (n) and (n+1) are combined." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e23315">
      <enum description="The channel (n+1) output is the same as the channel (n) output."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel (n+1) output is the complement of the channel (n) output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23361">
      <enum description="The Dual Edge Capture mode in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The Dual Edge Capture mode in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23407">
      <enum description="The dual edge captures are inactive." name="Value_0" value="0b0"/>
      <enum description="The dual edge captures are active." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e23453">
      <enum description="The deadtime insertion in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The deadtime insertion in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23500">
      <enum description="The PWM synchronization in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The PWM synchronization in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23546">
      <enum description="The fault control in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault control in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23592">
      <enum description="Channels (n) and (n+1) are independent." name="Value_0"
            value="0b0"/>
      <enum description="Channels (n) and (n+1) are combined." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e23638">
      <enum description="The channel (n+1) output is the same as the channel (n) output."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel (n+1) output is the complement of the channel (n) output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23684">
      <enum description="The Dual Edge Capture mode in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The Dual Edge Capture mode in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23730">
      <enum description="The dual edge captures are inactive." name="Value_0" value="0b0"/>
      <enum description="The dual edge captures are active." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e23777">
      <enum description="The deadtime insertion in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The deadtime insertion in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23823">
      <enum description="The PWM synchronization in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The PWM synchronization in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23869">
      <enum description="The fault control in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault control in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e23915">
      <enum description="Channels (n) and (n+1) are independent." name="Value_0"
            value="0b0"/>
      <enum description="Channels (n) and (n+1) are combined." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e23961">
      <enum description="The channel (n+1) output is the same as the channel (n) output."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel (n+1) output is the complement of the channel (n) output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e24007">
      <enum description="The Dual Edge Capture mode in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The Dual Edge Capture mode in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e24054">
      <enum description="The dual edge captures are inactive." name="Value_0" value="0b0"/>
      <enum description="The dual edge captures are active." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e24100">
      <enum description="The deadtime insertion in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The deadtime insertion in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e24146">
      <enum description="The PWM synchronization in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The PWM synchronization in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e24192">
      <enum description="The fault control in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault control in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e24238">
      <enum description="Channels (n) and (n+1) are independent." name="Value_0"
            value="0b0"/>
      <enum description="Channels (n) and (n+1) are combined." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e24284">
      <enum description="The channel (n+1) output is the same as the channel (n) output."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel (n+1) output is the complement of the channel (n) output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e24331">
      <enum description="The Dual Edge Capture mode in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The Dual Edge Capture mode in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e24377">
      <enum description="The dual edge captures are inactive." name="Value_0" value="0b0"/>
      <enum description="The dual edge captures are active." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e24423">
      <enum description="The deadtime insertion in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The deadtime insertion in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e24469">
      <enum description="The PWM synchronization in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The PWM synchronization in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e24515">
      <enum description="The fault control in this pair of channels is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault control in this pair of channels is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e24607">
      <enum description="Divide the system clock by 4." name="Value_10" value="0b10"/>
      <enum description="Divide the system clock by 16." name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e24681">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e24727">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e24773">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e24819">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e24865">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e24912">
      <enum description="The generation of the channel trigger is disabled." name="Value_0"
            value="0b0"/>
      <enum description="The generation of the channel trigger is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e24958">
      <enum description="The generation of initialization trigger is disabled."
            name="Value_0"
            value="0b0"/>
      <enum description="The generation of initialization trigger is enabled."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e25004">
      <enum description="No channel trigger was generated." name="Value_0" value="0b0"/>
      <enum description="A channel trigger was generated." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25078">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25124">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25170">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25216">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25262">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25309">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25355">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25401">
      <enum description="The channel polarity is active high." name="Value_0" value="0b0"/>
      <enum description="The channel polarity is active low." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25475">
      <enum description="No fault condition was detected at the fault input."
            name="Value_0"
            value="0b0"/>
      <enum description="A fault condition was detected at the fault input." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e25521">
      <enum description="No fault condition was detected at the fault input."
            name="Value_0"
            value="0b0"/>
      <enum description="A fault condition was detected at the fault input." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e25567">
      <enum description="No fault condition was detected at the fault input."
            name="Value_0"
            value="0b0"/>
      <enum description="A fault condition was detected at the fault input." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e25613">
      <enum description="No fault condition was detected at the fault input."
            name="Value_0"
            value="0b0"/>
      <enum description="A fault condition was detected at the fault input." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e25659">
      <enum description="The logic OR of the enabled fault inputs is 0." name="Value_0"
            value="0b0"/>
      <enum description="The logic OR of the enabled fault inputs is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e25706">
      <enum description="Write protection is disabled. Write protected bits can be written."
            name="Value_0"
            value="0b0"/>
      <enum description="Write protection is enabled. Write protected bits cannot be written."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e25752">
      <enum description="No fault condition was detected." name="Value_0" value="0b0"/>
      <enum description="A fault condition was detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25927">
      <enum description="Fault input is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e25973">
      <enum description="Fault input is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e26019">
      <enum description="Fault input is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e26065">
      <enum description="Fault input is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e26111">
      <enum description="Fault input filter is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input filter is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e26158">
      <enum description="Fault input filter is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input filter is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e26204">
      <enum description="Fault input filter is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input filter is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e26250">
      <enum description="Fault input filter is disabled." name="Value_0" value="0b0"/>
      <enum description="Fault input filter is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e26378">
      <enum description="Use of an external global time base is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Use of an external global time base is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e26424">
      <enum description="A global time base signal generation is disabled." name="Value_0"
            value="0b0"/>
      <enum description="A global time base signal generation is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e26498">
      <enum description="The fault input polarity is active high. A 1 at the fault input indicates a fault."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault input polarity is active low. A 0 at the fault input indicates a fault."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e26544">
      <enum description="The fault input polarity is active high. A 1 at the fault input indicates a fault."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault input polarity is active low. A 0 at the fault input indicates a fault."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e26590">
      <enum description="The fault input polarity is active high. A 1 at the fault input indicates a fault."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault input polarity is active low. A 0 at the fault input indicates a fault."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e26636">
      <enum description="The fault input polarity is active high. A 1 at the fault input indicates a fault."
            name="Value_0"
            value="0b0"/>
      <enum description="The fault input polarity is active low. A 0 at the fault input indicates a fault."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e26710">
      <enum description="FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2."
            name="Value_0"
            value="0b0"/>
      <enum description="FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e26756">
      <enum description="CNTIN register is updated with its buffer value at all rising edges of system clock."
            name="Value_0"
            value="0b0"/>
      <enum description="CNTIN register is updated with its buffer value by the PWM synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e26802">
      <enum description="INVCTRL register is updated with its buffer value at all rising edges of system clock."
            name="Value_0"
            value="0b0"/>
      <enum description="INVCTRL register is updated with its buffer value by the PWM synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e26848">
      <enum description="SWOCTRL register is updated with its buffer value at all rising edges of system clock."
            name="Value_0"
            value="0b0"/>
      <enum description="SWOCTRL register is updated with its buffer value by the PWM synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e26894">
      <enum description="Legacy PWM synchronization is selected." name="Value_0"
            value="0b0"/>
      <enum description="Enhanced PWM synchronization is selected." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e26941">
      <enum description="The software trigger does not activate the FTM counter synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="The software trigger activates the FTM counter synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e26987">
      <enum description="The software trigger does not activate MOD, CNTIN, and CV registers synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="The software trigger activates MOD, CNTIN, and CV registers synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27033">
      <enum description="The software trigger does not activate the OUTMASK register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="The software trigger activates the OUTMASK register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27079">
      <enum description="The software trigger does not activate the INVCTRL register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="The software trigger activates the INVCTRL register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27125">
      <enum description="The software trigger does not activate the SWOCTRL register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="The software trigger activates the SWOCTRL register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27171">
      <enum description="A hardware trigger does not activate the FTM counter synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="A hardware trigger activates the FTM counter synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27218">
      <enum description="A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="A hardware trigger activates MOD, CNTIN, and CV registers synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27264">
      <enum description="A hardware trigger does not activate the OUTMASK register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="A hardware trigger activates the OUTMASK register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27310">
      <enum description="A hardware trigger does not activate the INVCTRL register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="A hardware trigger activates the INVCTRL register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27356">
      <enum description="A hardware trigger does not activate the SWOCTRL register synchronization."
            name="Value_0"
            value="0b0"/>
      <enum description="A hardware trigger activates the SWOCTRL register synchronization."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27430">
      <enum description="Inverting is disabled." name="Value_0" value="0b0"/>
      <enum description="Inverting is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e27476">
      <enum description="Inverting is disabled." name="Value_0" value="0b0"/>
      <enum description="Inverting is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e27522">
      <enum description="Inverting is disabled." name="Value_0" value="0b0"/>
      <enum description="Inverting is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e27568">
      <enum description="Inverting is disabled." name="Value_0" value="0b0"/>
      <enum description="Inverting is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e27642">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27688">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27734">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27780">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27826">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27873">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27919">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e27965">
      <enum description="The channel output is not affected by software output control."
            name="Value_0"
            value="0b0"/>
      <enum description="The channel output is affected by software output control."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28011">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28057">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28103">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28150">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28196">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28242">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28288">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28334">
      <enum description="The software output control forces 0 to the channel output."
            name="Value_0"
            value="0b0"/>
      <enum description="The software output control forces 1 to the channel output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28409">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28455">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28501">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28547">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28593">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28640">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28686">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28732">
      <enum description="Do not include the channel in the matching process."
            name="Value_0"
            value="0b0"/>
      <enum description="Include the channel in the matching process." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e28778">
      <enum description="Loading updated values is disabled." name="Value_0" value="0b0"/>
      <enum description="Loading updated values is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e28892">
      <enum description="Temperature Sensor" name="Value_10110" value="0b10110"/>
      <enum description="Bandgap" name="Value_10111" value="0b10111"/>
      <enum description="VREFH" name="Value_11101" value="0b11101"/>
      <enum description="VREFL" name="Value_11110" value="0b11110"/>
      <enum description="Module disabled Reset FIFO in FIFO mode." name="Value_11111"
            value="0b11111"/>
   </enumeration>
   <enumeration id="d1e28974">
      <enum description="One conversion following a write to the ADC_SC1 when software triggered operation is selected, or one conversion following assertion of ADHWT when hardware triggered operation is selected. When the FIFO function is enabled (AFDEP &gt; 0), a set of conversion are triggered when ADC_SC2[ADTRG]=0."
            name="Value_0"
            value="0b0"/>
      <enum description="Continuous conversions are initiated following a write to ADC_SC1 when software triggered operation is selected. Continuous conversions are initiated by an ADHWT event when hardware triggered operation is selected. When the FIFO function is enabled (AFDEP &gt; 0), a set of conversions are loop triggered."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29020">
      <enum description="Conversion complete interrupt disabled." name="Value_0"
            value="0b0"/>
      <enum description="Conversion complete interrupt enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e29066">
      <enum description="Conversion not completed." name="Value_0" value="0b0"/>
      <enum description="Conversion completed." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e29140">
      <enum description="Default voltage reference pin pair (VREFH/VREFL)." name="Value_00"
            value="0b00"/>
      <enum description="Analog supply pin pair (VDDA/VSSA)." name="Value_01" value="0b01"/>
      <enum description="Reserved - Selects default voltage reference (VREFH/VREFL) pin pair."
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e29198">
      <enum description="Indicates that ADC result FIFO is not full and next conversion data still can be stored into FIFO."
            name="Value_0"
            value="0b0"/>
      <enum description="Indicates that ADC result FIFO is full and next conversion will override old data in case of no read action."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29244">
      <enum description="Indicates that ADC result FIFO have at least one valid new data."
            name="Value_0"
            value="0b0"/>
      <enum description="Indicates that ADC result FIFO have no valid new data."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29290">
      <enum description="Compare triggers when input is less than compare level."
            name="Value_0"
            value="0b0"/>
      <enum description="Compare triggers when input is greater than or equal to compare level."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29336">
      <enum description="Compare function disabled." name="Value_0" value="0b0"/>
      <enum description="Compare function enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e29383">
      <enum description="Software trigger selected." name="Value_0" value="0b0"/>
      <enum description="Hardware trigger selected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e29429">
      <enum description="Conversion not in progress." name="Value_0" value="0b0"/>
      <enum description="Conversion in progress." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e29503">
      <enum description="Bus clock" name="Value_00" value="0b00"/>
      <enum description="Bus clock divided by 2" name="Value_01" value="0b01"/>
      <enum description="Alternate clock (ALTCLK)" name="Value_10" value="0b10"/>
      <enum description="Asynchronous clock (ADACK)" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e29573">
      <enum description="8-bit conversion (N = 8)" name="Value_00" value="0b00"/>
      <enum description="10-bit conversion (N = 10)" name="Value_01" value="0b01"/>
      <enum description="12-bit conversion (N = 12)" name="Value_10" value="0b10"/>
   </enumeration>
   <enumeration id="d1e29631">
      <enum description="Short sample time." name="Value_0" value="0b0"/>
      <enum description="Long sample time." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e29677">
      <enum description="Divide ration = 1, and clock rate = Input clock." name="Value_00"
            value="0b00"/>
      <enum description="Divide ration = 2, and clock rate = Input clock * 2."
            name="Value_01"
            value="0b01"/>
      <enum description="Divide ration = 3, and clock rate = Input clock * 4."
            name="Value_10"
            value="0b10"/>
      <enum description="Divide ration = 4, and clock rate = Input clock * 8."
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e29747">
      <enum description="High speed configuration." name="Value_0" value="0b0"/>
      <enum description="Low power configuration:The power is reduced at the expense of maximum clock speed."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e29821">
      <enum description="FIFO is disabled." name="Value_000" value="0b000"/>
      <enum description="2-level FIFO is enabled." name="Value_001" value="0b001"/>
      <enum description="3-level FIFO is enabled.." name="Value_010" value="0b010"/>
      <enum description="4-level FIFO is enabled." name="Value_011" value="0b011"/>
      <enum description="5-level FIFO is enabled." name="Value_100" value="0b100"/>
      <enum description="6-level FIFO is enabled." name="Value_101" value="0b101"/>
      <enum description="7-level FIFO is enabled." name="Value_110" value="0b110"/>
      <enum description="8-level FIFO is enabled." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e29940">
      <enum description="OR all of compare trigger." name="Value_0" value="0b0"/>
      <enum description="AND all of compare trigger." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e29986">
      <enum description="FIFO scan mode disabled." name="Value_0" value="0b0"/>
      <enum description="FIFO scan mode enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e30153">
      <enum description="ADx pin I/O control enabled." name="Value_0" value="0b0"/>
      <enum description="ADx pin I/O control disabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e30267">
      <enum description="Real-time counter output disabled." name="Value_0" value="0b0"/>
      <enum description="Real-time counter output enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e30313">
      <enum description="Real-time interrupt requests are disabled. Use software polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Real-time interrupt requests are enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e30359">
      <enum description="RTC counter has not reached the value in the RTC modulo register."
            name="Value_0"
            value="0b0"/>
      <enum description="RTC counter has reached the value in the RTC modulo register."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e30405">
      <enum description="Off" name="Value_000" value="0b000"/>
      <enum description="If RTCLKS = x0, it is 1; if RTCLKS = x1, it is 128."
            name="Value_001"
            value="0b001"/>
      <enum description="If RTCLKS = x0, it is 2; if RTCLKS = x1, it is 256."
            name="Value_010"
            value="0b010"/>
      <enum description="If RTCLKS = x0, it is 4; if RTCLKS = x1, it is 512."
            name="Value_011"
            value="0b011"/>
      <enum description="If RTCLKS = x0, it is 8; if RTCLKS = x1, it is 1024."
            name="Value_100"
            value="0b100"/>
      <enum description="If RTCLKS = x0, it is 16; if RTCLKS = x1, it is 2048."
            name="Value_101"
            value="0b101"/>
      <enum description="If RTCLKS = x0, it is 32; if RTCLKS = x1, it is 100."
            name="Value_110"
            value="0b110"/>
      <enum description="If RTCLKS = x0, it is 64; if RTCLKS = x1, it is 1000."
            name="Value_111"
            value="0b111"/>
   </enumeration>
   <enumeration id="d1e30524">
      <enum description="External clock source." name="Value_00" value="0b00"/>
      <enum description="Real-time clock source is 1 kHz (LPOCLK)." name="Value_01"
            value="0b01"/>
      <enum description="Internal reference clock (ICSIRCLK)." name="Value_10" value="0b10"/>
      <enum description="Bus clock." name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e30745">
      <enum description="Reset is not caused by LVD trip or POR." name="Value_0"
            value="0b0"/>
      <enum description="Reset is caused by LVD trip or POR." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e30791">
      <enum description="Reset is not caused by the ICS module." name="Value_0" value="0b0"/>
      <enum description="Reset is caused by the ICS module." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e30837">
      <enum description="Reset is not caused by WDOG timeout." name="Value_0" value="0b0"/>
      <enum description="Reset is caused by WDOG timeout." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e30883">
      <enum description="Reset is not caused by external reset pin." name="Value_0"
            value="0b0"/>
      <enum description="Reset came from external reset pin." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e30929">
      <enum description="Reset not caused by POR." name="Value_0" value="0b0"/>
      <enum description="POR caused reset." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e30976">
      <enum description="Reset is not caused by core LOCKUP event." name="Value_0"
            value="0b0"/>
      <enum description="Reset is caused by core LOCKUP event." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e31022">
      <enum description="Reset is not caused by software setting of SYSRESETREQ bit."
            name="Value_0"
            value="0b0"/>
      <enum description="Reset caused by software setting of SYSRESETREQ bit"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31068">
      <enum description="Reset is not caused by host debugger system setting of the System Reset Request bit."
            name="Value_0"
            value="0b0"/>
      <enum description="Reset is caused by host debugger system setting of the System Reset Request bit."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31114">
      <enum description="Reset is not caused by peripheral failure to acknowledge attempt to enter Stop mode."
            name="Value_0"
            value="0b0"/>
      <enum description="Reset is caused by peripheral failure to acknowledge attempt to enter Stop mode."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31160">
      <enum description="8-pin" name="Value_0000" value="0b0000"/>
      <enum description="16-pin" name="Value_0001" value="0b0001"/>
      <enum description="20-pin" name="Value_0010" value="0b0010"/>
      <enum description="24-pin" name="Value_0011" value="0b0011"/>
      <enum description="32-pin" name="Value_0100" value="0b0100"/>
      <enum description="44-pin" name="Value_0101" value="0b0101"/>
      <enum description="48-pin" name="Value_0110" value="0b0110"/>
      <enum description="64-pin" name="Value_0111" value="0b0111"/>
      <enum description="80-pin" name="Value_1000" value="0b1000"/>
      <enum description="100-pin" name="Value_1010" value="0b1010"/>
   </enumeration>
   <enumeration id="d1e31322">
      <enum description="KEx2 sub-family" name="Value_0010" value="0b0010"/>
   </enumeration>
   <enumeration id="d1e31356">
      <enum description="KE0x family." name="Value_0000" value="0b0000"/>
   </enumeration>
   <enumeration id="d1e31418">
      <enum description="PTB4/FTM2_CH4/SPI0_MISO/NMI/ACMP1_IN2 pin functions as PTB4, FTM2_CH4, SPI0_MISO, or ACMP1_IN2."
            name="Value_0"
            value="0b0"/>
      <enum description="PTB4/FTM2_CH4/SPI0_MISO/NMI/ACMP1_IN2 pin functions as NMI."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31464">
      <enum description="PTA5/IRQ/FTM0_CLK/RESET pin functions as PTA5, IRQ, or FTM0_CLK."
            name="Value_0"
            value="0b0"/>
      <enum description="PTA5/IRQ/FTM0_CLK/RESET pin functions as RESET." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31510">
      <enum description="PTA4/ACMP0_OUT/SWD_DIO as PTA4 or ACMP0_OUT function, PTC4/RTCO/FTM1_CH0/ACMP0_IN2/SWD_CLK as PTC4, RTCO, FTM1_CH0, or ACMP0_IN2 function."
            name="Value_0"
            value="0b0"/>
      <enum description="PTA4/ACMP0_OUT/SWD_DIO as SWD_DIO function, PTC4/RTCO/FTM1CH0/ACMP0_IN2/SWD_CLK as SWD_CLK function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31556">
      <enum description="RTC overflow as the ADC hardware trigger" name="Value_00"
            value="0b00"/>
      <enum description="PIT overflow as the ADC hardware trigger" name="Value_01"
            value="0b01"/>
      <enum description="FTM2 init trigger with 8-bit programmable delay" name="Value_10"
            value="0b10"/>
      <enum description="FTM2 match trigger with 8-bit programmable delay" name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e31626">
      <enum description="RTC overflow is not connected to FTM1 input channel 1."
            name="Value_0"
            value="0b0"/>
      <enum description="RTC overflow is connected to FTM1 input channel 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31673">
      <enum description="ACMP0 output is not connected to FTM1 input channel 0."
            name="Value_0"
            value="0b0"/>
      <enum description="ACMP0 output is connected to FTM1 input channel 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31719">
      <enum description="UART0_RX input signal is connected to the UART0 module only."
            name="Value_0"
            value="0b0"/>
      <enum description="UART0_RX input signal is connected to the UART0 module and FTM0 channel 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31765">
      <enum description="UART0_RX input signal is connected to UART0 module directly."
            name="Value_0"
            value="0b0"/>
      <enum description="UART0_RX input signal is filtered by ACMP, then injected to UART0."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31811">
      <enum description="No synchronization triggered." name="Value_0" value="0b0"/>
      <enum description="Generates a PWM synchronization trigger to the FTM2 modules."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31857">
      <enum description="UART0_TX output is connected to pinout directly." name="Value_0"
            value="0b0"/>
      <enum description="UART0_TX output is modulated by FTM0 channel 0 before mapped to pinout."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e31903">
      <enum description="Bus" name="Value_000" value="0b000"/>
      <enum description="Bus divided by 2" name="Value_001" value="0b001"/>
      <enum description="Bus divided by 4" name="Value_010" value="0b010"/>
      <enum description="Bus divided by 8" name="Value_011" value="0b011"/>
      <enum description="Bus divided by 16" name="Value_100" value="0b100"/>
      <enum description="Bus divided by 32" name="Value_101" value="0b101"/>
      <enum description="Bus divided by 64" name="Value_110" value="0b110"/>
      <enum description="Bus divided by 128" name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e32023">
      <enum description="Bus clock output is disabled on PTH2." name="Value_0" value="0b0"/>
      <enum description="Bus clock output is enabled on PTH2." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e32069">
      <enum description="The delay is inactive." name="Value_0" value="0b0"/>
      <enum description="The delay is active." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e32161">
      <enum description="RTCO is mapped on PTC4." name="Value_0" value="0b0"/>
      <enum description="RTCO is mapped on PTC5." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e32207">
      <enum description="I2C0_SCL and I2C0_SDA are mapped on PTA3 and PTA2, respectively."
            name="Value_0"
            value="0b0"/>
      <enum description="I2C0_SCL and I2C0_SDA are mapped on PTB7 and PTB6, respectively."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32253">
      <enum description="SPI0_SCK, SPI0_MOSI, SPI0_MISO, and SPI0_PCS0 are mapped on PTB2, PTB3, PTB4, and PTB5."
            name="Value_0"
            value="0b0"/>
      <enum description="SPI0_SCK, SPI0_MOSI, SPI0_MISO, and SPI0_PCS0 are mapped on PTE0, PTE1, PTE2, and PTE3."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32299">
      <enum description="UART0_RX and UART0_TX are mapped on PTB0 and PTB1." name="Value_0"
            value="0b0"/>
      <enum description="UART0_RX and UART0_TX are mapped on PTA2 and PTA3." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32345">
      <enum description="FTM0_CH0 channels are mapped on PTA0." name="Value_0" value="0b0"/>
      <enum description="FTM0_CH0 channels are mapped on PTB2." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e32392">
      <enum description="FTM0_CH1 channels are mapped on PTA1." name="Value_0" value="0b0"/>
      <enum description="FTM0_CH1 channels are mapped on PTB3." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e32438">
      <enum description="FTM1_CH0 channels are mapped on PTC4." name="Value_0" value="0b0"/>
      <enum description="FTM1_CH0 channels are mapped on PTH2." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e32484">
      <enum description="FTM1_CH1 channels are mapped on PTC5." name="Value_0" value="0b0"/>
      <enum description="FTM1_CH1 channels are mapped on PTE7." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e32530">
      <enum description="FTM2_CH0 channels are mapped on PTC0." name="Value_0" value="0b0"/>
      <enum description="FTM2_CH0 channels are mapped on PTH0." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e32576">
      <enum description="FTM2_CH1 channels are mapped on PTC1." name="Value_0" value="0b0"/>
      <enum description="FTM2_CH1 channels are mapped on PTH1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e32622">
      <enum description="FTM2_CH2 channels are mapped on PTC2." name="Value_0" value="0b0"/>
      <enum description="FTM2_CH2 channels are mapped on PTD0." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e32669">
      <enum description="FTM2_CH3 channels are mapped on PTC3." name="Value_0" value="0b0"/>
      <enum description="FTM2_CH3 channels are mapped on PTD1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e32743">
      <enum description="Bus clock to the RTC module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the RTC module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32789">
      <enum description="Bus clock to the PIT module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the PIT module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32835">
      <enum description="Bus clock to the FTM0 module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the FTM0 module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32881">
      <enum description="Bus clock to the FTM1 module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the FTM1 module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32927">
      <enum description="Bus clock to the FTM2 module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the FTM2 module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e32974">
      <enum description="Bus clock to the CRC module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the CRC module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33020">
      <enum description="Bus clock to the flash module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the flash module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33066">
      <enum description="Bus clock to the SWD module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the SWD module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33112">
      <enum description="Bus clock to the IIC module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the IIC module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33158">
      <enum description="Bus clock to the SPI0 module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the SPI0 module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33204">
      <enum description="Bus clock to the SPI1 module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the SPI1 module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33251">
      <enum description="Bus clock to the UART0 module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the UART0 module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33297">
      <enum description="Bus clock to the UART1 module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the UART1 module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33343">
      <enum description="Bus clock to the UART2 module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the UART2 module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33389">
      <enum description="Bus clock to the KBI0 module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the KBI0 module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33435">
      <enum description="Bus clock to the KBI1 module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the KBI1 module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33481">
      <enum description="Bus clock to the IRQ module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the IRQ module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33528">
      <enum description="Bus clock to the ADC module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the ADC module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33574">
      <enum description="Bus clock to the ACMP0 module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the ACMP0 module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33620">
      <enum description="Bus clock to the ACMP1 module is disabled." name="Value_0"
            value="0b0"/>
      <enum description="Bus clock to the ACMP1 module is enabled." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e33787">
      <enum description="Bus clock is same as ICSOUTCLK." name="Value_0" value="0b0"/>
      <enum description="Bus clock is ICSOUTCLK divided by 2." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e33892">
      <enum description="BUSCLK" name="Value_00" value="0b00"/>
      <enum description="FLTDIV1" name="Value_01" value="0b01"/>
      <enum description="FLTDIV2" name="Value_10" value="0b10"/>
      <enum description="FLTDIV3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e33962">
      <enum description="BUSCLK" name="Value_00" value="0b00"/>
      <enum description="FLTDIV1" name="Value_01" value="0b01"/>
      <enum description="FLTDIV2" name="Value_10" value="0b10"/>
      <enum description="FLTDIV3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e34032">
      <enum description="BUSCLK" name="Value_00" value="0b00"/>
      <enum description="FLTDIV1" name="Value_01" value="0b01"/>
      <enum description="FLTDIV2" name="Value_10" value="0b10"/>
      <enum description="FLTDIV3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e34102">
      <enum description="BUSCLK" name="Value_00" value="0b00"/>
      <enum description="FLTDIV1" name="Value_01" value="0b01"/>
      <enum description="FLTDIV2" name="Value_10" value="0b10"/>
      <enum description="FLTDIV3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e34172">
      <enum description="BUSCLK" name="Value_00" value="0b00"/>
      <enum description="FLTDIV1" name="Value_01" value="0b01"/>
      <enum description="FLTDIV2" name="Value_10" value="0b10"/>
      <enum description="FLTDIV3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e34243">
      <enum description="BUSCLK" name="Value_00" value="0b00"/>
      <enum description="FLTDIV1" name="Value_01" value="0b01"/>
      <enum description="FLTDIV2" name="Value_10" value="0b10"/>
      <enum description="FLTDIV3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e34313">
      <enum description="BUSCLK" name="Value_00" value="0b00"/>
      <enum description="FLTDIV1" name="Value_01" value="0b01"/>
      <enum description="FLTDIV2" name="Value_10" value="0b10"/>
      <enum description="FLTDIV3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e34383">
      <enum description="BUSCLK" name="Value_00" value="0b00"/>
      <enum description="FLTDIV1" name="Value_01" value="0b01"/>
      <enum description="FLTDIV2" name="Value_10" value="0b10"/>
      <enum description="FLTDIV3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e34453">
      <enum description="No filter." name="Value_00" value="0b00"/>
      <enum description="Selects FLTDIV1, and will switch to FLTDIV3 in Stop mode automatically."
            name="Value_01"
            value="0b01"/>
      <enum description="Selects FLTDIV2, and will switch to FLTDIV3 in Stop mode automatically."
            name="Value_10"
            value="0b10"/>
      <enum description="FLTDIV3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e34523">
      <enum description="No filter." name="Value_00" value="0b00"/>
      <enum description="Selects FLTDIV1, and will switch to FLTDIV3 in Stop mode automatically."
            name="Value_01"
            value="0b01"/>
      <enum description="Selects FLTDIV2, and will switch to FLTDIV3 in Stop mode automatically."
            name="Value_10"
            value="0b10"/>
      <enum description="FLTDIV3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e34593">
      <enum description="No filter" name="Value_00" value="0b00"/>
      <enum description="Selects FLTDIV1, and will switch to FLTDIV3 in Stop mode automatically."
            name="Value_01"
            value="0b01"/>
      <enum description="Selects FLTDIV2, and will switch to FLTDIV3 in Stop mode automatically."
            name="Value_10"
            value="0b10"/>
      <enum description="FLTDIV3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e34664">
      <enum description="No filter." name="Value_00" value="0b00"/>
      <enum description="Selects FLTDIV1, and will switch to FLTDIV3 in Stop mode automatically."
            name="Value_01"
            value="0b01"/>
      <enum description="Selects FLTDIV2, and will switch to FLTDIV3 in Stop mode automatically."
            name="Value_10"
            value="0b10"/>
      <enum description="FLTDIV3" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e34734">
      <enum description="BUSCLK/2" name="Value_00" value="0b00"/>
      <enum description="BUSCLK/4" name="Value_01" value="0b01"/>
      <enum description="BUSCLK/8" name="Value_10" value="0b10"/>
      <enum description="BUSCLK/16" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e34804">
      <enum description="BUSCLK/32" name="Value_000" value="0b000"/>
      <enum description="BUSCLK/64" name="Value_001" value="0b001"/>
      <enum description="BUSCLK/128" name="Value_010" value="0b010"/>
      <enum description="BUSCLK/256" name="Value_011" value="0b011"/>
      <enum description="BUSCLK/512" name="Value_100" value="0b100"/>
      <enum description="BUSCLK/1024" name="Value_101" value="0b101"/>
      <enum description="BUSCLK/2048" name="Value_110" value="0b110"/>
      <enum description="BUSCLK/4096" name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e34923">
      <enum description="LPOCLK" name="Value_000" value="0b000"/>
      <enum description="LPOCLK/2" name="Value_001" value="0b001"/>
      <enum description="LPOCLK/4" name="Value_010" value="0b010"/>
      <enum description="LPOCLK/8" name="Value_011" value="0b011"/>
      <enum description="LPOCLK/16" name="Value_100" value="0b100"/>
      <enum description="LPOCLK/32" name="Value_101" value="0b101"/>
      <enum description="LPOCLK/64" name="Value_110" value="0b110"/>
      <enum description="LPOCLK/128" name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e35070">
      <enum description="Pullup is disabled for port A bit 0." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port A bit 0." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35116">
      <enum description="Pullup is disabled for port A bit 1." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port A bit 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35162">
      <enum description="Pullup is disabled for port A bit 2." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port A bit 2." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35208">
      <enum description="Pullup is disabled for port A bit 3." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port A bit 3." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35254">
      <enum description="Pullup is disabled for port A bit 4." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port A bit 4." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35301">
      <enum description="Pullup is disabled for port A bit 5." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port A bit 5." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35347">
      <enum description="Pullup is disabled for port A bit 6." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port A bit 6." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35393">
      <enum description="Pullup is disabled for port A bit 7." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port A bit 7." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35439">
      <enum description="Pullup is disabled for port B bit 0." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port B bit 0." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35485">
      <enum description="Pullup is disabled for port B bit 1." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port B bit 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35531">
      <enum description="Pullup is disabled for port B bit 2." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port B bit 2." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35578">
      <enum description="Pullup is disabled for port B bit 3." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port B bit 3." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35624">
      <enum description="Pullup is disabled for port B bit 4." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port B bit 4." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35670">
      <enum description="Pullup is disabled for port B bit 5." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port B bit 5." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35716">
      <enum description="Pullup is disabled for port B bit 6." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port B bit 6." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35762">
      <enum description="Pullup is disabled for port B bit 7." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port B bit 7." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35808">
      <enum description="Pullup is disabled for port C bit 0." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port C bit 0." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35855">
      <enum description="Pullup is disabled for port C bit 1." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port C bit 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35901">
      <enum description="Pullup is disabled for port C bit 2." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port C bit 2." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35947">
      <enum description="Pullup is disabled for port C bit 3." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port C bit 3." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e35993">
      <enum description="Pullup is disabled for port C bit 4." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port C bit 4." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36039">
      <enum description="Pullup is disabled for port C bit 5." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port C bit 5." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36085">
      <enum description="Pullup is disabled for port C bit 6." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port C bit 6." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36132">
      <enum description="Pullup is disabled for port C bit 7." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port C bit 7." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36178">
      <enum description="Pullup is disabled for port D bit 0." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port D bit 0." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36224">
      <enum description="Pullup is disabled for port D bit 1." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port D bit 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36270">
      <enum description="Pullup is disabled for port D bit 2." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port D bit 2." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36316">
      <enum description="Pullup is disabled for port D bit 3." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port D bit 3." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36362">
      <enum description="Pullup is disabled for port D bit 4." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port D bit 4." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36409">
      <enum description="Pullup is disabled for port D bit 5." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port D bit 5." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36455">
      <enum description="Pullup is disabled for port D bit 6." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port D bit 6." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36501">
      <enum description="Pullup is disabled for port D bit 7." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port D bit 7." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36575">
      <enum description="Pullup is disabled for port E bit 0." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port E bit 0." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36621">
      <enum description="Pullup is disabled for port E bit 1." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port E bit 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36667">
      <enum description="Pullup is disabled for port E bit 2." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port E bit 2." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36713">
      <enum description="Pullup is disabled for port E bit 3." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port E bit 3." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36759">
      <enum description="Pullup is disabled for port E bit 4." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port E bit 4." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36806">
      <enum description="Pullup is disabled for port E bit 5." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port E bit 5." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36852">
      <enum description="Pullup is disabled for port E bit 6." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port E bit 6." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36898">
      <enum description="Pullup is disabled for port E bit 7." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port E bit 7." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36944">
      <enum description="Pullup is disabled for port F bit 0." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port F bit 0." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e36990">
      <enum description="Pullup is disabled for port F bit 1." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port F bit 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e37036">
      <enum description="Pullup is disabled for port F bit 2." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port F bit 2." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e37083">
      <enum description="Pullup is disabled for port F bit 3." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port F bit 3." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e37129">
      <enum description="Pullup is disabled for port F bit 4." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port F bit 4." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e37175">
      <enum description="Pullup is disabled for port F bit 5." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port F bit 5." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e37221">
      <enum description="Pullup is disabled for port F bit 6." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port F bit 6." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e37267">
      <enum description="Pullup is disabled for port F bit 7." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port F bit 7." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e37313">
      <enum description="Pullup is disabled for port G bit 0." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port G bit 0." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e37360">
      <enum description="Pullup is disabled for port G bit 1." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port G bit 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e37406">
      <enum description="Pullup is disabled for port G bit 2." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port G bit 2." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e37452">
      <enum description="Pullup is disabled for port G bit 3." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port G bit 3." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e37498">
      <enum description="Pullup is disabled for port H bit 0." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port H bit 0." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e37544">
      <enum description="Pullup is disabled for port H bit 1." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port H bit 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e37590">
      <enum description="Pullup is disabled for port H bit 2." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port H bit 2." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e37637">
      <enum description="Pullup is disabled for port H bit 6." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port H bit 6." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e37683">
      <enum description="Pullup is disabled for port H bit 7." name="Value_0" value="0b0"/>
      <enum description="Pullup is enabled for port H bit 7." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e37757">
      <enum description="PTB4 is disabled to offer high current drive capability."
            name="Value_0"
            value="0b0"/>
      <enum description="PTB4 is enabled to offer high current drive capability."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e37803">
      <enum description="PTB5 is disabled to offer high current drive capability."
            name="Value_0"
            value="0b0"/>
      <enum description="PTB5 is enabled to offer high current drive capability."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e37849">
      <enum description="PTD0 is disabled to offer high current drive capability."
            name="Value_0"
            value="0b0"/>
      <enum description="PTD0 is enabled to offer high current drive capability."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e37895">
      <enum description="PTD1 is disabled to offer high current drive capability."
            name="Value_0"
            value="0b0"/>
      <enum description="PTD1 is enable to offer high current drive capability."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e37941">
      <enum description="PTE0 is disabled to offer high current drive capability."
            name="Value_0"
            value="0b0"/>
      <enum description="PTE0 is enable to offer high current drive capability."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e37988">
      <enum description="PTE1 is disabled to offer high current drive capability."
            name="Value_0"
            value="0b0"/>
      <enum description="PTE1 is enabled to offer high current drive capability."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e38034">
      <enum description="PTH0 is disabled to offer high current drive capability."
            name="Value_0"
            value="0b0"/>
      <enum description="PTH0 is enabled to offer high current drive capability."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e38080">
      <enum description="PTH1 is disabled to offer high current drive capability."
            name="Value_0"
            value="0b0"/>
      <enum description="PTH1 is enabled to offer high current drive capability."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e38195">
      <enum description="Watchdog disabled in chip stop mode." name="Value_0" value="0b0"/>
      <enum description="Watchdog enabled in chip stop mode." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e38241">
      <enum description="Watchdog disabled in chip wait mode." name="Value_0" value="0b0"/>
      <enum description="Watchdog enabled in chip wait mode." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e38287">
      <enum description="Watchdog disabled in chip debug mode." name="Value_0" value="0b0"/>
      <enum description="Watchdog enabled in chip debug mode." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e38333">
      <enum description="Watchdog test mode disabled." name="Value_00" value="0b00"/>
      <enum description="Watchdog user mode enabled. (Watchdog test mode disabled.) After testing the watchdog, software should use this setting to indicate that the watchdog is functioning normally in user mode."
            name="Value_01"
            value="0b01"/>
      <enum description="Watchdog test mode enabled, only the low byte is used. WDOG_CNTL is compared with WDOG_TOVALL."
            name="Value_10"
            value="0b10"/>
      <enum description="Watchdog test mode enabled, only the high byte is used. WDOG_CNTH is compared with WDOG_TOVALH."
            name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e38403">
      <enum description="Updates not allowed. After the initial configuration, the watchdog cannot be later modified without forcing a reset."
            name="Value_0"
            value="0b0"/>
      <enum description="Updates allowed. Software can modify the watchdog configuration registers within 128 bus clocks after performing the unlock write sequence."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e38450">
      <enum description="Watchdog interrupts are disabled. Watchdog resets are not delayed."
            name="Value_0"
            value="0b0"/>
      <enum description="Watchdog interrupts are enabled. Watchdog resets are delayed by 128 bus clocks."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e38496">
      <enum description="Watchdog disabled." name="Value_0" value="0b0"/>
      <enum description="Watchdog enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e38570">
      <enum description="Bus clock." name="Value_00" value="0b00"/>
      <enum description="1 kHz internal low-power oscillator (LPOCLK)." name="Value_01"
            value="0b01"/>
      <enum description="32 kHz internal oscillator (ICSIRCLK)." name="Value_10"
            value="0b10"/>
      <enum description="External clock source." name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e38640">
      <enum description="256 prescalar disabled." name="Value_0" value="0b0"/>
      <enum description="256 prescalar enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e38686">
      <enum description="No interrupt occurred." name="Value_0" value="0b0"/>
      <enum description="An interrupt occurred." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e38732">
      <enum description="Window mode disabled." name="Value_0" value="0b0"/>
      <enum description="Window mode enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e39123">
      <enum description="Internal reference clock is disabled in Stop mode." name="Value_0"
            value="0b0"/>
      <enum description="Internal reference clock stays enabled in Stop mode if IRCLKEN is set, or if ICS is in FEI, FBI, or FBILP mode before entering Stop."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39169">
      <enum description="ICSIRCLK is inactive." name="Value_0" value="0b0"/>
      <enum description="ICSIRCLK is active." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e39215">
      <enum description="External reference clock is selected." name="Value_0" value="0b0"/>
      <enum description="Internal reference clock is selected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e39279">
      <enum description="Output of FLL is selected." name="Value_00" value="0b00"/>
      <enum description="Internal reference clock is selected." name="Value_01"
            value="0b01"/>
      <enum description="External reference clock is selected." name="Value_10"
            value="0b10"/>
      <enum description="Reserved, defaults to 00." name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e39377">
      <enum description="FLL is not disabled in bypass mode." name="Value_0" value="0b0"/>
      <enum description="FLL is disabled in bypass modes unless debug is active."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39423">
      <enum description="Encoding 0-Divides the selected clock by 1." name="Value_000"
            value="0b000"/>
      <enum description="Encoding 1-Divides the selected clock by 2 (reset default)."
            name="Value_001"
            value="0b001"/>
      <enum description="Encoding 2-Divides the selected clock by 4." name="Value_010"
            value="0b010"/>
      <enum description="Encoding 3-Divides the selected clock by 8." name="Value_011"
            value="0b011"/>
      <enum description="Encoding 4-Divides the selected clock by 16." name="Value_100"
            value="0b100"/>
      <enum description="Encoding 5-Divides the selected clock by 32." name="Value_101"
            value="0b101"/>
      <enum description="Encoding 6-Divides the selected clock by 64." name="Value_110"
            value="0b110"/>
      <enum description="Encoding 7-Divides the selected clock by 128." name="Value_111"
            value="0b111"/>
   </enumeration>
   <enumeration id="d1e39634">
      <enum description="Clock monitor is disabled." name="Value_0" value="0b0"/>
      <enum description="Generates a reset request on loss of external clock."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39680">
      <enum description="No request on loss of lock." name="Value_0" value="0b0"/>
      <enum description="Generates an interrupt request on loss of lock." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39754">
      <enum description="Output of FLL is selected." name="Value_00" value="0b00"/>
      <enum description="FLL Bypassed, internal reference clock is selected."
            name="Value_01"
            value="0b01"/>
      <enum description="FLL Bypassed, external reference clock is selected."
            name="Value_10"
            value="0b10"/>
   </enumeration>
   <enumeration id="d1e39812">
      <enum description="Source of reference clock is external clock." name="Value_0"
            value="0b0"/>
      <enum description="Source of reference clock is internal clock." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e39858">
      <enum description="FLL is currently unlocked." name="Value_0" value="0b0"/>
      <enum description="FLL is currently locked." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e39904">
      <enum description="FLL has not lost lock since LOLS was last cleared." name="Value_0"
            value="0b0"/>
      <enum description="FLL has lost lock since LOLS was last cleared." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40009">
      <enum description="Oscillator initialization is not complete." name="Value_0"
            value="0b0"/>
      <enum description="Oscillator initialization is completed." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40055">
      <enum description="Low-power mode" name="Value_0" value="0b0"/>
      <enum description="High-gain mode" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e40101">
      <enum description="Low frequency range of 32 kHz." name="Value_0" value="0b0"/>
      <enum description="High frequency range of 4-20 MHz." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e40147">
      <enum description="External clock source from EXTAL pin is selected." name="Value_0"
            value="0b0"/>
      <enum description="Oscillator clock source is selected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e40193">
      <enum description="OSC clock is disabled in Stop mode." name="Value_0" value="0b0"/>
      <enum description="OSC clock stays enabled in Stop mode." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e40240">
      <enum description="OSC module is disabled." name="Value_0" value="0b0"/>
      <enum description="OSC module is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e40418">
      <enum description="mul = 1" name="Value_00" value="0b00"/>
      <enum description="mul = 2" name="Value_01" value="0b01"/>
      <enum description="mul = 4" name="Value_10" value="0b10"/>
   </enumeration>
   <enumeration id="d1e40504">
      <enum description="Normal operation. No interrupt generated when address matching in low power mode."
            name="Value_0"
            value="0b0"/>
      <enum description="Enables the wakeup function in low power mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40568">
      <enum description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)."
            name="Value_0"
            value="0b0"/>
      <enum description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40614">
      <enum description="Receive" name="Value_0" value="0b0"/>
      <enum description="Transmit" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e40660">
      <enum description="Slave mode" name="Value_0" value="0b0"/>
      <enum description="Master mode" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e40707">
      <enum description="Disabled" name="Value_0" value="0b0"/>
      <enum description="Enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e40753">
      <enum description="Disabled" name="Value_0" value="0b0"/>
      <enum description="Enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e40827">
      <enum description="Acknowledge signal was received after the completion of one byte of data transmission on the bus"
            name="Value_0"
            value="0b0"/>
      <enum description="No acknowledge signal detected" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e40873">
      <enum description="No interrupt pending" name="Value_0" value="0b0"/>
      <enum description="Interrupt pending" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e40919">
      <enum description="Slave receive, master writing to slave" name="Value_0" value="0b0"/>
      <enum description="Slave transmit, master reading from slave" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e40965">
      <enum description="Not addressed" name="Value_0" value="0b0"/>
      <enum description="Addressed as a slave" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e41011">
      <enum description="Standard bus operation." name="Value_0" value="0b0"/>
      <enum description="Loss of arbitration." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e41058">
      <enum description="Bus is idle" name="Value_0" value="0b0"/>
      <enum description="Bus is busy" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e41104">
      <enum description="Not addressed" name="Value_0" value="0b0"/>
      <enum description="Addressed as a slave" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e41150">
      <enum description="Transfer in progress" name="Value_0" value="0b0"/>
      <enum description="Transfer complete" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e41289">
      <enum description="Range mode disabled. No address matching occurs for an address within the range of values of the A1 and RA registers."
            name="Value_0"
            value="0b0"/>
      <enum description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e41335">
      <enum description="The slave baud rate follows the master baud rate and clock stretching may occur"
            name="Value_0"
            value="0b0"/>
      <enum description="Slave baud rate is independent of the master baud rate"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e41381">
      <enum description="7-bit address scheme" name="Value_0" value="0b0"/>
      <enum description="10-bit address scheme" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e41427">
      <enum description="Disabled" name="Value_0" value="0b0"/>
      <enum description="Enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e41501">
      <enum description="No filter/bypass" name="Value_0" value="0b0000"/>
   </enumeration>
   <enumeration id="d1e41535">
      <enum description="No start happens on I2C bus" name="Value_0" value="0b0"/>
      <enum description="Start detected on I2C bus" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e41581">
      <enum description="Stop or start detection interrupt is disabled" name="Value_0"
            value="0b0"/>
      <enum description="Stop or start detection interrupt is enabled" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e41627">
      <enum description="No stop happens on I2C bus" name="Value_0" value="0b0"/>
      <enum description="Stop detected on I2C bus" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e41673">
      <enum description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated."
            name="Value_0"
            value="0b0"/>
      <enum description="Stop holdoff is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e41793">
      <enum description="SHTF2 interrupt is disabled" name="Value_0" value="0b0"/>
      <enum description="SHTF2 interrupt is enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e41839">
      <enum description="No SCL high and SDA low timeout occurs" name="Value_0" value="0b0"/>
      <enum description="SCL high and SDA low timeout occurs" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e41885">
      <enum description="No SCL high and SDA high timeout occurs" name="Value_0"
            value="0b0"/>
      <enum description="SCL high and SDA high timeout occurs" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e41931">
      <enum description="No low timeout occurs" name="Value_0" value="0b0"/>
      <enum description="Low timeout occurs" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e41977">
      <enum description="Timeout counter counts at the frequency of the I2C module clock / 64"
            name="Value_0"
            value="0b0"/>
      <enum description="Timeout counter counts at the frequency of the I2C module clock"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42024">
      <enum description="I2C address register 2 matching is disabled" name="Value_0"
            value="0b0"/>
      <enum description="I2C address register 2 matching is enabled" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42070">
      <enum description="SMBus alert response address matching is disabled" name="Value_0"
            value="0b0"/>
      <enum description="SMBus alert response address matching is enabled" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42116">
      <enum description="An ACK or NACK is sent on the following receiving data byte"
            name="Value_0"
            value="0b0"/>
      <enum description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42390">
      <enum description="One stop bit." name="Value_0" value="0b0"/>
      <enum description="Two stop bit." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e42436">
      <enum description="Hardware interrupts from UART_S2[RXEDGIF] disabled (use polling)."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when UART_S2[RXEDGIF] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42482">
      <enum description="Hardware interrupts from UART_S2[LBKDIF] disabled (use polling)."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when UART_S2[LBKDIF] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42602">
      <enum description="Even parity." name="Value_0" value="0b0"/>
      <enum description="Odd parity." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e42648">
      <enum description="No hardware parity generation or checking." name="Value_0"
            value="0b0"/>
      <enum description="Parity enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e42694">
      <enum description="Idle character bit count starts after start bit." name="Value_0"
            value="0b0"/>
      <enum description="Idle character bit count starts after stop bit." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42740">
      <enum description="Idle-line wake-up." name="Value_0" value="0b0"/>
      <enum description="Address-mark wake-up." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e42786">
      <enum description="Normal - start + 8 data bits (lsb first) + stop." name="Value_0"
            value="0b0"/>
      <enum description="Receiver and transmitter use 9-bit data characters start + 8 data bits (lsb first) + 9th data bit + stop."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42833">
      <enum description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the UART does not use the RxD pins."
            name="Value_0"
            value="0b0"/>
      <enum description="Single-wire UART mode where the TxD pin is connected to the transmitter output and receiver input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42879">
      <enum description="UART clocks continue to run in Wait mode so the UART can be the source of an interrupt that wakes up the CPU."
            name="Value_0"
            value="0b0"/>
      <enum description="UART clocks freeze while CPU is in Wait mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42925">
      <enum description="Normal operation - RxD and TxD use separate pins." name="Value_0"
            value="0b0"/>
      <enum description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input. (See RSRC bit.) RxD pin is not used by UART."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e42999">
      <enum description="Normal transmitter operation." name="Value_0" value="0b0"/>
      <enum description="Queue break character(s) to be sent." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e43045">
      <enum description="Normal UART receiver operation." name="Value_0" value="0b0"/>
      <enum description="UART receiver in standby waiting for wake-up condition."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43091">
      <enum description="Receiver off." name="Value_0" value="0b0"/>
      <enum description="Receiver on." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e43137">
      <enum description="Transmitter off." name="Value_0" value="0b0"/>
      <enum description="Transmitter on." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e43183">
      <enum description="Hardware interrupts from S1[IDLE] disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when S1[IDLE] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43230">
      <enum description="Hardware interrupts from S1[RDRF] disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when S1[RDRF] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43276">
      <enum description="Hardware interrupts from TC disabled; use polling." name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when TC flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43322">
      <enum description="Hardware interrupts from TDRE disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when TDRE flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43396">
      <enum description="No parity error." name="Value_0" value="0b0"/>
      <enum description="Parity error." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e43442">
      <enum description="No framing error detected. This does not guarantee the framing is correct."
            name="Value_0"
            value="0b0"/>
      <enum description="Framing error." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e43488">
      <enum description="No noise detected." name="Value_0" value="0b0"/>
      <enum description="Noise detected in the received character in UART_D."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43534">
      <enum description="No overrun." name="Value_0" value="0b0"/>
      <enum description="Receive overrun (new UART data lost)." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e43580">
      <enum description="No idle line detected." name="Value_0" value="0b0"/>
      <enum description="Idle line was detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e43627">
      <enum description="Receive data register empty." name="Value_0" value="0b0"/>
      <enum description="Receive data register full." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e43673">
      <enum description="Transmitter active (sending data, a preamble, or a break)."
            name="Value_0"
            value="0b0"/>
      <enum description="Transmitter idle (transmission activity complete)." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43719">
      <enum description="Transmit data register (buffer) full." name="Value_0" value="0b0"/>
      <enum description="Transmit data register (buffer) empty." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e43794">
      <enum description="UART receiver idle waiting for a start bit." name="Value_0"
            value="0b0"/>
      <enum description="UART receiver active (RxD input not idle)." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43840">
      <enum description="Break detection is disabled." name="Value_0" value="0b0"/>
      <enum description="Break detection is enabled (Break character is detected at length 11 bit times (if C1[M] = 0, BDH[SBNS] = 0) or 12 (if C1[M] = 1, BDH[SBNS] = 0 or C1[M] = 0, BDH[SBNS] = 1) or 13 (if C1[M] = 1, BDH[SBNS] = 1))."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43886">
      <enum description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1)."
            name="Value_0"
            value="0b0"/>
      <enum description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1)."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43932">
      <enum description="During receive standby state (RWU = 1), S1[IDLE] does not get set upon detection of an idle character."
            name="Value_0"
            value="0b0"/>
      <enum description="During receive standby state (RWU = 1), S1[IDLE] gets set upon detection of an idle character."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e43978">
      <enum description="Receive data not inverted." name="Value_0" value="0b0"/>
      <enum description="Receive data inverted." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e44025">
      <enum description="No active edge on the receive pin has occurred." name="Value_0"
            value="0b0"/>
      <enum description="An active edge on the receive pin has occurred." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44071">
      <enum description="No LIN break character has been detected." name="Value_0"
            value="0b0"/>
      <enum description="LIN break character has been detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e44145">
      <enum description="PF interrupts disabled; use polling)." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when PF is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44191">
      <enum description="FE interrupts disabled; use polling)." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when FE is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44237">
      <enum description="NF interrupts disabled; use polling)." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when NF is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44283">
      <enum description="OR interrupts disabled; use polling." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when OR is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44329">
      <enum description="Transmit data not inverted." name="Value_0" value="0b0"/>
      <enum description="Transmit data inverted." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e44376">
      <enum description="TxD pin is an input in single-wire mode." name="Value_0"
            value="0b0"/>
      <enum description="TxD pin is an output in single-wire mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44720">
      <enum description="One stop bit." name="Value_0" value="0b0"/>
      <enum description="Two stop bit." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e44766">
      <enum description="Hardware interrupts from UART_S2[RXEDGIF] disabled (use polling)."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when UART_S2[RXEDGIF] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44812">
      <enum description="Hardware interrupts from UART_S2[LBKDIF] disabled (use polling)."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when UART_S2[LBKDIF] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e44932">
      <enum description="Even parity." name="Value_0" value="0b0"/>
      <enum description="Odd parity." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e44978">
      <enum description="No hardware parity generation or checking." name="Value_0"
            value="0b0"/>
      <enum description="Parity enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e45024">
      <enum description="Idle character bit count starts after start bit." name="Value_0"
            value="0b0"/>
      <enum description="Idle character bit count starts after stop bit." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45070">
      <enum description="Idle-line wake-up." name="Value_0" value="0b0"/>
      <enum description="Address-mark wake-up." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e45116">
      <enum description="Normal - start + 8 data bits (lsb first) + stop." name="Value_0"
            value="0b0"/>
      <enum description="Receiver and transmitter use 9-bit data characters start + 8 data bits (lsb first) + 9th data bit + stop."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45163">
      <enum description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the UART does not use the RxD pins."
            name="Value_0"
            value="0b0"/>
      <enum description="Single-wire UART mode where the TxD pin is connected to the transmitter output and receiver input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45209">
      <enum description="UART clocks continue to run in Wait mode so the UART can be the source of an interrupt that wakes up the CPU."
            name="Value_0"
            value="0b0"/>
      <enum description="UART clocks freeze while CPU is in Wait mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45255">
      <enum description="Normal operation - RxD and TxD use separate pins." name="Value_0"
            value="0b0"/>
      <enum description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input. (See RSRC bit.) RxD pin is not used by UART."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45329">
      <enum description="Normal transmitter operation." name="Value_0" value="0b0"/>
      <enum description="Queue break character(s) to be sent." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e45375">
      <enum description="Normal UART receiver operation." name="Value_0" value="0b0"/>
      <enum description="UART receiver in standby waiting for wake-up condition."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45421">
      <enum description="Receiver off." name="Value_0" value="0b0"/>
      <enum description="Receiver on." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e45467">
      <enum description="Transmitter off." name="Value_0" value="0b0"/>
      <enum description="Transmitter on." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e45513">
      <enum description="Hardware interrupts from S1[IDLE] disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when S1[IDLE] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45560">
      <enum description="Hardware interrupts from S1[RDRF] disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when S1[RDRF] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45606">
      <enum description="Hardware interrupts from TC disabled; use polling." name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when TC flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45652">
      <enum description="Hardware interrupts from TDRE disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when TDRE flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45726">
      <enum description="No parity error." name="Value_0" value="0b0"/>
      <enum description="Parity error." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e45772">
      <enum description="No framing error detected. This does not guarantee the framing is correct."
            name="Value_0"
            value="0b0"/>
      <enum description="Framing error." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e45818">
      <enum description="No noise detected." name="Value_0" value="0b0"/>
      <enum description="Noise detected in the received character in UART_D."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e45864">
      <enum description="No overrun." name="Value_0" value="0b0"/>
      <enum description="Receive overrun (new UART data lost)." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e45910">
      <enum description="No idle line detected." name="Value_0" value="0b0"/>
      <enum description="Idle line was detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e45957">
      <enum description="Receive data register empty." name="Value_0" value="0b0"/>
      <enum description="Receive data register full." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e46003">
      <enum description="Transmitter active (sending data, a preamble, or a break)."
            name="Value_0"
            value="0b0"/>
      <enum description="Transmitter idle (transmission activity complete)." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46049">
      <enum description="Transmit data register (buffer) full." name="Value_0" value="0b0"/>
      <enum description="Transmit data register (buffer) empty." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e46124">
      <enum description="UART receiver idle waiting for a start bit." name="Value_0"
            value="0b0"/>
      <enum description="UART receiver active (RxD input not idle)." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46170">
      <enum description="Break detection is disabled." name="Value_0" value="0b0"/>
      <enum description="Break detection is enabled (Break character is detected at length 11 bit times (if C1[M] = 0, BDH[SBNS] = 0) or 12 (if C1[M] = 1, BDH[SBNS] = 0 or C1[M] = 0, BDH[SBNS] = 1) or 13 (if C1[M] = 1, BDH[SBNS] = 1))."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46216">
      <enum description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1)."
            name="Value_0"
            value="0b0"/>
      <enum description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1)."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46262">
      <enum description="During receive standby state (RWU = 1), S1[IDLE] does not get set upon detection of an idle character."
            name="Value_0"
            value="0b0"/>
      <enum description="During receive standby state (RWU = 1), S1[IDLE] gets set upon detection of an idle character."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46308">
      <enum description="Receive data not inverted." name="Value_0" value="0b0"/>
      <enum description="Receive data inverted." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e46355">
      <enum description="No active edge on the receive pin has occurred." name="Value_0"
            value="0b0"/>
      <enum description="An active edge on the receive pin has occurred." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46401">
      <enum description="No LIN break character has been detected." name="Value_0"
            value="0b0"/>
      <enum description="LIN break character has been detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e46475">
      <enum description="PF interrupts disabled; use polling)." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when PF is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46521">
      <enum description="FE interrupts disabled; use polling)." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when FE is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46567">
      <enum description="NF interrupts disabled; use polling)." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when NF is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46613">
      <enum description="OR interrupts disabled; use polling." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when OR is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e46659">
      <enum description="Transmit data not inverted." name="Value_0" value="0b0"/>
      <enum description="Transmit data inverted." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e46706">
      <enum description="TxD pin is an input in single-wire mode." name="Value_0"
            value="0b0"/>
      <enum description="TxD pin is an output in single-wire mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47051">
      <enum description="One stop bit." name="Value_0" value="0b0"/>
      <enum description="Two stop bit." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e47097">
      <enum description="Hardware interrupts from UART_S2[RXEDGIF] disabled (use polling)."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when UART_S2[RXEDGIF] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47143">
      <enum description="Hardware interrupts from UART_S2[LBKDIF] disabled (use polling)."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when UART_S2[LBKDIF] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47263">
      <enum description="Even parity." name="Value_0" value="0b0"/>
      <enum description="Odd parity." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e47309">
      <enum description="No hardware parity generation or checking." name="Value_0"
            value="0b0"/>
      <enum description="Parity enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e47355">
      <enum description="Idle character bit count starts after start bit." name="Value_0"
            value="0b0"/>
      <enum description="Idle character bit count starts after stop bit." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47401">
      <enum description="Idle-line wake-up." name="Value_0" value="0b0"/>
      <enum description="Address-mark wake-up." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e47447">
      <enum description="Normal - start + 8 data bits (lsb first) + stop." name="Value_0"
            value="0b0"/>
      <enum description="Receiver and transmitter use 9-bit data characters start + 8 data bits (lsb first) + 9th data bit + stop."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47494">
      <enum description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the UART does not use the RxD pins."
            name="Value_0"
            value="0b0"/>
      <enum description="Single-wire UART mode where the TxD pin is connected to the transmitter output and receiver input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47540">
      <enum description="UART clocks continue to run in Wait mode so the UART can be the source of an interrupt that wakes up the CPU."
            name="Value_0"
            value="0b0"/>
      <enum description="UART clocks freeze while CPU is in Wait mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47586">
      <enum description="Normal operation - RxD and TxD use separate pins." name="Value_0"
            value="0b0"/>
      <enum description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input. (See RSRC bit.) RxD pin is not used by UART."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47660">
      <enum description="Normal transmitter operation." name="Value_0" value="0b0"/>
      <enum description="Queue break character(s) to be sent." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e47706">
      <enum description="Normal UART receiver operation." name="Value_0" value="0b0"/>
      <enum description="UART receiver in standby waiting for wake-up condition."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47752">
      <enum description="Receiver off." name="Value_0" value="0b0"/>
      <enum description="Receiver on." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e47798">
      <enum description="Transmitter off." name="Value_0" value="0b0"/>
      <enum description="Transmitter on." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e47844">
      <enum description="Hardware interrupts from S1[IDLE] disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when S1[IDLE] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47891">
      <enum description="Hardware interrupts from S1[RDRF] disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when S1[RDRF] flag is 1."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47937">
      <enum description="Hardware interrupts from TC disabled; use polling." name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when TC flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e47983">
      <enum description="Hardware interrupts from TDRE disabled; use polling."
            name="Value_0"
            value="0b0"/>
      <enum description="Hardware interrupt requested when TDRE flag is 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48057">
      <enum description="No parity error." name="Value_0" value="0b0"/>
      <enum description="Parity error." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e48103">
      <enum description="No framing error detected. This does not guarantee the framing is correct."
            name="Value_0"
            value="0b0"/>
      <enum description="Framing error." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e48149">
      <enum description="No noise detected." name="Value_0" value="0b0"/>
      <enum description="Noise detected in the received character in UART_D."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48195">
      <enum description="No overrun." name="Value_0" value="0b0"/>
      <enum description="Receive overrun (new UART data lost)." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e48241">
      <enum description="No idle line detected." name="Value_0" value="0b0"/>
      <enum description="Idle line was detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e48288">
      <enum description="Receive data register empty." name="Value_0" value="0b0"/>
      <enum description="Receive data register full." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e48334">
      <enum description="Transmitter active (sending data, a preamble, or a break)."
            name="Value_0"
            value="0b0"/>
      <enum description="Transmitter idle (transmission activity complete)." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48380">
      <enum description="Transmit data register (buffer) full." name="Value_0" value="0b0"/>
      <enum description="Transmit data register (buffer) empty." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e48455">
      <enum description="UART receiver idle waiting for a start bit." name="Value_0"
            value="0b0"/>
      <enum description="UART receiver active (RxD input not idle)." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48501">
      <enum description="Break detection is disabled." name="Value_0" value="0b0"/>
      <enum description="Break detection is enabled (Break character is detected at length 11 bit times (if C1[M] = 0, BDH[SBNS] = 0) or 12 (if C1[M] = 1, BDH[SBNS] = 0 or C1[M] = 0, BDH[SBNS] = 1) or 13 (if C1[M] = 1, BDH[SBNS] = 1))."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48547">
      <enum description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1)."
            name="Value_0"
            value="0b0"/>
      <enum description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1)."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48593">
      <enum description="During receive standby state (RWU = 1), S1[IDLE] does not get set upon detection of an idle character."
            name="Value_0"
            value="0b0"/>
      <enum description="During receive standby state (RWU = 1), S1[IDLE] gets set upon detection of an idle character."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48639">
      <enum description="Receive data not inverted." name="Value_0" value="0b0"/>
      <enum description="Receive data inverted." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e48686">
      <enum description="No active edge on the receive pin has occurred." name="Value_0"
            value="0b0"/>
      <enum description="An active edge on the receive pin has occurred." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48732">
      <enum description="No LIN break character has been detected." name="Value_0"
            value="0b0"/>
      <enum description="LIN break character has been detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e48806">
      <enum description="PF interrupts disabled; use polling)." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when PF is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48852">
      <enum description="FE interrupts disabled; use polling)." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when FE is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48898">
      <enum description="NF interrupts disabled; use polling)." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when NF is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48944">
      <enum description="OR interrupts disabled; use polling." name="Value_0" value="0b0"/>
      <enum description="Hardware interrupt requested when OR is set." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e48990">
      <enum description="Transmit data not inverted." name="Value_0" value="0b0"/>
      <enum description="Transmit data inverted." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e49037">
      <enum description="TxD pin is an input in single-wire mode." name="Value_0"
            value="0b0"/>
      <enum description="TxD pin is an output in single-wire mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e49363">
      <enum description="ACMP interrupt on output falling edge." name="Value_00"
            value="0b00"/>
      <enum description="ACMP interrupt on output rising edge." name="Value_01"
            value="0b01"/>
      <enum description="ACMP interrupt on output falling edge." name="Value_10"
            value="0b10"/>
      <enum description="ACMP interrupt on output falling or rising edge." name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e49433">
      <enum description="ACMP output cannot be placed onto external pin." name="Value_0"
            value="0b0"/>
      <enum description="ACMP output can be placed onto external pin." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e49497">
      <enum description="Disable the ACMP Interrupt." name="Value_0" value="0b0"/>
      <enum description="Enable the ACMP Interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e49562">
      <enum description="20 mV." name="Value_0" value="0b0"/>
      <enum description="30 mV." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e49608">
      <enum description="The ACMP is disabled." name="Value_0" value="0b0"/>
      <enum description="The ACMP is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e49682">
      <enum description="External reference 0" name="Value_00" value="0b00"/>
      <enum description="External reference 1" name="Value_01" value="0b01"/>
      <enum description="External reference 2" name="Value_10" value="0b10"/>
      <enum description="DAC output" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e49752">
      <enum description="External reference 0" name="Value_00" value="0b00"/>
      <enum description="External reference 1" name="Value_01" value="0b01"/>
      <enum description="External reference 2" name="Value_10" value="0b10"/>
      <enum description="DAC output" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e49868">
      <enum description="The DAC selects Bandgap as the reference." name="Value_0"
            value="0b0"/>
      <enum description="The DAC selects VDDA as the reference." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e49914">
      <enum description="The DAC is disabled." name="Value_0" value="0b0"/>
      <enum description="The DAC is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e49988">
      <enum description="The corresponding external analog input is not allowed."
            name="Value_0"
            value="0b000"/>
      <enum description="The corresponding external analog input is allowed."
            name="Value_1"
            value="0b001"/>
   </enumeration>
   <enumeration id="d1e50105">
      <enum description="ACMP interrupt on output falling edge." name="Value_00"
            value="0b00"/>
      <enum description="ACMP interrupt on output rising edge." name="Value_01"
            value="0b01"/>
      <enum description="ACMP interrupt on output falling edge." name="Value_10"
            value="0b10"/>
      <enum description="ACMP interrupt on output falling or rising edge." name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e50175">
      <enum description="ACMP output cannot be placed onto external pin." name="Value_0"
            value="0b0"/>
      <enum description="ACMP output can be placed onto external pin." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e50239">
      <enum description="Disable the ACMP Interrupt." name="Value_0" value="0b0"/>
      <enum description="Enable the ACMP Interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e50304">
      <enum description="20 mV." name="Value_0" value="0b0"/>
      <enum description="30 mV." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e50350">
      <enum description="The ACMP is disabled." name="Value_0" value="0b0"/>
      <enum description="The ACMP is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e50424">
      <enum description="External reference 0" name="Value_00" value="0b00"/>
      <enum description="External reference 1" name="Value_01" value="0b01"/>
      <enum description="External reference 2" name="Value_10" value="0b10"/>
      <enum description="DAC output" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e50494">
      <enum description="External reference 0" name="Value_00" value="0b00"/>
      <enum description="External reference 1" name="Value_01" value="0b01"/>
      <enum description="External reference 2" name="Value_10" value="0b10"/>
      <enum description="DAC output" name="Value_11" value="0b11"/>
   </enumeration>
   <enumeration id="d1e50610">
      <enum description="The DAC selects Bandgap as the reference." name="Value_0"
            value="0b0"/>
      <enum description="The DAC selects VDDA as the reference." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e50656">
      <enum description="The DAC is disabled." name="Value_0" value="0b0"/>
      <enum description="The DAC is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e50730">
      <enum description="The corresponding external analog input is not allowed."
            name="Value_0"
            value="0b000"/>
      <enum description="The corresponding external analog input is allowed."
            name="Value_1"
            value="0b001"/>
   </enumeration>
   <enumeration id="d1e50847">
      <enum description="SPI serial data transfers start with the most significant bit."
            name="Value_0"
            value="0b0"/>
      <enum description="SPI serial data transfers start with the least significant bit."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e50893">
      <enum description="When C2[MODFEN] is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When C2[MODFEN] is 1: In master mode, SS pin function is SS input for mode fault. In slave mode, SS pin function is slave select input."
            name="Value_0"
            value="0b0"/>
      <enum description="When C2[MODFEN] is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When C2[MODFEN] is 1: In master mode, SS pin function is automatic SS output. In slave mode: SS pin function is slave select input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e50939">
      <enum description="First edge on SPSCK occurs at the middle of the first cycle of a data transfer."
            name="Value_0"
            value="0b0"/>
      <enum description="First edge on SPSCK occurs at the start of the first cycle of a data transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e50985">
      <enum description="Active-high SPI clock (idles low)" name="Value_0" value="0b0"/>
      <enum description="Active-low SPI clock (idles high)" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e51031">
      <enum description="SPI module configured as a slave SPI device" name="Value_0"
            value="0b0"/>
      <enum description="SPI module configured as a master SPI device" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51078">
      <enum description="Interrupts from SPTEF inhibited (use polling)" name="Value_0"
            value="0b0"/>
      <enum description="When SPTEF is 1, hardware interrupt requested" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51124">
      <enum description="SPI system inactive" name="Value_0" value="0b0"/>
      <enum description="SPI system enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e51170">
      <enum description="Interrupts from SPRF and MODF are inhibited-use polling"
            name="Value_0"
            value="0b0"/>
      <enum description="Request a hardware interrupt when SPRF or MODF is 1"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51244">
      <enum description="SPI uses separate pins for data input and data output (pin mode is normal). In master mode of operation: MISO is master in and MOSI is master out. In slave mode of operation: MISO is slave out and MOSI is slave in."
            name="Value_0"
            value="0b0"/>
      <enum description="SPI configured for single-wire bidirectional operation (pin mode is bidirectional). In master mode of operation: MISO is not used by SPI; MOSI is master in when BIDIROE is 0 or master I/O when BIDIROE is 1. In slave mode of operation: MISO is slave in when BIDIROE is 0 or slave I/O when BIDIROE is 1; MOSI is not used by SPI."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51290">
      <enum description="SPI clocks continue to operate in Wait mode." name="Value_0"
            value="0b0"/>
      <enum description="SPI clocks stop when the MCU enters Wait mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51336">
      <enum description="Output driver disabled so SPI data I/O pin acts as an input"
            name="Value_0"
            value="0b0"/>
      <enum description="SPI I/O pin enabled as an output" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e51382">
      <enum description="Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI"
            name="Value_0"
            value="0b0"/>
      <enum description="Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51428">
      <enum description="Interrupts from SPMF inhibited (use polling)" name="Value_0"
            value="0b0"/>
      <enum description="When SPMF is 1, requests a hardware interrupt" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51502">
      <enum description="Baud rate divisor is 2." name="Value_0000" value="0b0000"/>
      <enum description="Baud rate divisor is 4." name="Value_0001" value="0b0001"/>
      <enum description="Baud rate divisor is 8." name="Value_0010" value="0b0010"/>
      <enum description="Baud rate divisor is 16." name="Value_0011" value="0b0011"/>
      <enum description="Baud rate divisor is 32." name="Value_0100" value="0b0100"/>
      <enum description="Baud rate divisor is 64." name="Value_0101" value="0b0101"/>
      <enum description="Baud rate divisor is 128." name="Value_0110" value="0b0110"/>
      <enum description="Baud rate divisor is 256." name="Value_0111" value="0b0111"/>
      <enum description="Baud rate divisor is 512." name="Value_1000" value="0b1000"/>
   </enumeration>
   <enumeration id="d1e51633">
      <enum description="Baud rate prescaler divisor is 1." name="Value_000" value="0b000"/>
      <enum description="Baud rate prescaler divisor is 2." name="Value_001" value="0b001"/>
      <enum description="Baud rate prescaler divisor is 3." name="Value_010" value="0b010"/>
      <enum description="Baud rate prescaler divisor is 4." name="Value_011" value="0b011"/>
      <enum description="Baud rate prescaler divisor is 5." name="Value_100" value="0b100"/>
      <enum description="Baud rate prescaler divisor is 6." name="Value_101" value="0b101"/>
      <enum description="Baud rate prescaler divisor is 7." name="Value_110" value="0b110"/>
      <enum description="Baud rate prescaler divisor is 8." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e51780">
      <enum description="No mode fault error" name="Value_0" value="0b0"/>
      <enum description="Mode fault error detected" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e51826">
      <enum description="SPI transmit buffer not empty" name="Value_0" value="0b0"/>
      <enum description="SPI transmit buffer empty" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e51872">
      <enum description="Value in the receive data buffer does not match the value in the M register"
            name="Value_0"
            value="0b0"/>
      <enum description="Value in the receive data buffer matches the value in the M register"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e51918">
      <enum description="No data available in the receive data buffer" name="Value_0"
            value="0b0"/>
      <enum description="Data available in the receive data buffer" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52128">
      <enum description="SPI serial data transfers start with the most significant bit."
            name="Value_0"
            value="0b0"/>
      <enum description="SPI serial data transfers start with the least significant bit."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52174">
      <enum description="When C2[MODFEN] is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When C2[MODFEN] is 1: In master mode, SS pin function is SS input for mode fault. In slave mode, SS pin function is slave select input."
            name="Value_0"
            value="0b0"/>
      <enum description="When C2[MODFEN] is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When C2[MODFEN] is 1: In master mode, SS pin function is automatic SS output. In slave mode: SS pin function is slave select input."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52220">
      <enum description="First edge on SPSCK occurs at the middle of the first cycle of a data transfer."
            name="Value_0"
            value="0b0"/>
      <enum description="First edge on SPSCK occurs at the start of the first cycle of a data transfer."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52266">
      <enum description="Active-high SPI clock (idles low)" name="Value_0" value="0b0"/>
      <enum description="Active-low SPI clock (idles high)" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e52312">
      <enum description="SPI module configured as a slave SPI device" name="Value_0"
            value="0b0"/>
      <enum description="SPI module configured as a master SPI device" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52359">
      <enum description="Interrupts from SPTEF inhibited (use polling)" name="Value_0"
            value="0b0"/>
      <enum description="When SPTEF is 1, hardware interrupt requested" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52405">
      <enum description="SPI system inactive" name="Value_0" value="0b0"/>
      <enum description="SPI system enabled" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e52451">
      <enum description="Interrupts from SPRF and MODF are inhibited-use polling"
            name="Value_0"
            value="0b0"/>
      <enum description="Request a hardware interrupt when SPRF or MODF is 1"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52525">
      <enum description="SPI uses separate pins for data input and data output (pin mode is normal). In master mode of operation: MISO is master in and MOSI is master out. In slave mode of operation: MISO is slave out and MOSI is slave in."
            name="Value_0"
            value="0b0"/>
      <enum description="SPI configured for single-wire bidirectional operation (pin mode is bidirectional). In master mode of operation: MISO is not used by SPI; MOSI is master in when BIDIROE is 0 or master I/O when BIDIROE is 1. In slave mode of operation: MISO is slave in when BIDIROE is 0 or slave I/O when BIDIROE is 1; MOSI is not used by SPI."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52571">
      <enum description="SPI clocks continue to operate in Wait mode." name="Value_0"
            value="0b0"/>
      <enum description="SPI clocks stop when the MCU enters Wait mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52617">
      <enum description="Output driver disabled so SPI data I/O pin acts as an input"
            name="Value_0"
            value="0b0"/>
      <enum description="SPI I/O pin enabled as an output" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e52663">
      <enum description="Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI"
            name="Value_0"
            value="0b0"/>
      <enum description="Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52709">
      <enum description="Interrupts from SPMF inhibited (use polling)" name="Value_0"
            value="0b0"/>
      <enum description="When SPMF is 1, requests a hardware interrupt" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e52783">
      <enum description="Baud rate divisor is 2." name="Value_0000" value="0b0000"/>
      <enum description="Baud rate divisor is 4." name="Value_0001" value="0b0001"/>
      <enum description="Baud rate divisor is 8." name="Value_0010" value="0b0010"/>
      <enum description="Baud rate divisor is 16." name="Value_0011" value="0b0011"/>
      <enum description="Baud rate divisor is 32." name="Value_0100" value="0b0100"/>
      <enum description="Baud rate divisor is 64." name="Value_0101" value="0b0101"/>
      <enum description="Baud rate divisor is 128." name="Value_0110" value="0b0110"/>
      <enum description="Baud rate divisor is 256." name="Value_0111" value="0b0111"/>
      <enum description="Baud rate divisor is 512." name="Value_1000" value="0b1000"/>
   </enumeration>
   <enumeration id="d1e52914">
      <enum description="Baud rate prescaler divisor is 1." name="Value_000" value="0b000"/>
      <enum description="Baud rate prescaler divisor is 2." name="Value_001" value="0b001"/>
      <enum description="Baud rate prescaler divisor is 3." name="Value_010" value="0b010"/>
      <enum description="Baud rate prescaler divisor is 4." name="Value_011" value="0b011"/>
      <enum description="Baud rate prescaler divisor is 5." name="Value_100" value="0b100"/>
      <enum description="Baud rate prescaler divisor is 6." name="Value_101" value="0b101"/>
      <enum description="Baud rate prescaler divisor is 7." name="Value_110" value="0b110"/>
      <enum description="Baud rate prescaler divisor is 8." name="Value_111" value="0b111"/>
   </enumeration>
   <enumeration id="d1e53061">
      <enum description="No mode fault error" name="Value_0" value="0b0"/>
      <enum description="Mode fault error detected" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e53107">
      <enum description="SPI transmit buffer not empty" name="Value_0" value="0b0"/>
      <enum description="SPI transmit buffer empty" name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e53153">
      <enum description="Value in the receive data buffer does not match the value in the M register"
            name="Value_0"
            value="0b0"/>
      <enum description="Value in the receive data buffer matches the value in the M register"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e53199">
      <enum description="No data available in the receive data buffer" name="Value_0"
            value="0b0"/>
      <enum description="Data available in the receive data buffer" name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e53409">
      <enum description="Keyboard detects edges only." name="Value_0" value="0b0"/>
      <enum description="Keyboard detects both edges and levels." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e53455">
      <enum description="KBI interrupt not enabled." name="Value_0" value="0b0"/>
      <enum description="KBI interrupt enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e53519">
      <enum description="KBI interrupt request not detected." name="Value_0" value="0b0"/>
      <enum description="KBI interrupt request detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e53593">
      <enum description="Pin is not enabled as KBI interrupt." name="Value_0" value="0b0"/>
      <enum description="Pin is enabled as KBI interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e53667">
      <enum description="Falling edge/low level." name="Value_0" value="0b0"/>
      <enum description="Rising edge/high level." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e53785">
      <enum description="Keyboard detects edges only." name="Value_0" value="0b0"/>
      <enum description="Keyboard detects both edges and levels." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e53831">
      <enum description="KBI interrupt not enabled." name="Value_0" value="0b0"/>
      <enum description="KBI interrupt enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e53895">
      <enum description="KBI interrupt request not detected." name="Value_0" value="0b0"/>
      <enum description="KBI interrupt request detected." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e53969">
      <enum description="Pin is not enabled as KBI interrupt." name="Value_0" value="0b0"/>
      <enum description="Pin is enabled as KBI interrupt." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e54043">
      <enum description="Falling edge/low level." name="Value_0" value="0b0"/>
      <enum description="Rising edge/high level." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e54157">
      <enum description="Bandgap buffer is disabled." name="Value_0" value="0b0"/>
      <enum description="Bandgap buffer is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e54203">
      <enum description="LVD logic is disabled." name="Value_0" value="0b0"/>
      <enum description="LVD logic is enabled." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e54249">
      <enum description="Low-voltage detect is disabled during Stop mode." name="Value_0"
            value="0b0"/>
      <enum description="Low-voltage detect is enabled during Stop mode." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54295">
      <enum description="LVD events do not generate hardware resets." name="Value_0"
            value="0b0"/>
      <enum description="Forces an MCU reset when an enabled low-voltage detect event occurs."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54341">
      <enum description="Hardware interrupt is disabled (use polling)." name="Value_0"
            value="0b0"/>
      <enum description="Requests a hardware interrupt when LVWF = 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54406">
      <enum description="Low-voltage warning is not present." name="Value_0" value="0b0"/>
      <enum description="Low-voltage warning is present or was present." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54480">
      <enum description="Low trip point is selected (VLVW = VLVW1)." name="Value_00"
            value="0b00"/>
      <enum description="Middle 1 trip point is selected (VLVW = VLVW2)." name="Value_01"
            value="0b01"/>
      <enum description="Middle 2 trip point is selected (VLVW = VLVW3)." name="Value_10"
            value="0b10"/>
      <enum description="High trip point is selected (VLVW = VLVW4)." name="Value_11"
            value="0b11"/>
   </enumeration>
   <enumeration id="d1e54550">
      <enum description="Low trip point is selected (VLVD = VLVDL)." name="Value_0"
            value="0b0"/>
      <enum description="High trip point is selected (VLVD = VLVDH)." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54667">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54713">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54759">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54805">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54851">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54898">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54944">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e54990">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55036">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55082">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55128">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55175">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55221">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55267">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55313">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55359">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55405">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55452">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55498">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55544">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55590">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55636">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55682">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55729">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55775">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55821">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55867">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55913">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e55959">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56006">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56052">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56098">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56172">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56218">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56264">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56310">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56356">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56403">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56449">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56495">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56541">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56587">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56633">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56680">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56726">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56772">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56818">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56864">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56910">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e56957">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57003">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57049">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57095">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57141">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57187">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57234">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57280">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57326">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57372">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57418">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57464">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57511">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57557">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57603">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57677">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57723">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57769">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57815">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57861">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57908">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e57954">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58000">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58046">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58092">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58138">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58185">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58231">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58277">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58323">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58369">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58415">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58462">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58508">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58554">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58600">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58646">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58692">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58739">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58785">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58831">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58877">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58923">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e58969">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59016">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59062">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59108">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59182">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59228">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59274">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59320">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59366">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59413">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59459">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59505">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59551">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59597">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59643">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59690">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59736">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59782">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59828">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59874">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59920">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e59967">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60013">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60059">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60105">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60151">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60197">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60244">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60290">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60336">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60382">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60428">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60474">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60521">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60567">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60613">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e60687">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e60733">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e60779">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e60825">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e60871">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e60918">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e60964">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61010">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61056">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61102">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61148">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61195">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61241">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61287">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61333">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61379">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61425">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61472">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61518">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61564">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61610">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61656">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61702">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61749">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61795">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61841">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61887">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61933">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e61979">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e62026">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e62072">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e62118">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e62193">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62239">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62285">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62331">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62377">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62424">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62470">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62516">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62562">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62608">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62654">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62701">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62747">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62793">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62839">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62885">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62931">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e62978">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63024">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63070">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63116">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63162">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63208">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63255">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63301">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63347">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63393">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63439">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63485">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63532">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63578">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63624">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63698">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63744">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63790">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63836">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63882">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63929">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e63975">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64021">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64067">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64113">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64159">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64206">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64252">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64298">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64344">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64390">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64436">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64483">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64529">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64575">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64621">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64667">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64713">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64760">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64806">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64852">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64898">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64944">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e64990">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65037">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65083">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65129">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65237">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65283">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65329">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65375">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65421">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65468">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65514">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65560">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65606">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65652">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65698">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65745">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65791">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65837">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65883">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65929">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e65975">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66022">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66068">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66114">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66160">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66206">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66252">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66299">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66345">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66391">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66437">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66483">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66529">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66576">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66622">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66668">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66742">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66788">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66834">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66880">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66926">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e66973">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67019">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67065">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67111">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67157">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67203">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67250">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67296">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67342">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67388">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67434">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67480">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67527">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67573">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67619">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67665">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67711">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67757">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67804">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67850">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67896">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67942">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e67988">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68034">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68081">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68127">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68173">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68247">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68293">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68339">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68385">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68431">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68478">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68524">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68570">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68616">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68662">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68708">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68755">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68801">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68847">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68893">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68939">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e68985">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69032">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69078">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69124">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69170">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69216">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69262">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69309">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69355">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69401">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69447">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69493">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69539">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69586">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69632">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69678">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69752">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69798">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69844">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69890">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69936">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e69983">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70029">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70075">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70121">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70167">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70213">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70260">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70306">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70352">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70398">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70444">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70490">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70537">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70583">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70629">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70675">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70721">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70767">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70814">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70860">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70906">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70952">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e70998">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e71044">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e71091">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e71137">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e71183">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e71257">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e71303">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e71349">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e71395">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e71441">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e71488">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e71534">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e71580">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e71626">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e71672">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e71718">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e71765">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e71811">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e71857">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e71903">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e71949">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e71995">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e72042">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e72088">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e72134">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e72180">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e72226">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e72272">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e72319">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e72365">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e72411">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e72457">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e72503">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e72549">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e72596">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e72642">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e72688">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e72763">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e72809">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e72855">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e72901">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e72947">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e72994">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73040">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73086">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73132">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73178">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73224">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73271">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73317">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73363">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73409">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73455">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73501">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73548">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73594">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73640">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73686">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73732">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73778">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73825">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73871">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73917">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e73963">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74009">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74055">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74102">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74148">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74194">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in GPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74268">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74314">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74360">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74406">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74452">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74499">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74545">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74591">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74637">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74683">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74729">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74776">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74822">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74868">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74914">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e74960">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75006">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75053">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75099">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75145">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75191">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75237">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75283">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75330">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75376">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75422">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75468">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75514">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75560">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75607">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75653">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e75699">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input.Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76083">
      <enum description="A bus slave connection to AXBS input port n is absent."
            name="Value_0"
            value="0b0"/>
      <enum description="A bus slave connection to AXBS input port n is present."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76157">
      <enum description="A bus master connection to AXBS input port n is absent"
            name="Value_0"
            value="0b0"/>
      <enum description="A bus master connection to AXBS input port n is present"
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76249">
      <enum description="Enable flash controller data caching" name="Value_0" value="0b0"/>
      <enum description="Disable flash controller data caching." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e76295">
      <enum description="Enable flash controller instruction caching." name="Value_0"
            value="0b0"/>
      <enum description="Disable flash controller instruction caching." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76341">
      <enum description="Enable flash controller cache." name="Value_0" value="0b0"/>
      <enum description="Disable flash controller cache." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e76387">
      <enum description="Disable flash data speculation." name="Value_0" value="0b0"/>
      <enum description="Enable flash data speculation." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e76434">
      <enum description="Enable flash controller speculation." name="Value_0" value="0b0"/>
      <enum description="Disable flash controller speculation." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e76480">
      <enum description="Disable stalling flash controller when flash is busy."
            name="Value_0"
            value="0b0"/>
      <enum description="Enable stalling flash controller when flash is busy."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76589">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76663">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76737">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76811">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e76885">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e76960">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in FPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77034">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input. Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77142">
      <enum description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_0"
            value="0b0"/>
      <enum description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77216">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to logic 1." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77290">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is cleared to logic 0." name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77364">
      <enum description="Corresponding bit in PDORn does not change." name="Value_0"
            value="0b0"/>
      <enum description="Corresponding bit in PDORn is set to the inverse of its existing logic state."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77438">
      <enum description="Pin logic level is logic 0, or is not configured for use by digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin logic level is logic 1." name="Value_1" value="0b1"/>
   </enumeration>
   <enumeration id="d1e77513">
      <enum description="Pin is configured as general-purpose input, for the GPIO function. The pin will be high-Z if the port input is disabled in FPIOx_PIDR register."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is configured as general-purpose output, for the GPIO function."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <enumeration id="d1e77587">
      <enum description="Pin is configured for General Purpose Input, provided the pin is configured for any digital function."
            name="Value_0"
            value="0b0"/>
      <enum description="Pin is not configured as General Purpose Input. Corresponding Port Data Input Register bit will read zero."
            name="Value_1"
            value="0b1"/>
   </enumeration>
   <peripheral defRegSize="4" description="Flash Memory" id="FTMRH" size="0x10">
      <register description="Flash Clock Divider Register" format="hex0x"
                id="FTMRH@FTMRH-FCLKDIV"
                offset="0x0"
                size="1">
         <field description="Clock Divider Bits" format="hex0x" id="FTMRH@FTMRH-FCLKDIV@FDIV"
                offset="[5:0]"/>
         <field description="Clock Divider Locked" format="enum" enum="d1e161"
                id="FTMRH@FTMRH-FCLKDIV@FDIVLCK"
                offset="[6]"/>
         <field description="Clock Divider Loaded" format="enum" enum="d1e207"
                id="FTMRH@FTMRH-FCLKDIV@FDIVLD"
                offset="[7]"/>
      </register>
      <register description="Flash Security Register" format="hex0x" id="FTMRH@FTMRH-FSEC"
                offset="0x1"
                readOnly="true"
                size="1">
         <field description="Flash Security Bits" format="enum" enum="d1e281"
                id="FTMRH@FTMRH-FSEC@SEC"
                offset="[1:0]"/>
         <field description="Backdoor Key Security Enable Bits" format="enum" enum="d1e351"
                id="FTMRH@FTMRH-FSEC@KEYEN"
                offset="[7:6]"/>
      </register>
      <register description="Flash CCOB Index Register" format="hex0x" id="FTMRH@FTMRH-FCCOBIX"
                offset="0x2"
                size="1">
         <field description="Common Command Register Index" format="hex0x"
                id="FTMRH@FTMRH-FCCOBIX@CCOBIX"
                offset="[2:0]"/>
      </register>
      <register description="Flash Configuration Register" format="hex0x"
                id="FTMRH@FTMRH-FCNFG"
                offset="0x4"
                size="1">
         <field description="Force Single Bit Fault Detect" format="enum" enum="d1e495"
                id="FTMRH@FTMRH-FCNFG@FSFD"
                offset="[0]"/>
         <field description="Force Double Bit Fault Detect" format="enum" enum="d1e541"
                id="FTMRH@FTMRH-FCNFG@FDFD"
                offset="[1]"/>
         <field description="Ignore Single Bit Fault" format="enum" enum="d1e587"
                id="FTMRH@FTMRH-FCNFG@IGNSF"
                offset="[4]"/>
         <field description="Command Complete Interrupt Enable" format="enum" enum="d1e633"
                id="FTMRH@FTMRH-FCNFG@CCIE"
                offset="[7]"/>
      </register>
      <register description="Flash Error Configuration Register" format="hex0x"
                id="FTMRH@FTMRH-FERCNFG"
                offset="0x5"
                size="1">
         <field description="Single Bit Fault Detect Interrupt Enable" format="enum"
                enum="d1e707"
                id="FTMRH@FTMRH-FERCNFG@SFDIE"
                offset="[0]"/>
         <field description="Double Bit Fault Detect Interrupt Enable" format="enum"
                enum="d1e753"
                id="FTMRH@FTMRH-FERCNFG@DFDIE"
                offset="[1]"/>
      </register>
      <register description="Flash Status Register" format="hex0x" id="FTMRH@FTMRH-FSTAT"
                offset="0x6"
                size="1">
         <field description="Memory Controller Command Completion Status Flag" format="hex0x"
                id="FTMRH@FTMRH-FSTAT@MGSTAT"
                offset="[1:0]"/>
         <field description="Memory Controller Busy Flag" format="enum" enum="d1e846"
                id="FTMRH@FTMRH-FSTAT@MGBUSY"
                offset="[3]"/>
         <field description="Flash Protection Violation Flag" format="enum" enum="d1e892"
                id="FTMRH@FTMRH-FSTAT@FPVIOL"
                offset="[4]"/>
         <field description="Flash Access Error Flag" format="enum" enum="d1e938"
                id="FTMRH@FTMRH-FSTAT@ACCERR"
                offset="[5]"/>
         <field description="Command Complete Interrupt Flag" format="enum" enum="d1e984"
                id="FTMRH@FTMRH-FSTAT@CCIF"
                offset="[7]"/>
      </register>
      <register description="Flash Error Status Register" format="hex0x"
                id="FTMRH@FTMRH-FERSTAT"
                offset="0x7"
                size="1">
         <field description="Single Bit Fault Detect Interrupt Flag" format="enum"
                enum="d1e1058"
                id="FTMRH@FTMRH-FERSTAT@SFDIF"
                offset="[0]"/>
         <field description="Double Bit Fault Detect Interrupt Flag" format="enum"
                enum="d1e1104"
                id="FTMRH@FTMRH-FERSTAT@DFDIF"
                offset="[1]"/>
      </register>
      <register description="Flash Protection Register" format="hex0x" id="FTMRH@FTMRH-FPROT"
                offset="0x8"
                size="1">
         <field description="Flash Protection Lower Address Size" format="hex0x"
                id="FTMRH@FTMRH-FPROT@FPLS"
                offset="[1:0]"/>
         <field description="Flash Protection Lower Address Range Disable" format="enum"
                enum="d1e1196"
                id="FTMRH@FTMRH-FPROT@FPLDIS"
                offset="[2]"/>
         <field description="Flash Protection Higher Address Size" format="hex0x"
                id="FTMRH@FTMRH-FPROT@FPHS"
                offset="[4:3]"/>
         <field description="Flash Protection Higher Address Range Disable" format="enum"
                enum="d1e1260"
                id="FTMRH@FTMRH-FPROT@FPHDIS"
                offset="[5]"/>
         <field description="Reserved Nonvolatile Bit" format="hex0x"
                id="FTMRH@FTMRH-FPROT@RNV6"
                offset="[6]"/>
         <field description="Flash Protection Operation Enable" format="enum" enum="d1e1325"
                id="FTMRH@FTMRH-FPROT@FPOPEN"
                offset="[7]"/>
      </register>
      <register description="EEPROM Protection Register" format="hex0x" id="FTMRH@FTMRH-EEPROT"
                offset="0x9"
                size="1">
         <field description="EEPROM Protection Size" format="hex0x" id="FTMRH@FTMRH-EEPROT@DPS"
                offset="[2:0]"/>
         <field description="EEPROM Protection Control" format="enum" enum="d1e1417"
                id="FTMRH@FTMRH-EEPROT@DPOPEN"
                offset="[7]"/>
      </register>
      <register description="Flash Common Command Object Register:High" format="hex0x"
                id="FTMRH@FTMRH-FCCOBHI"
                offset="0xa"
                size="1">
         <field description="Common Command Object Bit 15:8" format="hex0x"
                id="FTMRH@FTMRH-FCCOBHI@CCOB"
                offset="[7:0]"/>
      </register>
      <register description="Flash Common Command Object Register: Low" format="hex0x"
                id="FTMRH@FTMRH-FCCOBLO"
                offset="0xb"
                size="1">
         <field description="Common Command Object Bit 7:0" format="hex0x"
                id="FTMRH@FTMRH-FCCOBLO@CCOB"
                offset="[7:0]"/>
      </register>
      <register description="Flash Option Register" format="hex0x" id="FTMRH@FTMRH-FOPT"
                offset="0xc"
                readOnly="true"
                size="1">
         <field description="Nonvolatile Bits" format="hex0x" id="FTMRH@FTMRH-FOPT@NV"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Interrupt" id="IRQ" size="0x4">
      <register description="Interrupt Pin Request Status and Control Register" format="hex0x"
                id="IRQ@IRQ-SC"
                offset="0x0"
                size="1">
         <field description="IRQ Detection Mode" format="enum" enum="d1e1661"
                id="IRQ@IRQ-SC@IRQMOD"
                offset="[0]"/>
         <field description="IRQ Interrupt Enable" format="enum" enum="d1e1707"
                id="IRQ@IRQ-SC@IRQIE"
                offset="[1]"/>
         <field description="IRQ Acknowledge" format="hex0x" id="IRQ@IRQ-SC@IRQACK"
                offset="[2]"/>
         <field description="IRQ Flag" format="enum" enum="d1e1771" id="IRQ@IRQ-SC@IRQF"
                offset="[3]"/>
         <field description="IRQ Pin Enable" format="enum" enum="d1e1817" id="IRQ@IRQ-SC@IRQPE"
                offset="[4]"/>
         <field description="Interrupt Request (IRQ) Edge Select" format="enum" enum="d1e1864"
                id="IRQ@IRQ-SC@IRQEDG"
                offset="[5]"/>
         <field description="Interrupt Request (IRQ) Pull Device Disable" format="enum"
                enum="d1e1910"
                id="IRQ@IRQ-SC@IRQPDD"
                offset="[6]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Cyclic Redundancy Check" id="CRC" size="0xf">
      <register description="CRC Data register" format="hex0x" id="CRC@CRC-DATA" offset="0x0"
                size="4">
         <field description="CRC Low Lower Byte" format="hex0x" id="CRC@CRC-DATA@LL"
                offset="[7:0]"/>
         <field description="CRC Low Upper Byte" format="hex0x" id="CRC@CRC-DATA@LU"
                offset="[15:8]"/>
         <field description="CRC High Lower Byte" format="hex0x" id="CRC@CRC-DATA@HL"
                offset="[23:16]"/>
         <field description="CRC High Upper Byte" format="hex0x" id="CRC@CRC-DATA@HU"
                offset="[31:24]"/>
      </register>
      <register description="CRC_DATAL register." format="hex0x" id="CRC@CRC-DATAL"
                offset="0x0"
                size="2">
         <field description="DATAL stores the lower 16 bits of the 16/32 bit CRC"
                format="hex0x"
                id="CRC@CRC-DATAL@DATAL"
                offset="[15:0]"/>
      </register>
      <register description="CRC_DATALL register." format="hex0x" id="CRC@CRC-DATALL"
                offset="0x0"
                size="1">
         <field description="CRCLL stores the first 8 bits of the 32 bit DATA" format="hex0x"
                id="CRC@CRC-DATALL@DATALL"
                offset="[7:0]"/>
      </register>
      <register description="CRC_DATALU register." format="hex0x" id="CRC@CRC-DATALU"
                offset="0x1"
                size="1">
         <field description="DATALL stores the second 8 bits of the 32 bit CRC" format="hex0x"
                id="CRC@CRC-DATALU@DATALU"
                offset="[7:0]"/>
      </register>
      <register description="CRC_DATAH register." format="hex0x" id="CRC@CRC-DATAH"
                offset="0x2"
                size="2">
         <field description="DATAH stores the high 16 bits of the 16/32 bit CRC" format="hex0x"
                id="CRC@CRC-DATAH@DATAH"
                offset="[15:0]"/>
      </register>
      <register description="CRC_DATAHL register." format="hex0x" id="CRC@CRC-DATAHL"
                offset="0x2"
                size="1">
         <field description="DATAHL stores the third 8 bits of the 32 bit CRC" format="hex0x"
                id="CRC@CRC-DATAHL@DATAHL"
                offset="[7:0]"/>
      </register>
      <register description="CRC_DATAHU register." format="hex0x" id="CRC@CRC-DATAHU"
                offset="0x3"
                size="1">
         <field description="DATAHU stores the fourth 8 bits of the 32 bit CRC" format="hex0x"
                id="CRC@CRC-DATAHU@DATAHU"
                offset="[7:0]"/>
      </register>
      <register description="CRC Polynomial register" format="hex0x" id="CRC@CRC-GPOLY"
                offset="0x4"
                size="4">
         <field description="Low Polynominal Half-word" format="hex0x" id="CRC@CRC-GPOLY@LOW"
                offset="[15:0]"/>
         <field description="High Polynominal Half-word" format="hex0x" id="CRC@CRC-GPOLY@HIGH"
                offset="[31:16]"/>
      </register>
      <register description="CRC_GPOLYL register." format="hex0x" id="CRC@CRC-GPOLYL"
                offset="0x4"
                size="2">
         <field description="POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value"
                format="hex0x"
                id="CRC@CRC-GPOLYL@GPOLYL"
                offset="[15:0]"/>
      </register>
      <register description="CRC_GPOLYLL register." format="hex0x" id="CRC@CRC-GPOLYLL"
                offset="0x4"
                size="1">
         <field description="POLYLL stores the first 8 bits of the 32 bit CRC" format="hex0x"
                id="CRC@CRC-GPOLYLL@GPOLYLL"
                offset="[7:0]"/>
      </register>
      <register description="CRC_GPOLYLU register." format="hex0x" id="CRC@CRC-GPOLYLU"
                offset="0x5"
                size="1">
         <field description="POLYLL stores the second 8 bits of the 32 bit CRC" format="hex0x"
                id="CRC@CRC-GPOLYLU@GPOLYLU"
                offset="[7:0]"/>
      </register>
      <register description="CRC_GPOLYH register." format="hex0x" id="CRC@CRC-GPOLYH"
                offset="0x6"
                size="2">
         <field description="POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value"
                format="hex0x"
                id="CRC@CRC-GPOLYH@GPOLYH"
                offset="[15:0]"/>
      </register>
      <register description="CRC_GPOLYHL register." format="hex0x" id="CRC@CRC-GPOLYHL"
                offset="0x6"
                size="1">
         <field description="POLYHL stores the third 8 bits of the 32 bit CRC" format="hex0x"
                id="CRC@CRC-GPOLYHL@GPOLYHL"
                offset="[7:0]"/>
      </register>
      <register description="CRC_GPOLYHU register." format="hex0x" id="CRC@CRC-GPOLYHU"
                offset="0x7"
                size="1">
         <field description="POLYHU stores the fourth 8 bits of the 32 bit CRC" format="hex0x"
                id="CRC@CRC-GPOLYHU@GPOLYHU"
                offset="[7:0]"/>
      </register>
      <register description="CRC Control register" format="hex0x" id="CRC@CRC-CTRL"
                offset="0x8"
                size="4">
         <field description="Width of CRC protocol." format="enum" enum="d1e2763"
                id="CRC@CRC-CTRL@TCRC"
                offset="[24]"/>
         <field description="Write CRC Data Register As Seed" format="enum" enum="d1e2809"
                id="CRC@CRC-CTRL@WAS"
                offset="[25]"/>
         <field description="Complement Read Of CRC Data Register" format="enum" enum="d1e2855"
                id="CRC@CRC-CTRL@FXOR"
                offset="[26]"/>
         <field description="Type Of Transpose For Read" format="enum" enum="d1e2901"
                id="CRC@CRC-CTRL@TOTR"
                offset="[29:28]"/>
         <field description="Type Of Transpose For Writes" format="enum" enum="d1e2971"
                id="CRC@CRC-CTRL@TOT"
                offset="[31:30]"/>
      </register>
      <register description="CRC_CTRLHU register." format="hex0x" id="CRC@CRC-CTRLHU"
                offset="0xb"
                size="1">
         <field description="no description available" format="enum" enum="d1e3069"
                id="CRC@CRC-CTRLHU@TCRC"
                offset="[0]"/>
         <field description="no description available" format="enum" enum="d1e3115"
                id="CRC@CRC-CTRLHU@WAS"
                offset="[1]"/>
         <field description="no description available" format="enum" enum="d1e3161"
                id="CRC@CRC-CTRLHU@FXOR"
                offset="[2]"/>
         <field description="no description available" format="enum" enum="d1e3207"
                id="CRC@CRC-CTRLHU@TOTR"
                offset="[5:4]"/>
         <field description="no description available" format="enum" enum="d1e3277"
                id="CRC@CRC-CTRLHU@TOT"
                offset="[7:6]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Periodic Interrupt Timer" id="PIT" size="0x120">
      <register description="PIT Module Control Register" format="hex0x" id="PIT@PIT-MCR"
                offset="0x0"
                size="4">
         <field description="Freeze" format="enum" enum="d1e3424" id="PIT@PIT-MCR@FRZ"
                offset="[0]"/>
         <field description="Module Disable - (PIT section)" format="enum" enum="d1e3470"
                id="PIT@PIT-MCR@MDIS"
                offset="[1]"/>
      </register>
      <register description="Timer Load Value Register" format="hex0x" id="PIT@PIT-LDVAL0"
                offset="0x100"
                size="4">
         <field description="Timer Start Value" format="hex0x" id="PIT@PIT-LDVAL0@TSV"
                offset="[31:0]"/>
      </register>
      <register description="Timer Load Value Register" format="hex0x" id="PIT@PIT-LDVAL1"
                offset="0x110"
                size="4">
         <field description="Timer Start Value" format="hex0x" id="PIT@PIT-LDVAL1@TSV"
                offset="[31:0]"/>
      </register>
      <register description="Current Timer Value Register" format="hex0x" id="PIT@PIT-CVAL0"
                offset="0x104"
                readOnly="true"
                size="4">
         <field description="Current Timer Value" format="hex0x" id="PIT@PIT-CVAL0@TVL"
                offset="[31:0]"/>
      </register>
      <register description="Current Timer Value Register" format="hex0x" id="PIT@PIT-CVAL1"
                offset="0x114"
                readOnly="true"
                size="4">
         <field description="Current Timer Value" format="hex0x" id="PIT@PIT-CVAL1@TVL"
                offset="[31:0]"/>
      </register>
      <register description="Timer Control Register" format="hex0x" id="PIT@PIT-TCTRL0"
                offset="0x108"
                size="4">
         <field description="Timer Enable" format="enum" enum="d1e3663" id="PIT@PIT-TCTRL0@TEN"
                offset="[0]"/>
         <field description="Timer Interrupt Enable" format="enum" enum="d1e3709"
                id="PIT@PIT-TCTRL0@TIE"
                offset="[1]"/>
         <field description="Chain Mode" format="enum" enum="d1e3755" id="PIT@PIT-TCTRL0@CHN"
                offset="[2]"/>
      </register>
      <register description="Timer Control Register" format="hex0x" id="PIT@PIT-TCTRL1"
                offset="0x118"
                size="4">
         <field description="Timer Enable" format="enum" enum="d1e3663" id="PIT@PIT-TCTRL1@TEN"
                offset="[0]"/>
         <field description="Timer Interrupt Enable" format="enum" enum="d1e3709"
                id="PIT@PIT-TCTRL1@TIE"
                offset="[1]"/>
         <field description="Chain Mode" format="enum" enum="d1e3755" id="PIT@PIT-TCTRL1@CHN"
                offset="[2]"/>
      </register>
      <register description="Timer Flag Register" format="hex0x" id="PIT@PIT-TFLG0"
                offset="0x10c"
                size="4">
         <field description="Timer Interrupt Flag" format="enum" enum="d1e3838"
                id="PIT@PIT-TFLG0@TIF"
                offset="[0]"/>
      </register>
      <register description="Timer Flag Register" format="hex0x" id="PIT@PIT-TFLG1"
                offset="0x11c"
                size="4">
         <field description="Timer Interrupt Flag" format="enum" enum="d1e3838"
                id="PIT@PIT-TFLG1@TIF"
                offset="[0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="FlexTimer Module" id="FTM0" size="0x9c">
      <register description="Status And Control" format="hex0x" id="FTM0@FTM0-SC" offset="0x0"
                size="4">
         <field description="Prescale Factor Selection" format="enum" enum="d1e3955"
                id="FTM0@FTM0-SC@PS"
                offset="[2:0]"/>
         <field description="Clock Source Selection" format="enum" enum="d1e4074"
                id="FTM0@FTM0-SC@CLKS"
                offset="[4:3]"/>
         <field description="Center-Aligned PWM Select" format="enum" enum="d1e4144"
                id="FTM0@FTM0-SC@CPWMS"
                offset="[5]"/>
         <field description="Timer Overflow Interrupt Enable" format="enum" enum="d1e4190"
                id="FTM0@FTM0-SC@TOIE"
                offset="[6]"/>
         <field description="Timer Overflow Flag" format="enum" enum="d1e4236"
                id="FTM0@FTM0-SC@TOF"
                offset="[7]"/>
      </register>
      <register description="Counter" format="hex0x" id="FTM0@FTM0-CNT" offset="0x4" size="4">
         <field description="Counter Value" format="hex0x" id="FTM0@FTM0-CNT@COUNT"
                offset="[15:0]"/>
      </register>
      <register description="Modulo" format="hex0x" id="FTM0@FTM0-MOD" offset="0x8" size="4">
         <field description="Modulo Value" format="hex0x" id="FTM0@FTM0-MOD@MOD"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C0SC"
                offset="0xc"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM0@FTM0-C0SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM0@FTM0-C0SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM0@FTM0-C0SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM0@FTM0-C0SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e4483"
                id="FTM0@FTM0-C0SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e4530" id="FTM0@FTM0-C0SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C1SC"
                offset="0x14"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM0@FTM0-C1SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM0@FTM0-C1SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM0@FTM0-C1SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM0@FTM0-C1SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e4483"
                id="FTM0@FTM0-C1SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e4530" id="FTM0@FTM0-C1SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C2SC"
                offset="0x1c"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM0@FTM0-C2SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM0@FTM0-C2SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM0@FTM0-C2SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM0@FTM0-C2SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e4483"
                id="FTM0@FTM0-C2SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e4530" id="FTM0@FTM0-C2SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C3SC"
                offset="0x24"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM0@FTM0-C3SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM0@FTM0-C3SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM0@FTM0-C3SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM0@FTM0-C3SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e4483"
                id="FTM0@FTM0-C3SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e4530" id="FTM0@FTM0-C3SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C4SC"
                offset="0x2c"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM0@FTM0-C4SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM0@FTM0-C4SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM0@FTM0-C4SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM0@FTM0-C4SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e4483"
                id="FTM0@FTM0-C4SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e4530" id="FTM0@FTM0-C4SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C5SC"
                offset="0x34"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM0@FTM0-C5SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM0@FTM0-C5SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM0@FTM0-C5SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM0@FTM0-C5SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e4483"
                id="FTM0@FTM0-C5SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e4530" id="FTM0@FTM0-C5SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C6SC"
                offset="0x3c"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM0@FTM0-C6SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM0@FTM0-C6SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM0@FTM0-C6SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM0@FTM0-C6SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e4483"
                id="FTM0@FTM0-C6SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e4530" id="FTM0@FTM0-C6SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM0@FTM0-C7SC"
                offset="0x44"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM0@FTM0-C7SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM0@FTM0-C7SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM0@FTM0-C7SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM0@FTM0-C7SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e4483"
                id="FTM0@FTM0-C7SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e4530" id="FTM0@FTM0-C7SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C0V" offset="0x10"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C0V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C1V" offset="0x18"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C1V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C2V" offset="0x20"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C2V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C3V" offset="0x28"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C3V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C4V" offset="0x30"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C4V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C5V" offset="0x38"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C5V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C6V" offset="0x40"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C6V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM0@FTM0-C7V" offset="0x48"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM0@FTM0-C7V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Counter Initial Value" format="hex0x" id="FTM0@FTM0-CNTIN"
                offset="0x4c"
                size="4">
         <field description="Initial Value Of The FTM Counter" format="hex0x"
                id="FTM0@FTM0-CNTIN@INIT"
                offset="[15:0]"/>
      </register>
      <register description="Capture And Compare Status" format="hex0x" id="FTM0@FTM0-STATUS"
                offset="0x50"
                size="4">
         <field description="Channel 0 Flag" format="enum" enum="d1e4706"
                id="FTM0@FTM0-STATUS@CH0F"
                offset="[0]"/>
         <field description="Channel 1 Flag" format="enum" enum="d1e4752"
                id="FTM0@FTM0-STATUS@CH1F"
                offset="[1]"/>
         <field description="Channel 2 Flag" format="enum" enum="d1e4798"
                id="FTM0@FTM0-STATUS@CH2F"
                offset="[2]"/>
         <field description="Channel 3 Flag" format="enum" enum="d1e4844"
                id="FTM0@FTM0-STATUS@CH3F"
                offset="[3]"/>
         <field description="Channel 4 Flag" format="enum" enum="d1e4890"
                id="FTM0@FTM0-STATUS@CH4F"
                offset="[4]"/>
         <field description="Channel 5 Flag" format="enum" enum="d1e4937"
                id="FTM0@FTM0-STATUS@CH5F"
                offset="[5]"/>
         <field description="Channel 6 Flag" format="enum" enum="d1e4983"
                id="FTM0@FTM0-STATUS@CH6F"
                offset="[6]"/>
         <field description="Channel 7 Flag" format="enum" enum="d1e5029"
                id="FTM0@FTM0-STATUS@CH7F"
                offset="[7]"/>
      </register>
      <register description="Features Mode Selection" format="hex0x" id="FTM0@FTM0-MODE"
                offset="0x54"
                size="4">
         <field description="FTM Enable" format="enum" enum="d1e5103" id="FTM0@FTM0-MODE@FTMEN"
                offset="[0]"/>
         <field description="Initialize The Channels Output" format="hex0x"
                id="FTM0@FTM0-MODE@INIT"
                offset="[1]"/>
         <field description="Write Protection Disable" format="enum" enum="d1e5167"
                id="FTM0@FTM0-MODE@WPDIS"
                offset="[2]"/>
         <field description="PWM Synchronization Mode" format="enum" enum="d1e5213"
                id="FTM0@FTM0-MODE@PWMSYNC"
                offset="[3]"/>
         <field description="Capture Test Mode Enable" format="enum" enum="d1e5259"
                id="FTM0@FTM0-MODE@CAPTEST"
                offset="[4]"/>
         <field description="Fault Control Mode" format="enum" enum="d1e5306"
                id="FTM0@FTM0-MODE@FAULTM"
                offset="[6:5]"/>
         <field description="Fault Interrupt Enable" format="enum" enum="d1e5376"
                id="FTM0@FTM0-MODE@FAULTIE"
                offset="[7]"/>
      </register>
      <register description="Synchronization" format="hex0x" id="FTM0@FTM0-SYNC" offset="0x58"
                size="4">
         <field description="Minimum Loading Point Enable" format="enum" enum="d1e5450"
                id="FTM0@FTM0-SYNC@CNTMIN"
                offset="[0]"/>
         <field description="Maximum Loading Point Enable" format="enum" enum="d1e5496"
                id="FTM0@FTM0-SYNC@CNTMAX"
                offset="[1]"/>
         <field description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
                format="enum"
                enum="d1e5542"
                id="FTM0@FTM0-SYNC@REINIT"
                offset="[2]"/>
         <field description="Output Mask Synchronization" format="enum" enum="d1e5588"
                id="FTM0@FTM0-SYNC@SYNCHOM"
                offset="[3]"/>
         <field description="PWM Synchronization Hardware Trigger 0" format="enum"
                enum="d1e5634"
                id="FTM0@FTM0-SYNC@TRIG0"
                offset="[4]"/>
         <field description="PWM Synchronization Hardware Trigger 1" format="enum"
                enum="d1e5681"
                id="FTM0@FTM0-SYNC@TRIG1"
                offset="[5]"/>
         <field description="PWM Synchronization Hardware Trigger 2" format="enum"
                enum="d1e5727"
                id="FTM0@FTM0-SYNC@TRIG2"
                offset="[6]"/>
         <field description="PWM Synchronization Software Trigger" format="enum" enum="d1e5773"
                id="FTM0@FTM0-SYNC@SWSYNC"
                offset="[7]"/>
      </register>
      <register description="Initial State For Channels Output" format="hex0x"
                id="FTM0@FTM0-OUTINIT"
                offset="0x5c"
                size="4">
         <field description="Channel 0 Output Initialization Value" format="enum"
                enum="d1e5847"
                id="FTM0@FTM0-OUTINIT@CH0OI"
                offset="[0]"/>
         <field description="Channel 1 Output Initialization Value" format="enum"
                enum="d1e5893"
                id="FTM0@FTM0-OUTINIT@CH1OI"
                offset="[1]"/>
         <field description="Channel 2 Output Initialization Value" format="enum"
                enum="d1e5939"
                id="FTM0@FTM0-OUTINIT@CH2OI"
                offset="[2]"/>
         <field description="Channel 3 Output Initialization Value" format="enum"
                enum="d1e5985"
                id="FTM0@FTM0-OUTINIT@CH3OI"
                offset="[3]"/>
         <field description="Channel 4 Output Initialization Value" format="enum"
                enum="d1e6031"
                id="FTM0@FTM0-OUTINIT@CH4OI"
                offset="[4]"/>
         <field description="Channel 5 Output Initialization Value" format="enum"
                enum="d1e6078"
                id="FTM0@FTM0-OUTINIT@CH5OI"
                offset="[5]"/>
         <field description="Channel 6 Output Initialization Value" format="enum"
                enum="d1e6124"
                id="FTM0@FTM0-OUTINIT@CH6OI"
                offset="[6]"/>
         <field description="Channel 7 Output Initialization Value" format="enum"
                enum="d1e6170"
                id="FTM0@FTM0-OUTINIT@CH7OI"
                offset="[7]"/>
      </register>
      <register description="Output Mask" format="hex0x" id="FTM0@FTM0-OUTMASK" offset="0x60"
                size="4">
         <field description="Channel 0 Output Mask" format="enum" enum="d1e6244"
                id="FTM0@FTM0-OUTMASK@CH0OM"
                offset="[0]"/>
         <field description="Channel 1 Output Mask" format="enum" enum="d1e6290"
                id="FTM0@FTM0-OUTMASK@CH1OM"
                offset="[1]"/>
         <field description="Channel 2 Output Mask" format="enum" enum="d1e6336"
                id="FTM0@FTM0-OUTMASK@CH2OM"
                offset="[2]"/>
         <field description="Channel 3 Output Mask" format="enum" enum="d1e6382"
                id="FTM0@FTM0-OUTMASK@CH3OM"
                offset="[3]"/>
         <field description="Channel 4 Output Mask" format="enum" enum="d1e6428"
                id="FTM0@FTM0-OUTMASK@CH4OM"
                offset="[4]"/>
         <field description="Channel 5 Output Mask" format="enum" enum="d1e6475"
                id="FTM0@FTM0-OUTMASK@CH5OM"
                offset="[5]"/>
         <field description="Channel 6 Output Mask" format="enum" enum="d1e6521"
                id="FTM0@FTM0-OUTMASK@CH6OM"
                offset="[6]"/>
         <field description="Channel 7 Output Mask" format="enum" enum="d1e6567"
                id="FTM0@FTM0-OUTMASK@CH7OM"
                offset="[7]"/>
      </register>
      <register description="Function For Linked Channels" format="hex0x"
                id="FTM0@FTM0-COMBINE"
                offset="0x64"
                size="4">
         <field description="Combine Channels For n = 0" format="enum" enum="d1e6642"
                id="FTM0@FTM0-COMBINE@COMBINE0"
                offset="[0]"/>
         <field description="Complement Of Channel (n) For n = 0" format="enum" enum="d1e6688"
                id="FTM0@FTM0-COMBINE@COMP0"
                offset="[1]"/>
         <field description="Dual Edge Capture Mode Enable For n = 0" format="enum"
                enum="d1e6734"
                id="FTM0@FTM0-COMBINE@DECAPEN0"
                offset="[2]"/>
         <field description="Dual Edge Capture Mode Captures For n = 0" format="enum"
                enum="d1e6780"
                id="FTM0@FTM0-COMBINE@DECAP0"
                offset="[3]"/>
         <field description="Deadtime Enable For n = 0" format="enum" enum="d1e6826"
                id="FTM0@FTM0-COMBINE@DTEN0"
                offset="[4]"/>
         <field description="Synchronization Enable For n = 0" format="enum" enum="d1e6873"
                id="FTM0@FTM0-COMBINE@SYNCEN0"
                offset="[5]"/>
         <field description="Fault Control Enable For n = 0" format="enum" enum="d1e6919"
                id="FTM0@FTM0-COMBINE@FAULTEN0"
                offset="[6]"/>
         <field description="Combine Channels For n = 2" format="enum" enum="d1e6965"
                id="FTM0@FTM0-COMBINE@COMBINE1"
                offset="[8]"/>
         <field description="Complement Of Channel (n) For n = 2" format="enum" enum="d1e7011"
                id="FTM0@FTM0-COMBINE@COMP1"
                offset="[9]"/>
         <field description="Dual Edge Capture Mode Enable For n = 2" format="enum"
                enum="d1e7057"
                id="FTM0@FTM0-COMBINE@DECAPEN1"
                offset="[10]"/>
         <field description="Dual Edge Capture Mode Captures For n = 2" format="enum"
                enum="d1e7103"
                id="FTM0@FTM0-COMBINE@DECAP1"
                offset="[11]"/>
         <field description="Deadtime Enable For n = 2" format="enum" enum="d1e7150"
                id="FTM0@FTM0-COMBINE@DTEN1"
                offset="[12]"/>
         <field description="Synchronization Enable For n = 2" format="enum" enum="d1e7196"
                id="FTM0@FTM0-COMBINE@SYNCEN1"
                offset="[13]"/>
         <field description="Fault Control Enable For n = 2" format="enum" enum="d1e7242"
                id="FTM0@FTM0-COMBINE@FAULTEN1"
                offset="[14]"/>
         <field description="Combine Channels For n = 4" format="enum" enum="d1e7288"
                id="FTM0@FTM0-COMBINE@COMBINE2"
                offset="[16]"/>
         <field description="Complement Of Channel (n) For n = 4" format="enum" enum="d1e7334"
                id="FTM0@FTM0-COMBINE@COMP2"
                offset="[17]"/>
         <field description="Dual Edge Capture Mode Enable For n = 4" format="enum"
                enum="d1e7380"
                id="FTM0@FTM0-COMBINE@DECAPEN2"
                offset="[18]"/>
         <field description="Dual Edge Capture Mode Captures For n = 4" format="enum"
                enum="d1e7427"
                id="FTM0@FTM0-COMBINE@DECAP2"
                offset="[19]"/>
         <field description="Deadtime Enable For n = 4" format="enum" enum="d1e7473"
                id="FTM0@FTM0-COMBINE@DTEN2"
                offset="[20]"/>
         <field description="Synchronization Enable For n = 4" format="enum" enum="d1e7519"
                id="FTM0@FTM0-COMBINE@SYNCEN2"
                offset="[21]"/>
         <field description="Fault Control Enable For n = 4" format="enum" enum="d1e7565"
                id="FTM0@FTM0-COMBINE@FAULTEN2"
                offset="[22]"/>
         <field description="Combine Channels For n = 6" format="enum" enum="d1e7611"
                id="FTM0@FTM0-COMBINE@COMBINE3"
                offset="[24]"/>
         <field description="Complement Of Channel (n) for n = 6" format="enum" enum="d1e7657"
                id="FTM0@FTM0-COMBINE@COMP3"
                offset="[25]"/>
         <field description="Dual Edge Capture Mode Enable For n = 6" format="enum"
                enum="d1e7704"
                id="FTM0@FTM0-COMBINE@DECAPEN3"
                offset="[26]"/>
         <field description="Dual Edge Capture Mode Captures For n = 6" format="enum"
                enum="d1e7750"
                id="FTM0@FTM0-COMBINE@DECAP3"
                offset="[27]"/>
         <field description="Deadtime Enable For n = 6" format="enum" enum="d1e7796"
                id="FTM0@FTM0-COMBINE@DTEN3"
                offset="[28]"/>
         <field description="Synchronization Enable For n = 6" format="enum" enum="d1e7842"
                id="FTM0@FTM0-COMBINE@SYNCEN3"
                offset="[29]"/>
         <field description="Fault Control Enable For n = 6" format="enum" enum="d1e7888"
                id="FTM0@FTM0-COMBINE@FAULTEN3"
                offset="[30]"/>
      </register>
      <register description="Deadtime Insertion Control" format="hex0x" id="FTM0@FTM0-DEADTIME"
                offset="0x68"
                size="4">
         <field description="Deadtime Value" format="hex0x" id="FTM0@FTM0-DEADTIME@DTVAL"
                offset="[5:0]"/>
         <field description="Deadtime Prescaler Value" format="enum" enum="d1e7980"
                id="FTM0@FTM0-DEADTIME@DTPS"
                offset="[7:6]"/>
      </register>
      <register description="FTM External Trigger" format="hex0x" id="FTM0@FTM0-EXTTRIG"
                offset="0x6c"
                size="4">
         <field description="Channel 2 Trigger Enable" format="enum" enum="d1e8054"
                id="FTM0@FTM0-EXTTRIG@CH2TRIG"
                offset="[0]"/>
         <field description="Channel 3 Trigger Enable" format="enum" enum="d1e8100"
                id="FTM0@FTM0-EXTTRIG@CH3TRIG"
                offset="[1]"/>
         <field description="Channel 4 Trigger Enable" format="enum" enum="d1e8146"
                id="FTM0@FTM0-EXTTRIG@CH4TRIG"
                offset="[2]"/>
         <field description="Channel 5 Trigger Enable" format="enum" enum="d1e8192"
                id="FTM0@FTM0-EXTTRIG@CH5TRIG"
                offset="[3]"/>
         <field description="Channel 0 Trigger Enable" format="enum" enum="d1e8238"
                id="FTM0@FTM0-EXTTRIG@CH0TRIG"
                offset="[4]"/>
         <field description="Channel 1 Trigger Enable" format="enum" enum="d1e8285"
                id="FTM0@FTM0-EXTTRIG@CH1TRIG"
                offset="[5]"/>
         <field description="Initialization Trigger Enable" format="enum" enum="d1e8331"
                id="FTM0@FTM0-EXTTRIG@INITTRIGEN"
                offset="[6]"/>
         <field description="Channel Trigger Flag" format="enum" enum="d1e8377"
                id="FTM0@FTM0-EXTTRIG@TRIGF"
                offset="[7]"/>
      </register>
      <register description="Channels Polarity" format="hex0x" id="FTM0@FTM0-POL" offset="0x70"
                size="4">
         <field description="Channel 0 Polarity" format="enum" enum="d1e8451"
                id="FTM0@FTM0-POL@POL0"
                offset="[0]"/>
         <field description="Channel 1 Polarity" format="enum" enum="d1e8497"
                id="FTM0@FTM0-POL@POL1"
                offset="[1]"/>
         <field description="Channel 2 Polarity" format="enum" enum="d1e8543"
                id="FTM0@FTM0-POL@POL2"
                offset="[2]"/>
         <field description="Channel 3 Polarity" format="enum" enum="d1e8589"
                id="FTM0@FTM0-POL@POL3"
                offset="[3]"/>
         <field description="Channel 4 Polarity" format="enum" enum="d1e8635"
                id="FTM0@FTM0-POL@POL4"
                offset="[4]"/>
         <field description="Channel 5 Polarity" format="enum" enum="d1e8682"
                id="FTM0@FTM0-POL@POL5"
                offset="[5]"/>
         <field description="Channel 6 Polarity" format="enum" enum="d1e8728"
                id="FTM0@FTM0-POL@POL6"
                offset="[6]"/>
         <field description="Channel 7 Polarity" format="enum" enum="d1e8774"
                id="FTM0@FTM0-POL@POL7"
                offset="[7]"/>
      </register>
      <register description="Fault Mode Status" format="hex0x" id="FTM0@FTM0-FMS" offset="0x74"
                size="4">
         <field description="Fault Detection Flag 0" format="enum" enum="d1e8848"
                id="FTM0@FTM0-FMS@FAULTF0"
                offset="[0]"/>
         <field description="Fault Detection Flag 1" format="enum" enum="d1e8894"
                id="FTM0@FTM0-FMS@FAULTF1"
                offset="[1]"/>
         <field description="Fault Detection Flag 2" format="enum" enum="d1e8940"
                id="FTM0@FTM0-FMS@FAULTF2"
                offset="[2]"/>
         <field description="Fault Detection Flag 3" format="enum" enum="d1e8986"
                id="FTM0@FTM0-FMS@FAULTF3"
                offset="[3]"/>
         <field description="Fault Inputs" format="enum" enum="d1e9032"
                id="FTM0@FTM0-FMS@FAULTIN"
                offset="[5]"/>
         <field description="Write Protection Enable" format="enum" enum="d1e9079"
                id="FTM0@FTM0-FMS@WPEN"
                offset="[6]"/>
         <field description="Fault Detection Flag" format="enum" enum="d1e9125"
                id="FTM0@FTM0-FMS@FAULTF"
                offset="[7]"/>
      </register>
      <register description="Input Capture Filter Control" format="hex0x" id="FTM0@FTM0-FILTER"
                offset="0x78"
                size="4">
         <field description="Channel 0 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH0FVAL"
                offset="[3:0]"/>
         <field description="Channel 1 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH1FVAL"
                offset="[7:4]"/>
         <field description="Channel 2 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH2FVAL"
                offset="[11:8]"/>
         <field description="Channel 3 Input Filter" format="hex0x"
                id="FTM0@FTM0-FILTER@CH3FVAL"
                offset="[15:12]"/>
      </register>
      <register description="Fault Control" format="hex0x" id="FTM0@FTM0-FLTCTRL" offset="0x7c"
                size="4">
         <field description="Fault Input 0 Enable" format="enum" enum="d1e9300"
                id="FTM0@FTM0-FLTCTRL@FAULT0EN"
                offset="[0]"/>
         <field description="Fault Input 1 Enable" format="enum" enum="d1e9346"
                id="FTM0@FTM0-FLTCTRL@FAULT1EN"
                offset="[1]"/>
         <field description="Fault Input 2 Enable" format="enum" enum="d1e9392"
                id="FTM0@FTM0-FLTCTRL@FAULT2EN"
                offset="[2]"/>
         <field description="Fault Input 3 Enable" format="enum" enum="d1e9438"
                id="FTM0@FTM0-FLTCTRL@FAULT3EN"
                offset="[3]"/>
         <field description="Fault Input 0 Filter Enable" format="enum" enum="d1e9484"
                id="FTM0@FTM0-FLTCTRL@FFLTR0EN"
                offset="[4]"/>
         <field description="Fault Input 1 Filter Enable" format="enum" enum="d1e9531"
                id="FTM0@FTM0-FLTCTRL@FFLTR1EN"
                offset="[5]"/>
         <field description="Fault Input 2 Filter Enable" format="enum" enum="d1e9577"
                id="FTM0@FTM0-FLTCTRL@FFLTR2EN"
                offset="[6]"/>
         <field description="Fault Input 3 Filter Enable" format="enum" enum="d1e9623"
                id="FTM0@FTM0-FLTCTRL@FFLTR3EN"
                offset="[7]"/>
         <field description="Fault Input Filter" format="hex0x" id="FTM0@FTM0-FLTCTRL@FFVAL"
                offset="[11:8]"/>
      </register>
      <register description="Configuration" format="hex0x" id="FTM0@FTM0-CONF" offset="0x84"
                size="4">
         <field description="TOF Frequency" format="hex0x" id="FTM0@FTM0-CONF@NUMTOF"
                offset="[4:0]"/>
         <field description="Debug Mode" format="hex0x" id="FTM0@FTM0-CONF@BDMMODE"
                offset="[7:6]"/>
         <field description="Global Time Base Enable" format="enum" enum="d1e9751"
                id="FTM0@FTM0-CONF@GTBEEN"
                offset="[9]"/>
         <field description="Global Time Base Output" format="enum" enum="d1e9797"
                id="FTM0@FTM0-CONF@GTBEOUT"
                offset="[10]"/>
      </register>
      <register description="FTM Fault Input Polarity" format="hex0x" id="FTM0@FTM0-FLTPOL"
                offset="0x88"
                size="4">
         <field description="Fault Input 0 Polarity" format="enum" enum="d1e9871"
                id="FTM0@FTM0-FLTPOL@FLT0POL"
                offset="[0]"/>
         <field description="Fault Input 1 Polarity" format="enum" enum="d1e9917"
                id="FTM0@FTM0-FLTPOL@FLT1POL"
                offset="[1]"/>
         <field description="Fault Input 2 Polarity" format="enum" enum="d1e9963"
                id="FTM0@FTM0-FLTPOL@FLT2POL"
                offset="[2]"/>
         <field description="Fault Input 3 Polarity" format="enum" enum="d1e10009"
                id="FTM0@FTM0-FLTPOL@FLT3POL"
                offset="[3]"/>
      </register>
      <register description="Synchronization Configuration" format="hex0x"
                id="FTM0@FTM0-SYNCONF"
                offset="0x8c"
                size="4">
         <field description="Hardware Trigger Mode" format="enum" enum="d1e10083"
                id="FTM0@FTM0-SYNCONF@HWTRIGMODE"
                offset="[0]"/>
         <field description="CNTIN Register Synchronization" format="enum" enum="d1e10129"
                id="FTM0@FTM0-SYNCONF@CNTINC"
                offset="[2]"/>
         <field description="INVCTRL Register Synchronization" format="enum" enum="d1e10175"
                id="FTM0@FTM0-SYNCONF@INVC"
                offset="[4]"/>
         <field description="SWOCTRL Register Synchronization" format="enum" enum="d1e10221"
                id="FTM0@FTM0-SYNCONF@SWOC"
                offset="[5]"/>
         <field description="Synchronization Mode" format="enum" enum="d1e10267"
                id="FTM0@FTM0-SYNCONF@SYNCMODE"
                offset="[7]"/>
         <field description="FTM counter synchronization is activated by the software trigger."
                format="enum"
                enum="d1e10314"
                id="FTM0@FTM0-SYNCONF@SWRSTCNT"
                offset="[8]"/>
         <field description="MOD, CNTIN, and CV registers synchronization is activated by the software trigger."
                format="enum"
                enum="d1e10360"
                id="FTM0@FTM0-SYNCONF@SWWRBUF"
                offset="[9]"/>
         <field description="Output mask synchronization is activated by the software trigger."
                format="enum"
                enum="d1e10406"
                id="FTM0@FTM0-SYNCONF@SWOM"
                offset="[10]"/>
         <field description="Inverting control synchronization is activated by the software trigger."
                format="enum"
                enum="d1e10452"
                id="FTM0@FTM0-SYNCONF@SWINVC"
                offset="[11]"/>
         <field description="Software output control synchronization is activated by the software trigger."
                format="enum"
                enum="d1e10498"
                id="FTM0@FTM0-SYNCONF@SWSOC"
                offset="[12]"/>
         <field description="FTM counter synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e10544"
                id="FTM0@FTM0-SYNCONF@HWRSTCNT"
                offset="[16]"/>
         <field description="MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e10591"
                id="FTM0@FTM0-SYNCONF@HWWRBUF"
                offset="[17]"/>
         <field description="Output mask synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e10637"
                id="FTM0@FTM0-SYNCONF@HWOM"
                offset="[18]"/>
         <field description="Inverting control synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e10683"
                id="FTM0@FTM0-SYNCONF@HWINVC"
                offset="[19]"/>
         <field description="Software output control synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e10729"
                id="FTM0@FTM0-SYNCONF@HWSOC"
                offset="[20]"/>
      </register>
      <register description="FTM Inverting Control" format="hex0x" id="FTM0@FTM0-INVCTRL"
                offset="0x90"
                size="4">
         <field description="Pair Channels 0 Inverting Enable" format="enum" enum="d1e10803"
                id="FTM0@FTM0-INVCTRL@INV0EN"
                offset="[0]"/>
         <field description="Pair Channels 1 Inverting Enable" format="enum" enum="d1e10849"
                id="FTM0@FTM0-INVCTRL@INV1EN"
                offset="[1]"/>
         <field description="Pair Channels 2 Inverting Enable" format="enum" enum="d1e10895"
                id="FTM0@FTM0-INVCTRL@INV2EN"
                offset="[2]"/>
         <field description="Pair Channels 3 Inverting Enable" format="enum" enum="d1e10941"
                id="FTM0@FTM0-INVCTRL@INV3EN"
                offset="[3]"/>
      </register>
      <register description="FTM Software Output Control" format="hex0x" id="FTM0@FTM0-SWOCTRL"
                offset="0x94"
                size="4">
         <field description="Channel 0 Software Output Control Enable" format="enum"
                enum="d1e11015"
                id="FTM0@FTM0-SWOCTRL@CH0OC"
                offset="[0]"/>
         <field description="Channel 1 Software Output Control Enable" format="enum"
                enum="d1e11061"
                id="FTM0@FTM0-SWOCTRL@CH1OC"
                offset="[1]"/>
         <field description="Channel 2 Software Output Control Enable" format="enum"
                enum="d1e11107"
                id="FTM0@FTM0-SWOCTRL@CH2OC"
                offset="[2]"/>
         <field description="Channel 3 Software Output Control Enable" format="enum"
                enum="d1e11153"
                id="FTM0@FTM0-SWOCTRL@CH3OC"
                offset="[3]"/>
         <field description="Channel 4 Software Output Control Enable" format="enum"
                enum="d1e11199"
                id="FTM0@FTM0-SWOCTRL@CH4OC"
                offset="[4]"/>
         <field description="Channel 5 Software Output Control Enable" format="enum"
                enum="d1e11246"
                id="FTM0@FTM0-SWOCTRL@CH5OC"
                offset="[5]"/>
         <field description="Channel 6 Software Output Control Enable" format="enum"
                enum="d1e11292"
                id="FTM0@FTM0-SWOCTRL@CH6OC"
                offset="[6]"/>
         <field description="Channel 7 Software Output Control Enable" format="enum"
                enum="d1e11338"
                id="FTM0@FTM0-SWOCTRL@CH7OC"
                offset="[7]"/>
         <field description="Channel 0 Software Output Control Value" format="enum"
                enum="d1e11384"
                id="FTM0@FTM0-SWOCTRL@CH0OCV"
                offset="[8]"/>
         <field description="Channel 1 Software Output Control Value" format="enum"
                enum="d1e11430"
                id="FTM0@FTM0-SWOCTRL@CH1OCV"
                offset="[9]"/>
         <field description="Channel 2 Software Output Control Value" format="enum"
                enum="d1e11476"
                id="FTM0@FTM0-SWOCTRL@CH2OCV"
                offset="[10]"/>
         <field description="Channel 3 Software Output Control Value" format="enum"
                enum="d1e11523"
                id="FTM0@FTM0-SWOCTRL@CH3OCV"
                offset="[11]"/>
         <field description="Channel 4 Software Output Control Value" format="enum"
                enum="d1e11569"
                id="FTM0@FTM0-SWOCTRL@CH4OCV"
                offset="[12]"/>
         <field description="Channel 5 Software Output Control Value" format="enum"
                enum="d1e11615"
                id="FTM0@FTM0-SWOCTRL@CH5OCV"
                offset="[13]"/>
         <field description="Channel 6 Software Output Control Value" format="enum"
                enum="d1e11661"
                id="FTM0@FTM0-SWOCTRL@CH6OCV"
                offset="[14]"/>
         <field description="Channel 7 Software Output Control Value" format="enum"
                enum="d1e11707"
                id="FTM0@FTM0-SWOCTRL@CH7OCV"
                offset="[15]"/>
      </register>
      <register description="FTM PWM Load" format="hex0x" id="FTM0@FTM0-PWMLOAD" offset="0x98"
                size="4">
         <field description="Channel 0 Select" format="enum" enum="d1e11782"
                id="FTM0@FTM0-PWMLOAD@CH0SEL"
                offset="[0]"/>
         <field description="Channel 1 Select" format="enum" enum="d1e11828"
                id="FTM0@FTM0-PWMLOAD@CH1SEL"
                offset="[1]"/>
         <field description="Channel 2 Select" format="enum" enum="d1e11874"
                id="FTM0@FTM0-PWMLOAD@CH2SEL"
                offset="[2]"/>
         <field description="Channel 3 Select" format="enum" enum="d1e11920"
                id="FTM0@FTM0-PWMLOAD@CH3SEL"
                offset="[3]"/>
         <field description="Channel 4 Select" format="enum" enum="d1e11966"
                id="FTM0@FTM0-PWMLOAD@CH4SEL"
                offset="[4]"/>
         <field description="Channel 5 Select" format="enum" enum="d1e12013"
                id="FTM0@FTM0-PWMLOAD@CH5SEL"
                offset="[5]"/>
         <field description="Channel 6 Select" format="enum" enum="d1e12059"
                id="FTM0@FTM0-PWMLOAD@CH6SEL"
                offset="[6]"/>
         <field description="Channel 7 Select" format="enum" enum="d1e12105"
                id="FTM0@FTM0-PWMLOAD@CH7SEL"
                offset="[7]"/>
         <field description="Load Enable" format="enum" enum="d1e12151"
                id="FTM0@FTM0-PWMLOAD@LDOK"
                offset="[9]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="FlexTimer Module" id="FTM1" size="0x9c">
      <register description="Status And Control" format="hex0x" id="FTM1@FTM1-SC" offset="0x0"
                size="4">
         <field description="Prescale Factor Selection" format="enum" enum="d1e12269"
                id="FTM1@FTM1-SC@PS"
                offset="[2:0]"/>
         <field description="Clock Source Selection" format="enum" enum="d1e12388"
                id="FTM1@FTM1-SC@CLKS"
                offset="[4:3]"/>
         <field description="Center-Aligned PWM Select" format="enum" enum="d1e12458"
                id="FTM1@FTM1-SC@CPWMS"
                offset="[5]"/>
         <field description="Timer Overflow Interrupt Enable" format="enum" enum="d1e12504"
                id="FTM1@FTM1-SC@TOIE"
                offset="[6]"/>
         <field description="Timer Overflow Flag" format="enum" enum="d1e12550"
                id="FTM1@FTM1-SC@TOF"
                offset="[7]"/>
      </register>
      <register description="Counter" format="hex0x" id="FTM1@FTM1-CNT" offset="0x4" size="4">
         <field description="Counter Value" format="hex0x" id="FTM1@FTM1-CNT@COUNT"
                offset="[15:0]"/>
      </register>
      <register description="Modulo" format="hex0x" id="FTM1@FTM1-MOD" offset="0x8" size="4">
         <field description="Modulo Value" format="hex0x" id="FTM1@FTM1-MOD@MOD"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM1@FTM1-C0SC"
                offset="0xc"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM1@FTM1-C0SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM1@FTM1-C0SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM1@FTM1-C0SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM1@FTM1-C0SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e12797"
                id="FTM1@FTM1-C0SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e12844"
                id="FTM1@FTM1-C0SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM1@FTM1-C1SC"
                offset="0x14"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM1@FTM1-C1SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM1@FTM1-C1SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM1@FTM1-C1SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM1@FTM1-C1SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e12797"
                id="FTM1@FTM1-C1SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e12844"
                id="FTM1@FTM1-C1SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM1@FTM1-C2SC"
                offset="0x1c"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM1@FTM1-C2SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM1@FTM1-C2SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM1@FTM1-C2SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM1@FTM1-C2SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e12797"
                id="FTM1@FTM1-C2SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e12844"
                id="FTM1@FTM1-C2SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM1@FTM1-C3SC"
                offset="0x24"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM1@FTM1-C3SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM1@FTM1-C3SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM1@FTM1-C3SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM1@FTM1-C3SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e12797"
                id="FTM1@FTM1-C3SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e12844"
                id="FTM1@FTM1-C3SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM1@FTM1-C4SC"
                offset="0x2c"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM1@FTM1-C4SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM1@FTM1-C4SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM1@FTM1-C4SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM1@FTM1-C4SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e12797"
                id="FTM1@FTM1-C4SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e12844"
                id="FTM1@FTM1-C4SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM1@FTM1-C5SC"
                offset="0x34"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM1@FTM1-C5SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM1@FTM1-C5SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM1@FTM1-C5SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM1@FTM1-C5SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e12797"
                id="FTM1@FTM1-C5SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e12844"
                id="FTM1@FTM1-C5SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM1@FTM1-C6SC"
                offset="0x3c"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM1@FTM1-C6SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM1@FTM1-C6SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM1@FTM1-C6SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM1@FTM1-C6SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e12797"
                id="FTM1@FTM1-C6SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e12844"
                id="FTM1@FTM1-C6SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM1@FTM1-C7SC"
                offset="0x44"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM1@FTM1-C7SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM1@FTM1-C7SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM1@FTM1-C7SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM1@FTM1-C7SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e12797"
                id="FTM1@FTM1-C7SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e12844"
                id="FTM1@FTM1-C7SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM1@FTM1-C0V" offset="0x10"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM1@FTM1-C0V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM1@FTM1-C1V" offset="0x18"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM1@FTM1-C1V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM1@FTM1-C2V" offset="0x20"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM1@FTM1-C2V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM1@FTM1-C3V" offset="0x28"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM1@FTM1-C3V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM1@FTM1-C4V" offset="0x30"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM1@FTM1-C4V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM1@FTM1-C5V" offset="0x38"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM1@FTM1-C5V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM1@FTM1-C6V" offset="0x40"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM1@FTM1-C6V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM1@FTM1-C7V" offset="0x48"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM1@FTM1-C7V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Counter Initial Value" format="hex0x" id="FTM1@FTM1-CNTIN"
                offset="0x4c"
                size="4">
         <field description="Initial Value Of The FTM Counter" format="hex0x"
                id="FTM1@FTM1-CNTIN@INIT"
                offset="[15:0]"/>
      </register>
      <register description="Capture And Compare Status" format="hex0x" id="FTM1@FTM1-STATUS"
                offset="0x50"
                size="4">
         <field description="Channel 0 Flag" format="enum" enum="d1e13020"
                id="FTM1@FTM1-STATUS@CH0F"
                offset="[0]"/>
         <field description="Channel 1 Flag" format="enum" enum="d1e13066"
                id="FTM1@FTM1-STATUS@CH1F"
                offset="[1]"/>
         <field description="Channel 2 Flag" format="enum" enum="d1e13112"
                id="FTM1@FTM1-STATUS@CH2F"
                offset="[2]"/>
         <field description="Channel 3 Flag" format="enum" enum="d1e13158"
                id="FTM1@FTM1-STATUS@CH3F"
                offset="[3]"/>
         <field description="Channel 4 Flag" format="enum" enum="d1e13204"
                id="FTM1@FTM1-STATUS@CH4F"
                offset="[4]"/>
         <field description="Channel 5 Flag" format="enum" enum="d1e13251"
                id="FTM1@FTM1-STATUS@CH5F"
                offset="[5]"/>
         <field description="Channel 6 Flag" format="enum" enum="d1e13297"
                id="FTM1@FTM1-STATUS@CH6F"
                offset="[6]"/>
         <field description="Channel 7 Flag" format="enum" enum="d1e13343"
                id="FTM1@FTM1-STATUS@CH7F"
                offset="[7]"/>
      </register>
      <register description="Features Mode Selection" format="hex0x" id="FTM1@FTM1-MODE"
                offset="0x54"
                size="4">
         <field description="FTM Enable" format="enum" enum="d1e13417"
                id="FTM1@FTM1-MODE@FTMEN"
                offset="[0]"/>
         <field description="Initialize The Channels Output" format="hex0x"
                id="FTM1@FTM1-MODE@INIT"
                offset="[1]"/>
         <field description="Write Protection Disable" format="enum" enum="d1e13481"
                id="FTM1@FTM1-MODE@WPDIS"
                offset="[2]"/>
         <field description="PWM Synchronization Mode" format="enum" enum="d1e13527"
                id="FTM1@FTM1-MODE@PWMSYNC"
                offset="[3]"/>
         <field description="Capture Test Mode Enable" format="enum" enum="d1e13573"
                id="FTM1@FTM1-MODE@CAPTEST"
                offset="[4]"/>
         <field description="Fault Control Mode" format="enum" enum="d1e13620"
                id="FTM1@FTM1-MODE@FAULTM"
                offset="[6:5]"/>
         <field description="Fault Interrupt Enable" format="enum" enum="d1e13690"
                id="FTM1@FTM1-MODE@FAULTIE"
                offset="[7]"/>
      </register>
      <register description="Synchronization" format="hex0x" id="FTM1@FTM1-SYNC" offset="0x58"
                size="4">
         <field description="Minimum Loading Point Enable" format="enum" enum="d1e13764"
                id="FTM1@FTM1-SYNC@CNTMIN"
                offset="[0]"/>
         <field description="Maximum Loading Point Enable" format="enum" enum="d1e13810"
                id="FTM1@FTM1-SYNC@CNTMAX"
                offset="[1]"/>
         <field description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
                format="enum"
                enum="d1e13856"
                id="FTM1@FTM1-SYNC@REINIT"
                offset="[2]"/>
         <field description="Output Mask Synchronization" format="enum" enum="d1e13902"
                id="FTM1@FTM1-SYNC@SYNCHOM"
                offset="[3]"/>
         <field description="PWM Synchronization Hardware Trigger 0" format="enum"
                enum="d1e13948"
                id="FTM1@FTM1-SYNC@TRIG0"
                offset="[4]"/>
         <field description="PWM Synchronization Hardware Trigger 1" format="enum"
                enum="d1e13995"
                id="FTM1@FTM1-SYNC@TRIG1"
                offset="[5]"/>
         <field description="PWM Synchronization Hardware Trigger 2" format="enum"
                enum="d1e14041"
                id="FTM1@FTM1-SYNC@TRIG2"
                offset="[6]"/>
         <field description="PWM Synchronization Software Trigger" format="enum"
                enum="d1e14087"
                id="FTM1@FTM1-SYNC@SWSYNC"
                offset="[7]"/>
      </register>
      <register description="Initial State For Channels Output" format="hex0x"
                id="FTM1@FTM1-OUTINIT"
                offset="0x5c"
                size="4">
         <field description="Channel 0 Output Initialization Value" format="enum"
                enum="d1e14161"
                id="FTM1@FTM1-OUTINIT@CH0OI"
                offset="[0]"/>
         <field description="Channel 1 Output Initialization Value" format="enum"
                enum="d1e14207"
                id="FTM1@FTM1-OUTINIT@CH1OI"
                offset="[1]"/>
         <field description="Channel 2 Output Initialization Value" format="enum"
                enum="d1e14253"
                id="FTM1@FTM1-OUTINIT@CH2OI"
                offset="[2]"/>
         <field description="Channel 3 Output Initialization Value" format="enum"
                enum="d1e14299"
                id="FTM1@FTM1-OUTINIT@CH3OI"
                offset="[3]"/>
         <field description="Channel 4 Output Initialization Value" format="enum"
                enum="d1e14345"
                id="FTM1@FTM1-OUTINIT@CH4OI"
                offset="[4]"/>
         <field description="Channel 5 Output Initialization Value" format="enum"
                enum="d1e14392"
                id="FTM1@FTM1-OUTINIT@CH5OI"
                offset="[5]"/>
         <field description="Channel 6 Output Initialization Value" format="enum"
                enum="d1e14438"
                id="FTM1@FTM1-OUTINIT@CH6OI"
                offset="[6]"/>
         <field description="Channel 7 Output Initialization Value" format="enum"
                enum="d1e14484"
                id="FTM1@FTM1-OUTINIT@CH7OI"
                offset="[7]"/>
      </register>
      <register description="Output Mask" format="hex0x" id="FTM1@FTM1-OUTMASK" offset="0x60"
                size="4">
         <field description="Channel 0 Output Mask" format="enum" enum="d1e14558"
                id="FTM1@FTM1-OUTMASK@CH0OM"
                offset="[0]"/>
         <field description="Channel 1 Output Mask" format="enum" enum="d1e14604"
                id="FTM1@FTM1-OUTMASK@CH1OM"
                offset="[1]"/>
         <field description="Channel 2 Output Mask" format="enum" enum="d1e14650"
                id="FTM1@FTM1-OUTMASK@CH2OM"
                offset="[2]"/>
         <field description="Channel 3 Output Mask" format="enum" enum="d1e14696"
                id="FTM1@FTM1-OUTMASK@CH3OM"
                offset="[3]"/>
         <field description="Channel 4 Output Mask" format="enum" enum="d1e14742"
                id="FTM1@FTM1-OUTMASK@CH4OM"
                offset="[4]"/>
         <field description="Channel 5 Output Mask" format="enum" enum="d1e14789"
                id="FTM1@FTM1-OUTMASK@CH5OM"
                offset="[5]"/>
         <field description="Channel 6 Output Mask" format="enum" enum="d1e14835"
                id="FTM1@FTM1-OUTMASK@CH6OM"
                offset="[6]"/>
         <field description="Channel 7 Output Mask" format="enum" enum="d1e14881"
                id="FTM1@FTM1-OUTMASK@CH7OM"
                offset="[7]"/>
      </register>
      <register description="Function For Linked Channels" format="hex0x"
                id="FTM1@FTM1-COMBINE"
                offset="0x64"
                size="4">
         <field description="Combine Channels For n = 0" format="enum" enum="d1e14956"
                id="FTM1@FTM1-COMBINE@COMBINE0"
                offset="[0]"/>
         <field description="Complement Of Channel (n) For n = 0" format="enum" enum="d1e15002"
                id="FTM1@FTM1-COMBINE@COMP0"
                offset="[1]"/>
         <field description="Dual Edge Capture Mode Enable For n = 0" format="enum"
                enum="d1e15048"
                id="FTM1@FTM1-COMBINE@DECAPEN0"
                offset="[2]"/>
         <field description="Dual Edge Capture Mode Captures For n = 0" format="enum"
                enum="d1e15094"
                id="FTM1@FTM1-COMBINE@DECAP0"
                offset="[3]"/>
         <field description="Deadtime Enable For n = 0" format="enum" enum="d1e15140"
                id="FTM1@FTM1-COMBINE@DTEN0"
                offset="[4]"/>
         <field description="Synchronization Enable For n = 0" format="enum" enum="d1e15187"
                id="FTM1@FTM1-COMBINE@SYNCEN0"
                offset="[5]"/>
         <field description="Fault Control Enable For n = 0" format="enum" enum="d1e15233"
                id="FTM1@FTM1-COMBINE@FAULTEN0"
                offset="[6]"/>
         <field description="Combine Channels For n = 2" format="enum" enum="d1e15279"
                id="FTM1@FTM1-COMBINE@COMBINE1"
                offset="[8]"/>
         <field description="Complement Of Channel (n) For n = 2" format="enum" enum="d1e15325"
                id="FTM1@FTM1-COMBINE@COMP1"
                offset="[9]"/>
         <field description="Dual Edge Capture Mode Enable For n = 2" format="enum"
                enum="d1e15371"
                id="FTM1@FTM1-COMBINE@DECAPEN1"
                offset="[10]"/>
         <field description="Dual Edge Capture Mode Captures For n = 2" format="enum"
                enum="d1e15417"
                id="FTM1@FTM1-COMBINE@DECAP1"
                offset="[11]"/>
         <field description="Deadtime Enable For n = 2" format="enum" enum="d1e15464"
                id="FTM1@FTM1-COMBINE@DTEN1"
                offset="[12]"/>
         <field description="Synchronization Enable For n = 2" format="enum" enum="d1e15510"
                id="FTM1@FTM1-COMBINE@SYNCEN1"
                offset="[13]"/>
         <field description="Fault Control Enable For n = 2" format="enum" enum="d1e15556"
                id="FTM1@FTM1-COMBINE@FAULTEN1"
                offset="[14]"/>
         <field description="Combine Channels For n = 4" format="enum" enum="d1e15602"
                id="FTM1@FTM1-COMBINE@COMBINE2"
                offset="[16]"/>
         <field description="Complement Of Channel (n) For n = 4" format="enum" enum="d1e15648"
                id="FTM1@FTM1-COMBINE@COMP2"
                offset="[17]"/>
         <field description="Dual Edge Capture Mode Enable For n = 4" format="enum"
                enum="d1e15694"
                id="FTM1@FTM1-COMBINE@DECAPEN2"
                offset="[18]"/>
         <field description="Dual Edge Capture Mode Captures For n = 4" format="enum"
                enum="d1e15741"
                id="FTM1@FTM1-COMBINE@DECAP2"
                offset="[19]"/>
         <field description="Deadtime Enable For n = 4" format="enum" enum="d1e15787"
                id="FTM1@FTM1-COMBINE@DTEN2"
                offset="[20]"/>
         <field description="Synchronization Enable For n = 4" format="enum" enum="d1e15833"
                id="FTM1@FTM1-COMBINE@SYNCEN2"
                offset="[21]"/>
         <field description="Fault Control Enable For n = 4" format="enum" enum="d1e15879"
                id="FTM1@FTM1-COMBINE@FAULTEN2"
                offset="[22]"/>
         <field description="Combine Channels For n = 6" format="enum" enum="d1e15925"
                id="FTM1@FTM1-COMBINE@COMBINE3"
                offset="[24]"/>
         <field description="Complement Of Channel (n) for n = 6" format="enum" enum="d1e15971"
                id="FTM1@FTM1-COMBINE@COMP3"
                offset="[25]"/>
         <field description="Dual Edge Capture Mode Enable For n = 6" format="enum"
                enum="d1e16018"
                id="FTM1@FTM1-COMBINE@DECAPEN3"
                offset="[26]"/>
         <field description="Dual Edge Capture Mode Captures For n = 6" format="enum"
                enum="d1e16064"
                id="FTM1@FTM1-COMBINE@DECAP3"
                offset="[27]"/>
         <field description="Deadtime Enable For n = 6" format="enum" enum="d1e16110"
                id="FTM1@FTM1-COMBINE@DTEN3"
                offset="[28]"/>
         <field description="Synchronization Enable For n = 6" format="enum" enum="d1e16156"
                id="FTM1@FTM1-COMBINE@SYNCEN3"
                offset="[29]"/>
         <field description="Fault Control Enable For n = 6" format="enum" enum="d1e16202"
                id="FTM1@FTM1-COMBINE@FAULTEN3"
                offset="[30]"/>
      </register>
      <register description="Deadtime Insertion Control" format="hex0x" id="FTM1@FTM1-DEADTIME"
                offset="0x68"
                size="4">
         <field description="Deadtime Value" format="hex0x" id="FTM1@FTM1-DEADTIME@DTVAL"
                offset="[5:0]"/>
         <field description="Deadtime Prescaler Value" format="enum" enum="d1e16294"
                id="FTM1@FTM1-DEADTIME@DTPS"
                offset="[7:6]"/>
      </register>
      <register description="FTM External Trigger" format="hex0x" id="FTM1@FTM1-EXTTRIG"
                offset="0x6c"
                size="4">
         <field description="Channel 2 Trigger Enable" format="enum" enum="d1e16368"
                id="FTM1@FTM1-EXTTRIG@CH2TRIG"
                offset="[0]"/>
         <field description="Channel 3 Trigger Enable" format="enum" enum="d1e16414"
                id="FTM1@FTM1-EXTTRIG@CH3TRIG"
                offset="[1]"/>
         <field description="Channel 4 Trigger Enable" format="enum" enum="d1e16460"
                id="FTM1@FTM1-EXTTRIG@CH4TRIG"
                offset="[2]"/>
         <field description="Channel 5 Trigger Enable" format="enum" enum="d1e16506"
                id="FTM1@FTM1-EXTTRIG@CH5TRIG"
                offset="[3]"/>
         <field description="Channel 0 Trigger Enable" format="enum" enum="d1e16552"
                id="FTM1@FTM1-EXTTRIG@CH0TRIG"
                offset="[4]"/>
         <field description="Channel 1 Trigger Enable" format="enum" enum="d1e16599"
                id="FTM1@FTM1-EXTTRIG@CH1TRIG"
                offset="[5]"/>
         <field description="Initialization Trigger Enable" format="enum" enum="d1e16645"
                id="FTM1@FTM1-EXTTRIG@INITTRIGEN"
                offset="[6]"/>
         <field description="Channel Trigger Flag" format="enum" enum="d1e16691"
                id="FTM1@FTM1-EXTTRIG@TRIGF"
                offset="[7]"/>
      </register>
      <register description="Channels Polarity" format="hex0x" id="FTM1@FTM1-POL" offset="0x70"
                size="4">
         <field description="Channel 0 Polarity" format="enum" enum="d1e16765"
                id="FTM1@FTM1-POL@POL0"
                offset="[0]"/>
         <field description="Channel 1 Polarity" format="enum" enum="d1e16811"
                id="FTM1@FTM1-POL@POL1"
                offset="[1]"/>
         <field description="Channel 2 Polarity" format="enum" enum="d1e16857"
                id="FTM1@FTM1-POL@POL2"
                offset="[2]"/>
         <field description="Channel 3 Polarity" format="enum" enum="d1e16903"
                id="FTM1@FTM1-POL@POL3"
                offset="[3]"/>
         <field description="Channel 4 Polarity" format="enum" enum="d1e16949"
                id="FTM1@FTM1-POL@POL4"
                offset="[4]"/>
         <field description="Channel 5 Polarity" format="enum" enum="d1e16996"
                id="FTM1@FTM1-POL@POL5"
                offset="[5]"/>
         <field description="Channel 6 Polarity" format="enum" enum="d1e17042"
                id="FTM1@FTM1-POL@POL6"
                offset="[6]"/>
         <field description="Channel 7 Polarity" format="enum" enum="d1e17088"
                id="FTM1@FTM1-POL@POL7"
                offset="[7]"/>
      </register>
      <register description="Fault Mode Status" format="hex0x" id="FTM1@FTM1-FMS" offset="0x74"
                size="4">
         <field description="Fault Detection Flag 0" format="enum" enum="d1e17162"
                id="FTM1@FTM1-FMS@FAULTF0"
                offset="[0]"/>
         <field description="Fault Detection Flag 1" format="enum" enum="d1e17208"
                id="FTM1@FTM1-FMS@FAULTF1"
                offset="[1]"/>
         <field description="Fault Detection Flag 2" format="enum" enum="d1e17254"
                id="FTM1@FTM1-FMS@FAULTF2"
                offset="[2]"/>
         <field description="Fault Detection Flag 3" format="enum" enum="d1e17300"
                id="FTM1@FTM1-FMS@FAULTF3"
                offset="[3]"/>
         <field description="Fault Inputs" format="enum" enum="d1e17346"
                id="FTM1@FTM1-FMS@FAULTIN"
                offset="[5]"/>
         <field description="Write Protection Enable" format="enum" enum="d1e17393"
                id="FTM1@FTM1-FMS@WPEN"
                offset="[6]"/>
         <field description="Fault Detection Flag" format="enum" enum="d1e17439"
                id="FTM1@FTM1-FMS@FAULTF"
                offset="[7]"/>
      </register>
      <register description="Input Capture Filter Control" format="hex0x" id="FTM1@FTM1-FILTER"
                offset="0x78"
                size="4">
         <field description="Channel 0 Input Filter" format="hex0x"
                id="FTM1@FTM1-FILTER@CH0FVAL"
                offset="[3:0]"/>
         <field description="Channel 1 Input Filter" format="hex0x"
                id="FTM1@FTM1-FILTER@CH1FVAL"
                offset="[7:4]"/>
         <field description="Channel 2 Input Filter" format="hex0x"
                id="FTM1@FTM1-FILTER@CH2FVAL"
                offset="[11:8]"/>
         <field description="Channel 3 Input Filter" format="hex0x"
                id="FTM1@FTM1-FILTER@CH3FVAL"
                offset="[15:12]"/>
      </register>
      <register description="Fault Control" format="hex0x" id="FTM1@FTM1-FLTCTRL" offset="0x7c"
                size="4">
         <field description="Fault Input 0 Enable" format="enum" enum="d1e17614"
                id="FTM1@FTM1-FLTCTRL@FAULT0EN"
                offset="[0]"/>
         <field description="Fault Input 1 Enable" format="enum" enum="d1e17660"
                id="FTM1@FTM1-FLTCTRL@FAULT1EN"
                offset="[1]"/>
         <field description="Fault Input 2 Enable" format="enum" enum="d1e17706"
                id="FTM1@FTM1-FLTCTRL@FAULT2EN"
                offset="[2]"/>
         <field description="Fault Input 3 Enable" format="enum" enum="d1e17752"
                id="FTM1@FTM1-FLTCTRL@FAULT3EN"
                offset="[3]"/>
         <field description="Fault Input 0 Filter Enable" format="enum" enum="d1e17798"
                id="FTM1@FTM1-FLTCTRL@FFLTR0EN"
                offset="[4]"/>
         <field description="Fault Input 1 Filter Enable" format="enum" enum="d1e17845"
                id="FTM1@FTM1-FLTCTRL@FFLTR1EN"
                offset="[5]"/>
         <field description="Fault Input 2 Filter Enable" format="enum" enum="d1e17891"
                id="FTM1@FTM1-FLTCTRL@FFLTR2EN"
                offset="[6]"/>
         <field description="Fault Input 3 Filter Enable" format="enum" enum="d1e17937"
                id="FTM1@FTM1-FLTCTRL@FFLTR3EN"
                offset="[7]"/>
         <field description="Fault Input Filter" format="hex0x" id="FTM1@FTM1-FLTCTRL@FFVAL"
                offset="[11:8]"/>
      </register>
      <register description="Configuration" format="hex0x" id="FTM1@FTM1-CONF" offset="0x84"
                size="4">
         <field description="TOF Frequency" format="hex0x" id="FTM1@FTM1-CONF@NUMTOF"
                offset="[4:0]"/>
         <field description="Debug Mode" format="hex0x" id="FTM1@FTM1-CONF@BDMMODE"
                offset="[7:6]"/>
         <field description="Global Time Base Enable" format="enum" enum="d1e18065"
                id="FTM1@FTM1-CONF@GTBEEN"
                offset="[9]"/>
         <field description="Global Time Base Output" format="enum" enum="d1e18111"
                id="FTM1@FTM1-CONF@GTBEOUT"
                offset="[10]"/>
      </register>
      <register description="FTM Fault Input Polarity" format="hex0x" id="FTM1@FTM1-FLTPOL"
                offset="0x88"
                size="4">
         <field description="Fault Input 0 Polarity" format="enum" enum="d1e18185"
                id="FTM1@FTM1-FLTPOL@FLT0POL"
                offset="[0]"/>
         <field description="Fault Input 1 Polarity" format="enum" enum="d1e18231"
                id="FTM1@FTM1-FLTPOL@FLT1POL"
                offset="[1]"/>
         <field description="Fault Input 2 Polarity" format="enum" enum="d1e18277"
                id="FTM1@FTM1-FLTPOL@FLT2POL"
                offset="[2]"/>
         <field description="Fault Input 3 Polarity" format="enum" enum="d1e18323"
                id="FTM1@FTM1-FLTPOL@FLT3POL"
                offset="[3]"/>
      </register>
      <register description="Synchronization Configuration" format="hex0x"
                id="FTM1@FTM1-SYNCONF"
                offset="0x8c"
                size="4">
         <field description="Hardware Trigger Mode" format="enum" enum="d1e18397"
                id="FTM1@FTM1-SYNCONF@HWTRIGMODE"
                offset="[0]"/>
         <field description="CNTIN Register Synchronization" format="enum" enum="d1e18443"
                id="FTM1@FTM1-SYNCONF@CNTINC"
                offset="[2]"/>
         <field description="INVCTRL Register Synchronization" format="enum" enum="d1e18489"
                id="FTM1@FTM1-SYNCONF@INVC"
                offset="[4]"/>
         <field description="SWOCTRL Register Synchronization" format="enum" enum="d1e18535"
                id="FTM1@FTM1-SYNCONF@SWOC"
                offset="[5]"/>
         <field description="Synchronization Mode" format="enum" enum="d1e18581"
                id="FTM1@FTM1-SYNCONF@SYNCMODE"
                offset="[7]"/>
         <field description="FTM counter synchronization is activated by the software trigger."
                format="enum"
                enum="d1e18628"
                id="FTM1@FTM1-SYNCONF@SWRSTCNT"
                offset="[8]"/>
         <field description="MOD, CNTIN, and CV registers synchronization is activated by the software trigger."
                format="enum"
                enum="d1e18674"
                id="FTM1@FTM1-SYNCONF@SWWRBUF"
                offset="[9]"/>
         <field description="Output mask synchronization is activated by the software trigger."
                format="enum"
                enum="d1e18720"
                id="FTM1@FTM1-SYNCONF@SWOM"
                offset="[10]"/>
         <field description="Inverting control synchronization is activated by the software trigger."
                format="enum"
                enum="d1e18766"
                id="FTM1@FTM1-SYNCONF@SWINVC"
                offset="[11]"/>
         <field description="Software output control synchronization is activated by the software trigger."
                format="enum"
                enum="d1e18812"
                id="FTM1@FTM1-SYNCONF@SWSOC"
                offset="[12]"/>
         <field description="FTM counter synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e18858"
                id="FTM1@FTM1-SYNCONF@HWRSTCNT"
                offset="[16]"/>
         <field description="MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e18905"
                id="FTM1@FTM1-SYNCONF@HWWRBUF"
                offset="[17]"/>
         <field description="Output mask synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e18951"
                id="FTM1@FTM1-SYNCONF@HWOM"
                offset="[18]"/>
         <field description="Inverting control synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e18997"
                id="FTM1@FTM1-SYNCONF@HWINVC"
                offset="[19]"/>
         <field description="Software output control synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e19043"
                id="FTM1@FTM1-SYNCONF@HWSOC"
                offset="[20]"/>
      </register>
      <register description="FTM Inverting Control" format="hex0x" id="FTM1@FTM1-INVCTRL"
                offset="0x90"
                size="4">
         <field description="Pair Channels 0 Inverting Enable" format="enum" enum="d1e19117"
                id="FTM1@FTM1-INVCTRL@INV0EN"
                offset="[0]"/>
         <field description="Pair Channels 1 Inverting Enable" format="enum" enum="d1e19163"
                id="FTM1@FTM1-INVCTRL@INV1EN"
                offset="[1]"/>
         <field description="Pair Channels 2 Inverting Enable" format="enum" enum="d1e19209"
                id="FTM1@FTM1-INVCTRL@INV2EN"
                offset="[2]"/>
         <field description="Pair Channels 3 Inverting Enable" format="enum" enum="d1e19255"
                id="FTM1@FTM1-INVCTRL@INV3EN"
                offset="[3]"/>
      </register>
      <register description="FTM Software Output Control" format="hex0x" id="FTM1@FTM1-SWOCTRL"
                offset="0x94"
                size="4">
         <field description="Channel 0 Software Output Control Enable" format="enum"
                enum="d1e19329"
                id="FTM1@FTM1-SWOCTRL@CH0OC"
                offset="[0]"/>
         <field description="Channel 1 Software Output Control Enable" format="enum"
                enum="d1e19375"
                id="FTM1@FTM1-SWOCTRL@CH1OC"
                offset="[1]"/>
         <field description="Channel 2 Software Output Control Enable" format="enum"
                enum="d1e19421"
                id="FTM1@FTM1-SWOCTRL@CH2OC"
                offset="[2]"/>
         <field description="Channel 3 Software Output Control Enable" format="enum"
                enum="d1e19467"
                id="FTM1@FTM1-SWOCTRL@CH3OC"
                offset="[3]"/>
         <field description="Channel 4 Software Output Control Enable" format="enum"
                enum="d1e19513"
                id="FTM1@FTM1-SWOCTRL@CH4OC"
                offset="[4]"/>
         <field description="Channel 5 Software Output Control Enable" format="enum"
                enum="d1e19560"
                id="FTM1@FTM1-SWOCTRL@CH5OC"
                offset="[5]"/>
         <field description="Channel 6 Software Output Control Enable" format="enum"
                enum="d1e19606"
                id="FTM1@FTM1-SWOCTRL@CH6OC"
                offset="[6]"/>
         <field description="Channel 7 Software Output Control Enable" format="enum"
                enum="d1e19652"
                id="FTM1@FTM1-SWOCTRL@CH7OC"
                offset="[7]"/>
         <field description="Channel 0 Software Output Control Value" format="enum"
                enum="d1e19698"
                id="FTM1@FTM1-SWOCTRL@CH0OCV"
                offset="[8]"/>
         <field description="Channel 1 Software Output Control Value" format="enum"
                enum="d1e19744"
                id="FTM1@FTM1-SWOCTRL@CH1OCV"
                offset="[9]"/>
         <field description="Channel 2 Software Output Control Value" format="enum"
                enum="d1e19790"
                id="FTM1@FTM1-SWOCTRL@CH2OCV"
                offset="[10]"/>
         <field description="Channel 3 Software Output Control Value" format="enum"
                enum="d1e19837"
                id="FTM1@FTM1-SWOCTRL@CH3OCV"
                offset="[11]"/>
         <field description="Channel 4 Software Output Control Value" format="enum"
                enum="d1e19883"
                id="FTM1@FTM1-SWOCTRL@CH4OCV"
                offset="[12]"/>
         <field description="Channel 5 Software Output Control Value" format="enum"
                enum="d1e19929"
                id="FTM1@FTM1-SWOCTRL@CH5OCV"
                offset="[13]"/>
         <field description="Channel 6 Software Output Control Value" format="enum"
                enum="d1e19975"
                id="FTM1@FTM1-SWOCTRL@CH6OCV"
                offset="[14]"/>
         <field description="Channel 7 Software Output Control Value" format="enum"
                enum="d1e20021"
                id="FTM1@FTM1-SWOCTRL@CH7OCV"
                offset="[15]"/>
      </register>
      <register description="FTM PWM Load" format="hex0x" id="FTM1@FTM1-PWMLOAD" offset="0x98"
                size="4">
         <field description="Channel 0 Select" format="enum" enum="d1e20096"
                id="FTM1@FTM1-PWMLOAD@CH0SEL"
                offset="[0]"/>
         <field description="Channel 1 Select" format="enum" enum="d1e20142"
                id="FTM1@FTM1-PWMLOAD@CH1SEL"
                offset="[1]"/>
         <field description="Channel 2 Select" format="enum" enum="d1e20188"
                id="FTM1@FTM1-PWMLOAD@CH2SEL"
                offset="[2]"/>
         <field description="Channel 3 Select" format="enum" enum="d1e20234"
                id="FTM1@FTM1-PWMLOAD@CH3SEL"
                offset="[3]"/>
         <field description="Channel 4 Select" format="enum" enum="d1e20280"
                id="FTM1@FTM1-PWMLOAD@CH4SEL"
                offset="[4]"/>
         <field description="Channel 5 Select" format="enum" enum="d1e20327"
                id="FTM1@FTM1-PWMLOAD@CH5SEL"
                offset="[5]"/>
         <field description="Channel 6 Select" format="enum" enum="d1e20373"
                id="FTM1@FTM1-PWMLOAD@CH6SEL"
                offset="[6]"/>
         <field description="Channel 7 Select" format="enum" enum="d1e20419"
                id="FTM1@FTM1-PWMLOAD@CH7SEL"
                offset="[7]"/>
         <field description="Load Enable" format="enum" enum="d1e20465"
                id="FTM1@FTM1-PWMLOAD@LDOK"
                offset="[9]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="FlexTimer Module" id="FTM2" size="0x9c">
      <register description="Status And Control" format="hex0x" id="FTM2@FTM2-SC" offset="0x0"
                size="4">
         <field description="Prescale Factor Selection" format="enum" enum="d1e20582"
                id="FTM2@FTM2-SC@PS"
                offset="[2:0]"/>
         <field description="Clock Source Selection" format="enum" enum="d1e20701"
                id="FTM2@FTM2-SC@CLKS"
                offset="[4:3]"/>
         <field description="Center-Aligned PWM Select" format="enum" enum="d1e20771"
                id="FTM2@FTM2-SC@CPWMS"
                offset="[5]"/>
         <field description="Timer Overflow Interrupt Enable" format="enum" enum="d1e20817"
                id="FTM2@FTM2-SC@TOIE"
                offset="[6]"/>
         <field description="Timer Overflow Flag" format="enum" enum="d1e20863"
                id="FTM2@FTM2-SC@TOF"
                offset="[7]"/>
      </register>
      <register description="Counter" format="hex0x" id="FTM2@FTM2-CNT" offset="0x4" size="4">
         <field description="Counter Value" format="hex0x" id="FTM2@FTM2-CNT@COUNT"
                offset="[15:0]"/>
      </register>
      <register description="Modulo" format="hex0x" id="FTM2@FTM2-MOD" offset="0x8" size="4">
         <field description="Modulo Value" format="hex0x" id="FTM2@FTM2-MOD@MOD"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM2@FTM2-C0SC"
                offset="0xc"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM2@FTM2-C0SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM2@FTM2-C0SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM2@FTM2-C0SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM2@FTM2-C0SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e21110"
                id="FTM2@FTM2-C0SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e21157"
                id="FTM2@FTM2-C0SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM2@FTM2-C1SC"
                offset="0x14"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM2@FTM2-C1SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM2@FTM2-C1SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM2@FTM2-C1SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM2@FTM2-C1SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e21110"
                id="FTM2@FTM2-C1SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e21157"
                id="FTM2@FTM2-C1SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM2@FTM2-C2SC"
                offset="0x1c"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM2@FTM2-C2SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM2@FTM2-C2SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM2@FTM2-C2SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM2@FTM2-C2SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e21110"
                id="FTM2@FTM2-C2SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e21157"
                id="FTM2@FTM2-C2SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM2@FTM2-C3SC"
                offset="0x24"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM2@FTM2-C3SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM2@FTM2-C3SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM2@FTM2-C3SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM2@FTM2-C3SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e21110"
                id="FTM2@FTM2-C3SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e21157"
                id="FTM2@FTM2-C3SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM2@FTM2-C4SC"
                offset="0x2c"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM2@FTM2-C4SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM2@FTM2-C4SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM2@FTM2-C4SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM2@FTM2-C4SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e21110"
                id="FTM2@FTM2-C4SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e21157"
                id="FTM2@FTM2-C4SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM2@FTM2-C5SC"
                offset="0x34"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM2@FTM2-C5SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM2@FTM2-C5SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM2@FTM2-C5SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM2@FTM2-C5SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e21110"
                id="FTM2@FTM2-C5SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e21157"
                id="FTM2@FTM2-C5SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM2@FTM2-C6SC"
                offset="0x3c"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM2@FTM2-C6SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM2@FTM2-C6SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM2@FTM2-C6SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM2@FTM2-C6SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e21110"
                id="FTM2@FTM2-C6SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e21157"
                id="FTM2@FTM2-C6SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Status And Control" format="hex0x" id="FTM2@FTM2-C7SC"
                offset="0x44"
                size="4">
         <field description="Edge or Level Select" format="hex0x" id="FTM2@FTM2-C7SC@ELSA"
                offset="[2]"/>
         <field description="Edge or Level Select" format="hex0x" id="FTM2@FTM2-C7SC@ELSB"
                offset="[3]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM2@FTM2-C7SC@MSA"
                offset="[4]"/>
         <field description="Channel Mode Select" format="hex0x" id="FTM2@FTM2-C7SC@MSB"
                offset="[5]"/>
         <field description="Channel Interrupt Enable" format="enum" enum="d1e21110"
                id="FTM2@FTM2-C7SC@CHIE"
                offset="[6]"/>
         <field description="Channel Flag" format="enum" enum="d1e21157"
                id="FTM2@FTM2-C7SC@CHF"
                offset="[7]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM2@FTM2-C0V" offset="0x10"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM2@FTM2-C0V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM2@FTM2-C1V" offset="0x18"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM2@FTM2-C1V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM2@FTM2-C2V" offset="0x20"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM2@FTM2-C2V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM2@FTM2-C3V" offset="0x28"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM2@FTM2-C3V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM2@FTM2-C4V" offset="0x30"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM2@FTM2-C4V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM2@FTM2-C5V" offset="0x38"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM2@FTM2-C5V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM2@FTM2-C6V" offset="0x40"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM2@FTM2-C6V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Channel (n) Value" format="hex0x" id="FTM2@FTM2-C7V" offset="0x48"
                size="4">
         <field description="Channel Value" format="hex0x" id="FTM2@FTM2-C7V@VAL"
                offset="[15:0]"/>
      </register>
      <register description="Counter Initial Value" format="hex0x" id="FTM2@FTM2-CNTIN"
                offset="0x4c"
                size="4">
         <field description="Initial Value Of The FTM Counter" format="hex0x"
                id="FTM2@FTM2-CNTIN@INIT"
                offset="[15:0]"/>
      </register>
      <register description="Capture And Compare Status" format="hex0x" id="FTM2@FTM2-STATUS"
                offset="0x50"
                size="4">
         <field description="Channel 0 Flag" format="enum" enum="d1e21333"
                id="FTM2@FTM2-STATUS@CH0F"
                offset="[0]"/>
         <field description="Channel 1 Flag" format="enum" enum="d1e21379"
                id="FTM2@FTM2-STATUS@CH1F"
                offset="[1]"/>
         <field description="Channel 2 Flag" format="enum" enum="d1e21425"
                id="FTM2@FTM2-STATUS@CH2F"
                offset="[2]"/>
         <field description="Channel 3 Flag" format="enum" enum="d1e21471"
                id="FTM2@FTM2-STATUS@CH3F"
                offset="[3]"/>
         <field description="Channel 4 Flag" format="enum" enum="d1e21517"
                id="FTM2@FTM2-STATUS@CH4F"
                offset="[4]"/>
         <field description="Channel 5 Flag" format="enum" enum="d1e21564"
                id="FTM2@FTM2-STATUS@CH5F"
                offset="[5]"/>
         <field description="Channel 6 Flag" format="enum" enum="d1e21610"
                id="FTM2@FTM2-STATUS@CH6F"
                offset="[6]"/>
         <field description="Channel 7 Flag" format="enum" enum="d1e21656"
                id="FTM2@FTM2-STATUS@CH7F"
                offset="[7]"/>
      </register>
      <register description="Features Mode Selection" format="hex0x" id="FTM2@FTM2-MODE"
                offset="0x54"
                size="4">
         <field description="FTM Enable" format="enum" enum="d1e21730"
                id="FTM2@FTM2-MODE@FTMEN"
                offset="[0]"/>
         <field description="Initialize The Channels Output" format="hex0x"
                id="FTM2@FTM2-MODE@INIT"
                offset="[1]"/>
         <field description="Write Protection Disable" format="enum" enum="d1e21794"
                id="FTM2@FTM2-MODE@WPDIS"
                offset="[2]"/>
         <field description="PWM Synchronization Mode" format="enum" enum="d1e21840"
                id="FTM2@FTM2-MODE@PWMSYNC"
                offset="[3]"/>
         <field description="Capture Test Mode Enable" format="enum" enum="d1e21886"
                id="FTM2@FTM2-MODE@CAPTEST"
                offset="[4]"/>
         <field description="Fault Control Mode" format="enum" enum="d1e21933"
                id="FTM2@FTM2-MODE@FAULTM"
                offset="[6:5]"/>
         <field description="Fault Interrupt Enable" format="enum" enum="d1e22003"
                id="FTM2@FTM2-MODE@FAULTIE"
                offset="[7]"/>
      </register>
      <register description="Synchronization" format="hex0x" id="FTM2@FTM2-SYNC" offset="0x58"
                size="4">
         <field description="Minimum Loading Point Enable" format="enum" enum="d1e22077"
                id="FTM2@FTM2-SYNC@CNTMIN"
                offset="[0]"/>
         <field description="Maximum Loading Point Enable" format="enum" enum="d1e22123"
                id="FTM2@FTM2-SYNC@CNTMAX"
                offset="[1]"/>
         <field description="FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
                format="enum"
                enum="d1e22169"
                id="FTM2@FTM2-SYNC@REINIT"
                offset="[2]"/>
         <field description="Output Mask Synchronization" format="enum" enum="d1e22215"
                id="FTM2@FTM2-SYNC@SYNCHOM"
                offset="[3]"/>
         <field description="PWM Synchronization Hardware Trigger 0" format="enum"
                enum="d1e22261"
                id="FTM2@FTM2-SYNC@TRIG0"
                offset="[4]"/>
         <field description="PWM Synchronization Hardware Trigger 1" format="enum"
                enum="d1e22308"
                id="FTM2@FTM2-SYNC@TRIG1"
                offset="[5]"/>
         <field description="PWM Synchronization Hardware Trigger 2" format="enum"
                enum="d1e22354"
                id="FTM2@FTM2-SYNC@TRIG2"
                offset="[6]"/>
         <field description="PWM Synchronization Software Trigger" format="enum"
                enum="d1e22400"
                id="FTM2@FTM2-SYNC@SWSYNC"
                offset="[7]"/>
      </register>
      <register description="Initial State For Channels Output" format="hex0x"
                id="FTM2@FTM2-OUTINIT"
                offset="0x5c"
                size="4">
         <field description="Channel 0 Output Initialization Value" format="enum"
                enum="d1e22474"
                id="FTM2@FTM2-OUTINIT@CH0OI"
                offset="[0]"/>
         <field description="Channel 1 Output Initialization Value" format="enum"
                enum="d1e22520"
                id="FTM2@FTM2-OUTINIT@CH1OI"
                offset="[1]"/>
         <field description="Channel 2 Output Initialization Value" format="enum"
                enum="d1e22566"
                id="FTM2@FTM2-OUTINIT@CH2OI"
                offset="[2]"/>
         <field description="Channel 3 Output Initialization Value" format="enum"
                enum="d1e22612"
                id="FTM2@FTM2-OUTINIT@CH3OI"
                offset="[3]"/>
         <field description="Channel 4 Output Initialization Value" format="enum"
                enum="d1e22658"
                id="FTM2@FTM2-OUTINIT@CH4OI"
                offset="[4]"/>
         <field description="Channel 5 Output Initialization Value" format="enum"
                enum="d1e22705"
                id="FTM2@FTM2-OUTINIT@CH5OI"
                offset="[5]"/>
         <field description="Channel 6 Output Initialization Value" format="enum"
                enum="d1e22751"
                id="FTM2@FTM2-OUTINIT@CH6OI"
                offset="[6]"/>
         <field description="Channel 7 Output Initialization Value" format="enum"
                enum="d1e22797"
                id="FTM2@FTM2-OUTINIT@CH7OI"
                offset="[7]"/>
      </register>
      <register description="Output Mask" format="hex0x" id="FTM2@FTM2-OUTMASK" offset="0x60"
                size="4">
         <field description="Channel 0 Output Mask" format="enum" enum="d1e22871"
                id="FTM2@FTM2-OUTMASK@CH0OM"
                offset="[0]"/>
         <field description="Channel 1 Output Mask" format="enum" enum="d1e22917"
                id="FTM2@FTM2-OUTMASK@CH1OM"
                offset="[1]"/>
         <field description="Channel 2 Output Mask" format="enum" enum="d1e22963"
                id="FTM2@FTM2-OUTMASK@CH2OM"
                offset="[2]"/>
         <field description="Channel 3 Output Mask" format="enum" enum="d1e23009"
                id="FTM2@FTM2-OUTMASK@CH3OM"
                offset="[3]"/>
         <field description="Channel 4 Output Mask" format="enum" enum="d1e23055"
                id="FTM2@FTM2-OUTMASK@CH4OM"
                offset="[4]"/>
         <field description="Channel 5 Output Mask" format="enum" enum="d1e23102"
                id="FTM2@FTM2-OUTMASK@CH5OM"
                offset="[5]"/>
         <field description="Channel 6 Output Mask" format="enum" enum="d1e23148"
                id="FTM2@FTM2-OUTMASK@CH6OM"
                offset="[6]"/>
         <field description="Channel 7 Output Mask" format="enum" enum="d1e23194"
                id="FTM2@FTM2-OUTMASK@CH7OM"
                offset="[7]"/>
      </register>
      <register description="Function For Linked Channels" format="hex0x"
                id="FTM2@FTM2-COMBINE"
                offset="0x64"
                size="4">
         <field description="Combine Channels For n = 0" format="enum" enum="d1e23269"
                id="FTM2@FTM2-COMBINE@COMBINE0"
                offset="[0]"/>
         <field description="Complement Of Channel (n) For n = 0" format="enum" enum="d1e23315"
                id="FTM2@FTM2-COMBINE@COMP0"
                offset="[1]"/>
         <field description="Dual Edge Capture Mode Enable For n = 0" format="enum"
                enum="d1e23361"
                id="FTM2@FTM2-COMBINE@DECAPEN0"
                offset="[2]"/>
         <field description="Dual Edge Capture Mode Captures For n = 0" format="enum"
                enum="d1e23407"
                id="FTM2@FTM2-COMBINE@DECAP0"
                offset="[3]"/>
         <field description="Deadtime Enable For n = 0" format="enum" enum="d1e23453"
                id="FTM2@FTM2-COMBINE@DTEN0"
                offset="[4]"/>
         <field description="Synchronization Enable For n = 0" format="enum" enum="d1e23500"
                id="FTM2@FTM2-COMBINE@SYNCEN0"
                offset="[5]"/>
         <field description="Fault Control Enable For n = 0" format="enum" enum="d1e23546"
                id="FTM2@FTM2-COMBINE@FAULTEN0"
                offset="[6]"/>
         <field description="Combine Channels For n = 2" format="enum" enum="d1e23592"
                id="FTM2@FTM2-COMBINE@COMBINE1"
                offset="[8]"/>
         <field description="Complement Of Channel (n) For n = 2" format="enum" enum="d1e23638"
                id="FTM2@FTM2-COMBINE@COMP1"
                offset="[9]"/>
         <field description="Dual Edge Capture Mode Enable For n = 2" format="enum"
                enum="d1e23684"
                id="FTM2@FTM2-COMBINE@DECAPEN1"
                offset="[10]"/>
         <field description="Dual Edge Capture Mode Captures For n = 2" format="enum"
                enum="d1e23730"
                id="FTM2@FTM2-COMBINE@DECAP1"
                offset="[11]"/>
         <field description="Deadtime Enable For n = 2" format="enum" enum="d1e23777"
                id="FTM2@FTM2-COMBINE@DTEN1"
                offset="[12]"/>
         <field description="Synchronization Enable For n = 2" format="enum" enum="d1e23823"
                id="FTM2@FTM2-COMBINE@SYNCEN1"
                offset="[13]"/>
         <field description="Fault Control Enable For n = 2" format="enum" enum="d1e23869"
                id="FTM2@FTM2-COMBINE@FAULTEN1"
                offset="[14]"/>
         <field description="Combine Channels For n = 4" format="enum" enum="d1e23915"
                id="FTM2@FTM2-COMBINE@COMBINE2"
                offset="[16]"/>
         <field description="Complement Of Channel (n) For n = 4" format="enum" enum="d1e23961"
                id="FTM2@FTM2-COMBINE@COMP2"
                offset="[17]"/>
         <field description="Dual Edge Capture Mode Enable For n = 4" format="enum"
                enum="d1e24007"
                id="FTM2@FTM2-COMBINE@DECAPEN2"
                offset="[18]"/>
         <field description="Dual Edge Capture Mode Captures For n = 4" format="enum"
                enum="d1e24054"
                id="FTM2@FTM2-COMBINE@DECAP2"
                offset="[19]"/>
         <field description="Deadtime Enable For n = 4" format="enum" enum="d1e24100"
                id="FTM2@FTM2-COMBINE@DTEN2"
                offset="[20]"/>
         <field description="Synchronization Enable For n = 4" format="enum" enum="d1e24146"
                id="FTM2@FTM2-COMBINE@SYNCEN2"
                offset="[21]"/>
         <field description="Fault Control Enable For n = 4" format="enum" enum="d1e24192"
                id="FTM2@FTM2-COMBINE@FAULTEN2"
                offset="[22]"/>
         <field description="Combine Channels For n = 6" format="enum" enum="d1e24238"
                id="FTM2@FTM2-COMBINE@COMBINE3"
                offset="[24]"/>
         <field description="Complement Of Channel (n) for n = 6" format="enum" enum="d1e24284"
                id="FTM2@FTM2-COMBINE@COMP3"
                offset="[25]"/>
         <field description="Dual Edge Capture Mode Enable For n = 6" format="enum"
                enum="d1e24331"
                id="FTM2@FTM2-COMBINE@DECAPEN3"
                offset="[26]"/>
         <field description="Dual Edge Capture Mode Captures For n = 6" format="enum"
                enum="d1e24377"
                id="FTM2@FTM2-COMBINE@DECAP3"
                offset="[27]"/>
         <field description="Deadtime Enable For n = 6" format="enum" enum="d1e24423"
                id="FTM2@FTM2-COMBINE@DTEN3"
                offset="[28]"/>
         <field description="Synchronization Enable For n = 6" format="enum" enum="d1e24469"
                id="FTM2@FTM2-COMBINE@SYNCEN3"
                offset="[29]"/>
         <field description="Fault Control Enable For n = 6" format="enum" enum="d1e24515"
                id="FTM2@FTM2-COMBINE@FAULTEN3"
                offset="[30]"/>
      </register>
      <register description="Deadtime Insertion Control" format="hex0x" id="FTM2@FTM2-DEADTIME"
                offset="0x68"
                size="4">
         <field description="Deadtime Value" format="hex0x" id="FTM2@FTM2-DEADTIME@DTVAL"
                offset="[5:0]"/>
         <field description="Deadtime Prescaler Value" format="enum" enum="d1e24607"
                id="FTM2@FTM2-DEADTIME@DTPS"
                offset="[7:6]"/>
      </register>
      <register description="FTM External Trigger" format="hex0x" id="FTM2@FTM2-EXTTRIG"
                offset="0x6c"
                size="4">
         <field description="Channel 2 Trigger Enable" format="enum" enum="d1e24681"
                id="FTM2@FTM2-EXTTRIG@CH2TRIG"
                offset="[0]"/>
         <field description="Channel 3 Trigger Enable" format="enum" enum="d1e24727"
                id="FTM2@FTM2-EXTTRIG@CH3TRIG"
                offset="[1]"/>
         <field description="Channel 4 Trigger Enable" format="enum" enum="d1e24773"
                id="FTM2@FTM2-EXTTRIG@CH4TRIG"
                offset="[2]"/>
         <field description="Channel 5 Trigger Enable" format="enum" enum="d1e24819"
                id="FTM2@FTM2-EXTTRIG@CH5TRIG"
                offset="[3]"/>
         <field description="Channel 0 Trigger Enable" format="enum" enum="d1e24865"
                id="FTM2@FTM2-EXTTRIG@CH0TRIG"
                offset="[4]"/>
         <field description="Channel 1 Trigger Enable" format="enum" enum="d1e24912"
                id="FTM2@FTM2-EXTTRIG@CH1TRIG"
                offset="[5]"/>
         <field description="Initialization Trigger Enable" format="enum" enum="d1e24958"
                id="FTM2@FTM2-EXTTRIG@INITTRIGEN"
                offset="[6]"/>
         <field description="Channel Trigger Flag" format="enum" enum="d1e25004"
                id="FTM2@FTM2-EXTTRIG@TRIGF"
                offset="[7]"/>
      </register>
      <register description="Channels Polarity" format="hex0x" id="FTM2@FTM2-POL" offset="0x70"
                size="4">
         <field description="Channel 0 Polarity" format="enum" enum="d1e25078"
                id="FTM2@FTM2-POL@POL0"
                offset="[0]"/>
         <field description="Channel 1 Polarity" format="enum" enum="d1e25124"
                id="FTM2@FTM2-POL@POL1"
                offset="[1]"/>
         <field description="Channel 2 Polarity" format="enum" enum="d1e25170"
                id="FTM2@FTM2-POL@POL2"
                offset="[2]"/>
         <field description="Channel 3 Polarity" format="enum" enum="d1e25216"
                id="FTM2@FTM2-POL@POL3"
                offset="[3]"/>
         <field description="Channel 4 Polarity" format="enum" enum="d1e25262"
                id="FTM2@FTM2-POL@POL4"
                offset="[4]"/>
         <field description="Channel 5 Polarity" format="enum" enum="d1e25309"
                id="FTM2@FTM2-POL@POL5"
                offset="[5]"/>
         <field description="Channel 6 Polarity" format="enum" enum="d1e25355"
                id="FTM2@FTM2-POL@POL6"
                offset="[6]"/>
         <field description="Channel 7 Polarity" format="enum" enum="d1e25401"
                id="FTM2@FTM2-POL@POL7"
                offset="[7]"/>
      </register>
      <register description="Fault Mode Status" format="hex0x" id="FTM2@FTM2-FMS" offset="0x74"
                size="4">
         <field description="Fault Detection Flag 0" format="enum" enum="d1e25475"
                id="FTM2@FTM2-FMS@FAULTF0"
                offset="[0]"/>
         <field description="Fault Detection Flag 1" format="enum" enum="d1e25521"
                id="FTM2@FTM2-FMS@FAULTF1"
                offset="[1]"/>
         <field description="Fault Detection Flag 2" format="enum" enum="d1e25567"
                id="FTM2@FTM2-FMS@FAULTF2"
                offset="[2]"/>
         <field description="Fault Detection Flag 3" format="enum" enum="d1e25613"
                id="FTM2@FTM2-FMS@FAULTF3"
                offset="[3]"/>
         <field description="Fault Inputs" format="enum" enum="d1e25659"
                id="FTM2@FTM2-FMS@FAULTIN"
                offset="[5]"/>
         <field description="Write Protection Enable" format="enum" enum="d1e25706"
                id="FTM2@FTM2-FMS@WPEN"
                offset="[6]"/>
         <field description="Fault Detection Flag" format="enum" enum="d1e25752"
                id="FTM2@FTM2-FMS@FAULTF"
                offset="[7]"/>
      </register>
      <register description="Input Capture Filter Control" format="hex0x" id="FTM2@FTM2-FILTER"
                offset="0x78"
                size="4">
         <field description="Channel 0 Input Filter" format="hex0x"
                id="FTM2@FTM2-FILTER@CH0FVAL"
                offset="[3:0]"/>
         <field description="Channel 1 Input Filter" format="hex0x"
                id="FTM2@FTM2-FILTER@CH1FVAL"
                offset="[7:4]"/>
         <field description="Channel 2 Input Filter" format="hex0x"
                id="FTM2@FTM2-FILTER@CH2FVAL"
                offset="[11:8]"/>
         <field description="Channel 3 Input Filter" format="hex0x"
                id="FTM2@FTM2-FILTER@CH3FVAL"
                offset="[15:12]"/>
      </register>
      <register description="Fault Control" format="hex0x" id="FTM2@FTM2-FLTCTRL" offset="0x7c"
                size="4">
         <field description="Fault Input 0 Enable" format="enum" enum="d1e25927"
                id="FTM2@FTM2-FLTCTRL@FAULT0EN"
                offset="[0]"/>
         <field description="Fault Input 1 Enable" format="enum" enum="d1e25973"
                id="FTM2@FTM2-FLTCTRL@FAULT1EN"
                offset="[1]"/>
         <field description="Fault Input 2 Enable" format="enum" enum="d1e26019"
                id="FTM2@FTM2-FLTCTRL@FAULT2EN"
                offset="[2]"/>
         <field description="Fault Input 3 Enable" format="enum" enum="d1e26065"
                id="FTM2@FTM2-FLTCTRL@FAULT3EN"
                offset="[3]"/>
         <field description="Fault Input 0 Filter Enable" format="enum" enum="d1e26111"
                id="FTM2@FTM2-FLTCTRL@FFLTR0EN"
                offset="[4]"/>
         <field description="Fault Input 1 Filter Enable" format="enum" enum="d1e26158"
                id="FTM2@FTM2-FLTCTRL@FFLTR1EN"
                offset="[5]"/>
         <field description="Fault Input 2 Filter Enable" format="enum" enum="d1e26204"
                id="FTM2@FTM2-FLTCTRL@FFLTR2EN"
                offset="[6]"/>
         <field description="Fault Input 3 Filter Enable" format="enum" enum="d1e26250"
                id="FTM2@FTM2-FLTCTRL@FFLTR3EN"
                offset="[7]"/>
         <field description="Fault Input Filter" format="hex0x" id="FTM2@FTM2-FLTCTRL@FFVAL"
                offset="[11:8]"/>
      </register>
      <register description="Configuration" format="hex0x" id="FTM2@FTM2-CONF" offset="0x84"
                size="4">
         <field description="TOF Frequency" format="hex0x" id="FTM2@FTM2-CONF@NUMTOF"
                offset="[4:0]"/>
         <field description="Debug Mode" format="hex0x" id="FTM2@FTM2-CONF@BDMMODE"
                offset="[7:6]"/>
         <field description="Global Time Base Enable" format="enum" enum="d1e26378"
                id="FTM2@FTM2-CONF@GTBEEN"
                offset="[9]"/>
         <field description="Global Time Base Output" format="enum" enum="d1e26424"
                id="FTM2@FTM2-CONF@GTBEOUT"
                offset="[10]"/>
      </register>
      <register description="FTM Fault Input Polarity" format="hex0x" id="FTM2@FTM2-FLTPOL"
                offset="0x88"
                size="4">
         <field description="Fault Input 0 Polarity" format="enum" enum="d1e26498"
                id="FTM2@FTM2-FLTPOL@FLT0POL"
                offset="[0]"/>
         <field description="Fault Input 1 Polarity" format="enum" enum="d1e26544"
                id="FTM2@FTM2-FLTPOL@FLT1POL"
                offset="[1]"/>
         <field description="Fault Input 2 Polarity" format="enum" enum="d1e26590"
                id="FTM2@FTM2-FLTPOL@FLT2POL"
                offset="[2]"/>
         <field description="Fault Input 3 Polarity" format="enum" enum="d1e26636"
                id="FTM2@FTM2-FLTPOL@FLT3POL"
                offset="[3]"/>
      </register>
      <register description="Synchronization Configuration" format="hex0x"
                id="FTM2@FTM2-SYNCONF"
                offset="0x8c"
                size="4">
         <field description="Hardware Trigger Mode" format="enum" enum="d1e26710"
                id="FTM2@FTM2-SYNCONF@HWTRIGMODE"
                offset="[0]"/>
         <field description="CNTIN Register Synchronization" format="enum" enum="d1e26756"
                id="FTM2@FTM2-SYNCONF@CNTINC"
                offset="[2]"/>
         <field description="INVCTRL Register Synchronization" format="enum" enum="d1e26802"
                id="FTM2@FTM2-SYNCONF@INVC"
                offset="[4]"/>
         <field description="SWOCTRL Register Synchronization" format="enum" enum="d1e26848"
                id="FTM2@FTM2-SYNCONF@SWOC"
                offset="[5]"/>
         <field description="Synchronization Mode" format="enum" enum="d1e26894"
                id="FTM2@FTM2-SYNCONF@SYNCMODE"
                offset="[7]"/>
         <field description="FTM counter synchronization is activated by the software trigger."
                format="enum"
                enum="d1e26941"
                id="FTM2@FTM2-SYNCONF@SWRSTCNT"
                offset="[8]"/>
         <field description="MOD, CNTIN, and CV registers synchronization is activated by the software trigger."
                format="enum"
                enum="d1e26987"
                id="FTM2@FTM2-SYNCONF@SWWRBUF"
                offset="[9]"/>
         <field description="Output mask synchronization is activated by the software trigger."
                format="enum"
                enum="d1e27033"
                id="FTM2@FTM2-SYNCONF@SWOM"
                offset="[10]"/>
         <field description="Inverting control synchronization is activated by the software trigger."
                format="enum"
                enum="d1e27079"
                id="FTM2@FTM2-SYNCONF@SWINVC"
                offset="[11]"/>
         <field description="Software output control synchronization is activated by the software trigger."
                format="enum"
                enum="d1e27125"
                id="FTM2@FTM2-SYNCONF@SWSOC"
                offset="[12]"/>
         <field description="FTM counter synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e27171"
                id="FTM2@FTM2-SYNCONF@HWRSTCNT"
                offset="[16]"/>
         <field description="MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e27218"
                id="FTM2@FTM2-SYNCONF@HWWRBUF"
                offset="[17]"/>
         <field description="Output mask synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e27264"
                id="FTM2@FTM2-SYNCONF@HWOM"
                offset="[18]"/>
         <field description="Inverting control synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e27310"
                id="FTM2@FTM2-SYNCONF@HWINVC"
                offset="[19]"/>
         <field description="Software output control synchronization is activated by a hardware trigger."
                format="enum"
                enum="d1e27356"
                id="FTM2@FTM2-SYNCONF@HWSOC"
                offset="[20]"/>
      </register>
      <register description="FTM Inverting Control" format="hex0x" id="FTM2@FTM2-INVCTRL"
                offset="0x90"
                size="4">
         <field description="Pair Channels 0 Inverting Enable" format="enum" enum="d1e27430"
                id="FTM2@FTM2-INVCTRL@INV0EN"
                offset="[0]"/>
         <field description="Pair Channels 1 Inverting Enable" format="enum" enum="d1e27476"
                id="FTM2@FTM2-INVCTRL@INV1EN"
                offset="[1]"/>
         <field description="Pair Channels 2 Inverting Enable" format="enum" enum="d1e27522"
                id="FTM2@FTM2-INVCTRL@INV2EN"
                offset="[2]"/>
         <field description="Pair Channels 3 Inverting Enable" format="enum" enum="d1e27568"
                id="FTM2@FTM2-INVCTRL@INV3EN"
                offset="[3]"/>
      </register>
      <register description="FTM Software Output Control" format="hex0x" id="FTM2@FTM2-SWOCTRL"
                offset="0x94"
                size="4">
         <field description="Channel 0 Software Output Control Enable" format="enum"
                enum="d1e27642"
                id="FTM2@FTM2-SWOCTRL@CH0OC"
                offset="[0]"/>
         <field description="Channel 1 Software Output Control Enable" format="enum"
                enum="d1e27688"
                id="FTM2@FTM2-SWOCTRL@CH1OC"
                offset="[1]"/>
         <field description="Channel 2 Software Output Control Enable" format="enum"
                enum="d1e27734"
                id="FTM2@FTM2-SWOCTRL@CH2OC"
                offset="[2]"/>
         <field description="Channel 3 Software Output Control Enable" format="enum"
                enum="d1e27780"
                id="FTM2@FTM2-SWOCTRL@CH3OC"
                offset="[3]"/>
         <field description="Channel 4 Software Output Control Enable" format="enum"
                enum="d1e27826"
                id="FTM2@FTM2-SWOCTRL@CH4OC"
                offset="[4]"/>
         <field description="Channel 5 Software Output Control Enable" format="enum"
                enum="d1e27873"
                id="FTM2@FTM2-SWOCTRL@CH5OC"
                offset="[5]"/>
         <field description="Channel 6 Software Output Control Enable" format="enum"
                enum="d1e27919"
                id="FTM2@FTM2-SWOCTRL@CH6OC"
                offset="[6]"/>
         <field description="Channel 7 Software Output Control Enable" format="enum"
                enum="d1e27965"
                id="FTM2@FTM2-SWOCTRL@CH7OC"
                offset="[7]"/>
         <field description="Channel 0 Software Output Control Value" format="enum"
                enum="d1e28011"
                id="FTM2@FTM2-SWOCTRL@CH0OCV"
                offset="[8]"/>
         <field description="Channel 1 Software Output Control Value" format="enum"
                enum="d1e28057"
                id="FTM2@FTM2-SWOCTRL@CH1OCV"
                offset="[9]"/>
         <field description="Channel 2 Software Output Control Value" format="enum"
                enum="d1e28103"
                id="FTM2@FTM2-SWOCTRL@CH2OCV"
                offset="[10]"/>
         <field description="Channel 3 Software Output Control Value" format="enum"
                enum="d1e28150"
                id="FTM2@FTM2-SWOCTRL@CH3OCV"
                offset="[11]"/>
         <field description="Channel 4 Software Output Control Value" format="enum"
                enum="d1e28196"
                id="FTM2@FTM2-SWOCTRL@CH4OCV"
                offset="[12]"/>
         <field description="Channel 5 Software Output Control Value" format="enum"
                enum="d1e28242"
                id="FTM2@FTM2-SWOCTRL@CH5OCV"
                offset="[13]"/>
         <field description="Channel 6 Software Output Control Value" format="enum"
                enum="d1e28288"
                id="FTM2@FTM2-SWOCTRL@CH6OCV"
                offset="[14]"/>
         <field description="Channel 7 Software Output Control Value" format="enum"
                enum="d1e28334"
                id="FTM2@FTM2-SWOCTRL@CH7OCV"
                offset="[15]"/>
      </register>
      <register description="FTM PWM Load" format="hex0x" id="FTM2@FTM2-PWMLOAD" offset="0x98"
                size="4">
         <field description="Channel 0 Select" format="enum" enum="d1e28409"
                id="FTM2@FTM2-PWMLOAD@CH0SEL"
                offset="[0]"/>
         <field description="Channel 1 Select" format="enum" enum="d1e28455"
                id="FTM2@FTM2-PWMLOAD@CH1SEL"
                offset="[1]"/>
         <field description="Channel 2 Select" format="enum" enum="d1e28501"
                id="FTM2@FTM2-PWMLOAD@CH2SEL"
                offset="[2]"/>
         <field description="Channel 3 Select" format="enum" enum="d1e28547"
                id="FTM2@FTM2-PWMLOAD@CH3SEL"
                offset="[3]"/>
         <field description="Channel 4 Select" format="enum" enum="d1e28593"
                id="FTM2@FTM2-PWMLOAD@CH4SEL"
                offset="[4]"/>
         <field description="Channel 5 Select" format="enum" enum="d1e28640"
                id="FTM2@FTM2-PWMLOAD@CH5SEL"
                offset="[5]"/>
         <field description="Channel 6 Select" format="enum" enum="d1e28686"
                id="FTM2@FTM2-PWMLOAD@CH6SEL"
                offset="[6]"/>
         <field description="Channel 7 Select" format="enum" enum="d1e28732"
                id="FTM2@FTM2-PWMLOAD@CH7SEL"
                offset="[7]"/>
         <field description="Load Enable" format="enum" enum="d1e28778"
                id="FTM2@FTM2-PWMLOAD@LDOK"
                offset="[9]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Analog-to-digital converter" id="ADC" size="0x1c">
      <register description="Status and Control Register 1" format="hex0x" id="ADC@ADC-SC1"
                offset="0x0"
                size="4">
         <field description="Input Channel Select" format="enum" enum="d1e28892"
                id="ADC@ADC-SC1@ADCH"
                offset="[4:0]"/>
         <field description="Continuous Conversion Enable" format="enum" enum="d1e28974"
                id="ADC@ADC-SC1@ADCO"
                offset="[5]"/>
         <field description="Interrupt Enable" format="enum" enum="d1e29020"
                id="ADC@ADC-SC1@AIEN"
                offset="[6]"/>
         <field description="Conversion Complete Flag" format="enum" enum="d1e29066"
                id="ADC@ADC-SC1@COCO"
                offset="[7]"/>
      </register>
      <register description="Status and Control Register 2" format="hex0x" id="ADC@ADC-SC2"
                offset="0x4"
                size="4">
         <field description="Voltage Reference Selection" format="enum" enum="d1e29140"
                id="ADC@ADC-SC2@REFSEL"
                offset="[1:0]"/>
         <field description="Result FIFO full" format="enum" enum="d1e29198"
                id="ADC@ADC-SC2@FFULL"
                offset="[2]"/>
         <field description="Result FIFO empty" format="enum" enum="d1e29244"
                id="ADC@ADC-SC2@FEMPTY"
                offset="[3]"/>
         <field description="Compare Function Greater Than Enable" format="enum"
                enum="d1e29290"
                id="ADC@ADC-SC2@ACFGT"
                offset="[4]"/>
         <field description="Compare Function Enable" format="enum" enum="d1e29336"
                id="ADC@ADC-SC2@ACFE"
                offset="[5]"/>
         <field description="Conversion Trigger Select" format="enum" enum="d1e29383"
                id="ADC@ADC-SC2@ADTRG"
                offset="[6]"/>
         <field description="Conversion Active" format="enum" enum="d1e29429"
                id="ADC@ADC-SC2@ADACT"
                offset="[7]"/>
      </register>
      <register description="Status and Control Register 3" format="hex0x" id="ADC@ADC-SC3"
                offset="0x8"
                size="4">
         <field description="Input Clock Select" format="enum" enum="d1e29503"
                id="ADC@ADC-SC3@ADICLK"
                offset="[1:0]"/>
         <field description="Conversion Mode Selection" format="enum" enum="d1e29573"
                id="ADC@ADC-SC3@MODE"
                offset="[3:2]"/>
         <field description="Long Sample Time Configuration" format="enum" enum="d1e29631"
                id="ADC@ADC-SC3@ADLSMP"
                offset="[4]"/>
         <field description="Clock Divide Select" format="enum" enum="d1e29677"
                id="ADC@ADC-SC3@ADIV"
                offset="[6:5]"/>
         <field description="Low-Power Configuration" format="enum" enum="d1e29747"
                id="ADC@ADC-SC3@ADLPC"
                offset="[7]"/>
      </register>
      <register description="Status and Control Register 4" format="hex0x" id="ADC@ADC-SC4"
                offset="0xc"
                size="4">
         <field description="FIFO Depth" format="enum" enum="d1e29821" id="ADC@ADC-SC4@AFDEP"
                offset="[2:0]"/>
         <field description="Compare Function Selection" format="enum" enum="d1e29940"
                id="ADC@ADC-SC4@ACFSEL"
                offset="[5]"/>
         <field description="FIFO Scan Mode Enable" format="enum" enum="d1e29986"
                id="ADC@ADC-SC4@ASCANE"
                offset="[6]"/>
      </register>
      <register description="Conversion Result Register" format="hex0x" id="ADC@ADC-R"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Conversion Result" format="hex0x" id="ADC@ADC-R@ADR"
                offset="[11:0]"/>
      </register>
      <register description="Compare Value Register" format="hex0x" id="ADC@ADC-CV"
                offset="0x14"
                size="4">
         <field description="Conversion Result[11:0]" format="hex0x" id="ADC@ADC-CV@CV"
                offset="[11:0]"/>
      </register>
      <register description="Pin Control 1 Register" format="hex0x" id="ADC@ADC-APCTL1"
                offset="0x18"
                size="4">
         <field description="ADC Pin Control" format="enum" enum="d1e30153"
                id="ADC@ADC-APCTL1@ADPC"
                offset="[15:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Real-time counter" id="RTC" size="0xc">
      <register description="RTC Status and Control Register" format="hex0x" id="RTC@RTC-SC"
                offset="0x0"
                size="4">
         <field description="Real-Time Counter Output" format="enum" enum="d1e30267"
                id="RTC@RTC-SC@RTCO"
                offset="[4]"/>
         <field description="Real-Time Interrupt Enable" format="enum" enum="d1e30313"
                id="RTC@RTC-SC@RTIE"
                offset="[6]"/>
         <field description="Real-Time Interrupt Flag" format="enum" enum="d1e30359"
                id="RTC@RTC-SC@RTIF"
                offset="[7]"/>
         <field description="Real-Time Clock Prescaler Select" format="enum" enum="d1e30405"
                id="RTC@RTC-SC@RTCPS"
                offset="[10:8]"/>
         <field description="Real-Time Clock Source Select" format="enum" enum="d1e30524"
                id="RTC@RTC-SC@RTCLKS"
                offset="[15:14]"/>
      </register>
      <register description="RTC Modulo Register" format="hex0x" id="RTC@RTC-MOD" offset="0x4"
                size="4">
         <field description="RTC Modulo" format="hex0x" id="RTC@RTC-MOD@MOD" offset="[15:0]"/>
      </register>
      <register description="RTC Counter Register" format="hex0x" id="RTC@RTC-CNT" offset="0x8"
                readOnly="true"
                size="4">
         <field description="RTC Count" format="hex0x" id="RTC@RTC-CNT@CNT" offset="[15:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="System Integration Module" id="SIM" size="0x1c">
      <register description="System Reset Status and ID Register" format="hex0x"
                id="SIM@SIM-SRSID"
                offset="0x0"
                readOnly="true"
                size="4">
         <field description="Low Voltage Detect" format="enum" enum="d1e30745"
                id="SIM@SIM-SRSID@LVD"
                offset="[1]"/>
         <field description="Internal Clock Source Module Reset" format="enum" enum="d1e30791"
                id="SIM@SIM-SRSID@LOC"
                offset="[2]"/>
         <field description="Watchdog (WDOG)" format="enum" enum="d1e30837"
                id="SIM@SIM-SRSID@WDOG"
                offset="[5]"/>
         <field description="External Reset Pin" format="enum" enum="d1e30883"
                id="SIM@SIM-SRSID@PIN"
                offset="[6]"/>
         <field description="Power-On Reset" format="enum" enum="d1e30929"
                id="SIM@SIM-SRSID@POR"
                offset="[7]"/>
         <field description="Core Lockup" format="enum" enum="d1e30976"
                id="SIM@SIM-SRSID@LOCKUP"
                offset="[9]"/>
         <field description="Software" format="enum" enum="d1e31022" id="SIM@SIM-SRSID@SW"
                offset="[10]"/>
         <field description="MDM-AP System Reset Request" format="enum" enum="d1e31068"
                id="SIM@SIM-SRSID@MDMAP"
                offset="[11]"/>
         <field description="Stop Mode Acknowledge Error Reset" format="enum" enum="d1e31114"
                id="SIM@SIM-SRSID@SACKERR"
                offset="[13]"/>
         <field description="Device Pin ID" format="enum" enum="d1e31160"
                id="SIM@SIM-SRSID@PINID"
                offset="[19:16]"/>
         <field description="Device Revision Number" format="hex0x" id="SIM@SIM-SRSID@RevID"
                offset="[23:20]"/>
         <field description="Kinetis sub-family ID" format="enum" enum="d1e31322"
                id="SIM@SIM-SRSID@SUBFAMID"
                offset="[27:24]"/>
         <field description="Kinetis family ID" format="enum" enum="d1e31356"
                id="SIM@SIM-SRSID@FAMID"
                offset="[31:28]"/>
      </register>
      <register description="System Options Register" format="hex0x" id="SIM@SIM-SOPT"
                offset="0x4"
                size="4">
         <field description="NMI Pin Enable" format="enum" enum="d1e31418"
                id="SIM@SIM-SOPT@NMIE"
                offset="[1]"/>
         <field description="RESET Pin Enable" format="enum" enum="d1e31464"
                id="SIM@SIM-SOPT@RSTPE"
                offset="[2]"/>
         <field description="Single Wire Debug Port Pin Enable" format="enum" enum="d1e31510"
                id="SIM@SIM-SOPT@SWDE"
                offset="[3]"/>
         <field description="ADC Hardware Trigger Source" format="enum" enum="d1e31556"
                id="SIM@SIM-SOPT@ADHWT"
                offset="[9:8]"/>
         <field description="Real-Time Counter Capture" format="enum" enum="d1e31626"
                id="SIM@SIM-SOPT@RTCC"
                offset="[10]"/>
         <field description="Analog Comparator to Input Capture Enable" format="enum"
                enum="d1e31673"
                id="SIM@SIM-SOPT@ACIC"
                offset="[11]"/>
         <field description="UART0_RX Capture Select" format="enum" enum="d1e31719"
                id="SIM@SIM-SOPT@RXDCE"
                offset="[12]"/>
         <field description="UART0_RX Filter Select" format="enum" enum="d1e31765"
                id="SIM@SIM-SOPT@RXDFE"
                offset="[13]"/>
         <field description="FTM2 Synchronization Select" format="enum" enum="d1e31811"
                id="SIM@SIM-SOPT@FTMSYNC"
                offset="[14]"/>
         <field description="UART0_TX Modulation Select" format="enum" enum="d1e31857"
                id="SIM@SIM-SOPT@TXDME"
                offset="[15]"/>
         <field description="BUS Clock Output select" format="enum" enum="d1e31903"
                id="SIM@SIM-SOPT@BUSREF"
                offset="[18:16]"/>
         <field description="Bus Clock Output Enable" format="enum" enum="d1e32023"
                id="SIM@SIM-SOPT@CLKOE"
                offset="[19]"/>
         <field description="FTM2 Trigger Delay Active" format="enum" enum="d1e32069"
                id="SIM@SIM-SOPT@DLYACT"
                offset="[23]"/>
         <field description="FTM2 Trigger Delay" format="hex0x" id="SIM@SIM-SOPT@DELAY"
                offset="[31:24]"/>
      </register>
      <register description="Pin Selection Register" format="hex0x" id="SIM@SIM-PINSEL"
                offset="0x8"
                size="4">
         <field description="RTCO Pin Select" format="enum" enum="d1e32161"
                id="SIM@SIM-PINSEL@RTCPS"
                offset="[4]"/>
         <field description="I2C0 Port Pin Select" format="enum" enum="d1e32207"
                id="SIM@SIM-PINSEL@I2C0PS"
                offset="[5]"/>
         <field description="SPI0 Pin Select" format="enum" enum="d1e32253"
                id="SIM@SIM-PINSEL@SPI0PS"
                offset="[6]"/>
         <field description="UART0 Pin Select" format="enum" enum="d1e32299"
                id="SIM@SIM-PINSEL@UART0PS"
                offset="[7]"/>
         <field description="FTM0_CH0 Port Pin Select" format="enum" enum="d1e32345"
                id="SIM@SIM-PINSEL@FTM0PS0"
                offset="[8]"/>
         <field description="FTM0_CH1 Port Pin Select" format="enum" enum="d1e32392"
                id="SIM@SIM-PINSEL@FTM0PS1"
                offset="[9]"/>
         <field description="FTM1_CH0 Port Pin Select" format="enum" enum="d1e32438"
                id="SIM@SIM-PINSEL@FTM1PS0"
                offset="[10]"/>
         <field description="FTM1_CH1 Port Pin Select" format="enum" enum="d1e32484"
                id="SIM@SIM-PINSEL@FTM1PS1"
                offset="[11]"/>
         <field description="FTM2_CH0 Port Pin Select" format="enum" enum="d1e32530"
                id="SIM@SIM-PINSEL@FTM2PS0"
                offset="[12]"/>
         <field description="FTM2_CH1 Port Pin Select" format="enum" enum="d1e32576"
                id="SIM@SIM-PINSEL@FTM2PS1"
                offset="[13]"/>
         <field description="FTM2_CH2 Port Pin Select" format="enum" enum="d1e32622"
                id="SIM@SIM-PINSEL@FTM2PS2"
                offset="[14]"/>
         <field description="FTM2_CH3 Port Pin Select" format="enum" enum="d1e32669"
                id="SIM@SIM-PINSEL@FTM2PS3"
                offset="[15]"/>
      </register>
      <register description="System Clock Gating Control Register" format="hex0x"
                id="SIM@SIM-SCGC"
                offset="0xc"
                size="4">
         <field description="RTC Clock Gate Control" format="enum" enum="d1e32743"
                id="SIM@SIM-SCGC@RTC"
                offset="[0]"/>
         <field description="PIT Clock Gate Control" format="enum" enum="d1e32789"
                id="SIM@SIM-SCGC@PIT"
                offset="[1]"/>
         <field description="FTM0 Clock Gate Control" format="enum" enum="d1e32835"
                id="SIM@SIM-SCGC@FTM0"
                offset="[5]"/>
         <field description="FTM1 Clock Gate Control" format="enum" enum="d1e32881"
                id="SIM@SIM-SCGC@FTM1"
                offset="[6]"/>
         <field description="FTM2 Clock Gate Control" format="enum" enum="d1e32927"
                id="SIM@SIM-SCGC@FTM2"
                offset="[7]"/>
         <field description="CRC Clock Gate Control" format="enum" enum="d1e32974"
                id="SIM@SIM-SCGC@CRC"
                offset="[10]"/>
         <field description="Flash Clock Gate Control" format="enum" enum="d1e33020"
                id="SIM@SIM-SCGC@FLASH"
                offset="[12]"/>
         <field description="SWD (single wire debugger) Clock Gate Control" format="enum"
                enum="d1e33066"
                id="SIM@SIM-SCGC@SWD"
                offset="[13]"/>
         <field description="I2C Clock Gate Control" format="enum" enum="d1e33112"
                id="SIM@SIM-SCGC@I2C"
                offset="[17]"/>
         <field description="SPI0 Clock Gate Control" format="enum" enum="d1e33158"
                id="SIM@SIM-SCGC@SPI0"
                offset="[18]"/>
         <field description="SPI1 Clock Gate Control" format="enum" enum="d1e33204"
                id="SIM@SIM-SCGC@SPI1"
                offset="[19]"/>
         <field description="UART0 Clock Gate Control" format="enum" enum="d1e33251"
                id="SIM@SIM-SCGC@UART0"
                offset="[20]"/>
         <field description="UART1 Clock Gate Control" format="enum" enum="d1e33297"
                id="SIM@SIM-SCGC@UART1"
                offset="[21]"/>
         <field description="UART2 Clock Gate Control" format="enum" enum="d1e33343"
                id="SIM@SIM-SCGC@UART2"
                offset="[22]"/>
         <field description="KBI0 Clock Gate Control" format="enum" enum="d1e33389"
                id="SIM@SIM-SCGC@KBI0"
                offset="[24]"/>
         <field description="KBI1 Clock Gate Control" format="enum" enum="d1e33435"
                id="SIM@SIM-SCGC@KBI1"
                offset="[25]"/>
         <field description="IRQ Clock Gate Control" format="enum" enum="d1e33481"
                id="SIM@SIM-SCGC@IRQ"
                offset="[27]"/>
         <field description="ADC Clock Gate Control" format="enum" enum="d1e33528"
                id="SIM@SIM-SCGC@ADC"
                offset="[29]"/>
         <field description="ACMP0 Clock Gate Control" format="enum" enum="d1e33574"
                id="SIM@SIM-SCGC@ACMP0"
                offset="[30]"/>
         <field description="ACMP1 Clock Gate Control" format="enum" enum="d1e33620"
                id="SIM@SIM-SCGC@ACMP1"
                offset="[31]"/>
      </register>
      <register description="Universally Unique Identifier Low Register" format="hex0x"
                id="SIM@SIM-UUIDL"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Universally Unique Identifier" format="hex0x"
                id="SIM@SIM-UUIDL@ID"
                offset="[31:0]"/>
      </register>
      <register description="Universally Unique Identifier High Register" format="hex0x"
                id="SIM@SIM-UUIDH"
                offset="0x14"
                readOnly="true"
                size="4">
         <field description="Universally Unique Identifier" format="hex0x"
                id="SIM@SIM-UUIDH@ID"
                offset="[31:0]"/>
      </register>
      <register description="BUS Clock Divider Register" format="hex0x" id="SIM@SIM-BUSDIV"
                offset="0x18"
                size="4">
         <field description="BUS Clock Divider" format="enum" enum="d1e33787"
                id="SIM@SIM-BUSDIV@BUSDIV"
                offset="[0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Port control and interrupts" id="PORT" size="0x10">
      <register description="Port Filter Register" format="hex0x" id="PORT@PORT-IOFLT"
                offset="0x0"
                size="4">
         <field description="Filter Selection for Input from PTA" format="enum" enum="d1e33892"
                id="PORT@PORT-IOFLT@FLTA"
                offset="[1:0]"/>
         <field description="Filter Selection for Input from PTB" format="enum" enum="d1e33962"
                id="PORT@PORT-IOFLT@FLTB"
                offset="[3:2]"/>
         <field description="Filter Selection for Input from PTC" format="enum" enum="d1e34032"
                id="PORT@PORT-IOFLT@FLTC"
                offset="[5:4]"/>
         <field description="Filter Selection for Input from PTD" format="enum" enum="d1e34102"
                id="PORT@PORT-IOFLT@FLTD"
                offset="[7:6]"/>
         <field description="Filter Selection for Input from PTD" format="enum" enum="d1e34172"
                id="PORT@PORT-IOFLT@FLTE"
                offset="[9:8]"/>
         <field description="Filter Selection for Input from PTF" format="enum" enum="d1e34243"
                id="PORT@PORT-IOFLT@FLTF"
                offset="[11:10]"/>
         <field description="Filter Selection for Input from PTG" format="enum" enum="d1e34313"
                id="PORT@PORT-IOFLT@FLTG"
                offset="[13:12]"/>
         <field description="Filter Selection for Input from PTH" format="enum" enum="d1e34383"
                id="PORT@PORT-IOFLT@FLTH"
                offset="[15:14]"/>
         <field description="Filter Selection for Input from RESET/IRQ" format="enum"
                enum="d1e34453"
                id="PORT@PORT-IOFLT@FLTRST"
                offset="[17:16]"/>
         <field description="Filter selection for Input from KBI0" format="enum"
                enum="d1e34523"
                id="PORT@PORT-IOFLT@FLTKBI0"
                offset="[19:18]"/>
         <field description="Filter Selection for Input from KBI1" format="enum"
                enum="d1e34593"
                id="PORT@PORT-IOFLT@FLTKBI1"
                offset="[21:20]"/>
         <field description="Filter Selection for Input from NMI" format="enum" enum="d1e34664"
                id="PORT@PORT-IOFLT@FLTNMI"
                offset="[23:22]"/>
         <field description="Filter Division Set 1" format="enum" enum="d1e34734"
                id="PORT@PORT-IOFLT@FLTDIV1"
                offset="[25:24]"/>
         <field description="Filter Division Set 2" format="enum" enum="d1e34804"
                id="PORT@PORT-IOFLT@FLTDIV2"
                offset="[28:26]"/>
         <field description="Filter Division Set 3" format="enum" enum="d1e34923"
                id="PORT@PORT-IOFLT@FLTDIV3"
                offset="[31:29]"/>
      </register>
      <register description="Port Pullup Enable Low Register" format="hex0x"
                id="PORT@PORT-PUEL"
                offset="0x4"
                size="4">
         <field description="Pull Enable for Port A Bit 0" format="enum" enum="d1e35070"
                id="PORT@PORT-PUEL@PTAPE0"
                offset="[0]"/>
         <field description="Pull Enable for Port A Bit 1" format="enum" enum="d1e35116"
                id="PORT@PORT-PUEL@PTAPE1"
                offset="[1]"/>
         <field description="Pull Enable for Port A Bit 2" format="enum" enum="d1e35162"
                id="PORT@PORT-PUEL@PTAPE2"
                offset="[2]"/>
         <field description="Pull Enable for Port A Bit 3" format="enum" enum="d1e35208"
                id="PORT@PORT-PUEL@PTAPE3"
                offset="[3]"/>
         <field description="Pull Enable for Port A Bit 4" format="enum" enum="d1e35254"
                id="PORT@PORT-PUEL@PTAPE4"
                offset="[4]"/>
         <field description="Pull Enable for Port A Bit 5" format="enum" enum="d1e35301"
                id="PORT@PORT-PUEL@PTAPE5"
                offset="[5]"/>
         <field description="Pull Enable for Port A Bit 6" format="enum" enum="d1e35347"
                id="PORT@PORT-PUEL@PTAPE6"
                offset="[6]"/>
         <field description="Pull Enable for Port A Bit 7" format="enum" enum="d1e35393"
                id="PORT@PORT-PUEL@PTAPE7"
                offset="[7]"/>
         <field description="Pull Enable for Port B Bit 0" format="enum" enum="d1e35439"
                id="PORT@PORT-PUEL@PTBPE0"
                offset="[8]"/>
         <field description="Pull Enable for Port B Bit 1" format="enum" enum="d1e35485"
                id="PORT@PORT-PUEL@PTBPE1"
                offset="[9]"/>
         <field description="Pull Enable for Port B Bit 2" format="enum" enum="d1e35531"
                id="PORT@PORT-PUEL@PTBPE2"
                offset="[10]"/>
         <field description="Pull Enable for Port B Bit 3" format="enum" enum="d1e35578"
                id="PORT@PORT-PUEL@PTBPE3"
                offset="[11]"/>
         <field description="Pull Enable for Port B Bit 4" format="enum" enum="d1e35624"
                id="PORT@PORT-PUEL@PTBPE4"
                offset="[12]"/>
         <field description="Pull Enable for Port B Bit 5" format="enum" enum="d1e35670"
                id="PORT@PORT-PUEL@PTBPE5"
                offset="[13]"/>
         <field description="Pull Enable for Port B Bit 6" format="enum" enum="d1e35716"
                id="PORT@PORT-PUEL@PTBPE6"
                offset="[14]"/>
         <field description="Pull Enable for Port B Bit 7" format="enum" enum="d1e35762"
                id="PORT@PORT-PUEL@PTBPE7"
                offset="[15]"/>
         <field description="Pull Enable for Port C Bit 0" format="enum" enum="d1e35808"
                id="PORT@PORT-PUEL@PTCPE0"
                offset="[16]"/>
         <field description="Pull Enable for Port C Bit 1" format="enum" enum="d1e35855"
                id="PORT@PORT-PUEL@PTCPE1"
                offset="[17]"/>
         <field description="Pull Enable for Port C Bit 2" format="enum" enum="d1e35901"
                id="PORT@PORT-PUEL@PTCPE2"
                offset="[18]"/>
         <field description="Pull Enable for Port C Bit 3" format="enum" enum="d1e35947"
                id="PORT@PORT-PUEL@PTCPE3"
                offset="[19]"/>
         <field description="Pull Enable for Port C Bit 4" format="enum" enum="d1e35993"
                id="PORT@PORT-PUEL@PTCPE4"
                offset="[20]"/>
         <field description="Pull Enable for Port C Bit 5" format="enum" enum="d1e36039"
                id="PORT@PORT-PUEL@PTCPE5"
                offset="[21]"/>
         <field description="Pull Enable for Port C Bit 6" format="enum" enum="d1e36085"
                id="PORT@PORT-PUEL@PTCPE6"
                offset="[22]"/>
         <field description="Pull Enable for Port C Bit 7" format="enum" enum="d1e36132"
                id="PORT@PORT-PUEL@PTCPE7"
                offset="[23]"/>
         <field description="Pull Enable for Port D Bit 0" format="enum" enum="d1e36178"
                id="PORT@PORT-PUEL@PTDPE0"
                offset="[24]"/>
         <field description="Pull Enable for Port D Bit 1" format="enum" enum="d1e36224"
                id="PORT@PORT-PUEL@PTDPE1"
                offset="[25]"/>
         <field description="Pull Enable for Port D Bit 2" format="enum" enum="d1e36270"
                id="PORT@PORT-PUEL@PTDPE2"
                offset="[26]"/>
         <field description="Pull Enable for Port D Bit 3" format="enum" enum="d1e36316"
                id="PORT@PORT-PUEL@PTDPE3"
                offset="[27]"/>
         <field description="Pull Enable for Port D Bit 4" format="enum" enum="d1e36362"
                id="PORT@PORT-PUEL@PTDPE4"
                offset="[28]"/>
         <field description="Pull Enable for Port D Bit 5" format="enum" enum="d1e36409"
                id="PORT@PORT-PUEL@PTDPE5"
                offset="[29]"/>
         <field description="Pull Enable for Port D Bit 6" format="enum" enum="d1e36455"
                id="PORT@PORT-PUEL@PTDPE6"
                offset="[30]"/>
         <field description="Pull Enable for Port D Bit 7" format="enum" enum="d1e36501"
                id="PORT@PORT-PUEL@PTDPE7"
                offset="[31]"/>
      </register>
      <register description="Port Pullup Enable High Register" format="hex0x"
                id="PORT@PORT-PUEH"
                offset="0x8"
                size="4">
         <field description="Pull Enable for Port E Bit 0" format="enum" enum="d1e36575"
                id="PORT@PORT-PUEH@PTEPE0"
                offset="[0]"/>
         <field description="Pull Enable for Port E Bit 1" format="enum" enum="d1e36621"
                id="PORT@PORT-PUEH@PTEPE1"
                offset="[1]"/>
         <field description="Pull Enable for Port E Bit 2" format="enum" enum="d1e36667"
                id="PORT@PORT-PUEH@PTEPE2"
                offset="[2]"/>
         <field description="Pull Enable for Port E Bit 3" format="enum" enum="d1e36713"
                id="PORT@PORT-PUEH@PTEPE3"
                offset="[3]"/>
         <field description="Pull Enable for Port E Bit 4" format="enum" enum="d1e36759"
                id="PORT@PORT-PUEH@PTEPE4"
                offset="[4]"/>
         <field description="Pull Enable for Port E Bit 5" format="enum" enum="d1e36806"
                id="PORT@PORT-PUEH@PTEPE5"
                offset="[5]"/>
         <field description="Pull Enable for Port E Bit 6" format="enum" enum="d1e36852"
                id="PORT@PORT-PUEH@PTEPE6"
                offset="[6]"/>
         <field description="Pull Enable for Port E Bit 7" format="enum" enum="d1e36898"
                id="PORT@PORT-PUEH@PTEPE7"
                offset="[7]"/>
         <field description="Pull Enable for Port F Bit 0" format="enum" enum="d1e36944"
                id="PORT@PORT-PUEH@PTFPE0"
                offset="[8]"/>
         <field description="Pull Enable for Port F Bit 1" format="enum" enum="d1e36990"
                id="PORT@PORT-PUEH@PTFPE1"
                offset="[9]"/>
         <field description="Pull Enable for Port F Bit 2" format="enum" enum="d1e37036"
                id="PORT@PORT-PUEH@PTFPE2"
                offset="[10]"/>
         <field description="Pull Enable for Port F Bit 3" format="enum" enum="d1e37083"
                id="PORT@PORT-PUEH@PTFPE3"
                offset="[11]"/>
         <field description="Pull Enable for Port F Bit 4" format="enum" enum="d1e37129"
                id="PORT@PORT-PUEH@PTFPE4"
                offset="[12]"/>
         <field description="Pull Enable for Port F Bit 5" format="enum" enum="d1e37175"
                id="PORT@PORT-PUEH@PTFPE5"
                offset="[13]"/>
         <field description="Pull Enable for Port F Bit 6" format="enum" enum="d1e37221"
                id="PORT@PORT-PUEH@PTFPE6"
                offset="[14]"/>
         <field description="Pull Enable for Port F Bit 7" format="enum" enum="d1e37267"
                id="PORT@PORT-PUEH@PTFPE7"
                offset="[15]"/>
         <field description="Pull Enable for Port G Bit 0" format="enum" enum="d1e37313"
                id="PORT@PORT-PUEH@PTGPE0"
                offset="[16]"/>
         <field description="Pull Enable for Port G Bit 1" format="enum" enum="d1e37360"
                id="PORT@PORT-PUEH@PTGPE1"
                offset="[17]"/>
         <field description="Pull Enable for Port G Bit 2" format="enum" enum="d1e37406"
                id="PORT@PORT-PUEH@PTGPE2"
                offset="[18]"/>
         <field description="Pull Enable for Port G Bit 3" format="enum" enum="d1e37452"
                id="PORT@PORT-PUEH@PTGPE3"
                offset="[19]"/>
         <field description="Pull Enable for Port H Bit 0" format="enum" enum="d1e37498"
                id="PORT@PORT-PUEH@PTHPE0"
                offset="[24]"/>
         <field description="Pull Enable for Port H Bit 1" format="enum" enum="d1e37544"
                id="PORT@PORT-PUEH@PTHPE1"
                offset="[25]"/>
         <field description="Pull Enable for Port H Bit 2" format="enum" enum="d1e37590"
                id="PORT@PORT-PUEH@PTHPE2"
                offset="[26]"/>
         <field description="Pull Enable for Port H Bit 6" format="enum" enum="d1e37637"
                id="PORT@PORT-PUEH@PTHPE6"
                offset="[30]"/>
         <field description="Pull Enable for Port H Bit 7" format="enum" enum="d1e37683"
                id="PORT@PORT-PUEH@PTHPE7"
                offset="[31]"/>
      </register>
      <register description="Port High Drive Enable Register" format="hex0x"
                id="PORT@PORT-HDRVE"
                offset="0xc"
                size="4">
         <field description="High Current Drive Capability of PTB4" format="enum"
                enum="d1e37757"
                id="PORT@PORT-HDRVE@PTB4"
                offset="[0]"/>
         <field description="High Current Drive Capability of PTB5" format="enum"
                enum="d1e37803"
                id="PORT@PORT-HDRVE@PTB5"
                offset="[1]"/>
         <field description="High Current Drive Capability of PTD0" format="enum"
                enum="d1e37849"
                id="PORT@PORT-HDRVE@PTD0"
                offset="[2]"/>
         <field description="High Current Drive Capability of PTD1" format="enum"
                enum="d1e37895"
                id="PORT@PORT-HDRVE@PTD1"
                offset="[3]"/>
         <field description="High Current Drive Capability of PTE0" format="enum"
                enum="d1e37941"
                id="PORT@PORT-HDRVE@PTE0"
                offset="[4]"/>
         <field description="High Current Drive Capability of PTE1" format="enum"
                enum="d1e37988"
                id="PORT@PORT-HDRVE@PTE1"
                offset="[5]"/>
         <field description="High Current Drive Capability of PTH0" format="enum"
                enum="d1e38034"
                id="PORT@PORT-HDRVE@PTH0"
                offset="[6]"/>
         <field description="High Current Drive Capability of PTH1" format="enum"
                enum="d1e38080"
                id="PORT@PORT-HDRVE@PTH1"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Watchdog timer" id="WDOG" size="0xb">
      <register description="Watchdog Control and Status Register 1" format="hex0x"
                id="WDOG@WDOG-CS1"
                offset="0x0"
                size="1">
         <field description="Stop Enable" format="enum" enum="d1e38195" id="WDOG@WDOG-CS1@STOP"
                offset="[0]"/>
         <field description="Wait Enable" format="enum" enum="d1e38241" id="WDOG@WDOG-CS1@WAIT"
                offset="[1]"/>
         <field description="Debug Enable" format="enum" enum="d1e38287" id="WDOG@WDOG-CS1@DBG"
                offset="[2]"/>
         <field description="Watchdog Test" format="enum" enum="d1e38333"
                id="WDOG@WDOG-CS1@TST"
                offset="[4:3]"/>
         <field description="Allow updates" format="enum" enum="d1e38403"
                id="WDOG@WDOG-CS1@UPDATE"
                offset="[5]"/>
         <field description="Watchdog Interrupt" format="enum" enum="d1e38450"
                id="WDOG@WDOG-CS1@INT"
                offset="[6]"/>
         <field description="Watchdog Enable" format="enum" enum="d1e38496"
                id="WDOG@WDOG-CS1@EN"
                offset="[7]"/>
      </register>
      <register description="Watchdog Control and Status Register 2" format="hex0x"
                id="WDOG@WDOG-CS2"
                offset="0x1"
                size="1">
         <field description="Watchdog Clock" format="enum" enum="d1e38570"
                id="WDOG@WDOG-CS2@CLK"
                offset="[1:0]"/>
         <field description="Watchdog Prescalar" format="enum" enum="d1e38640"
                id="WDOG@WDOG-CS2@PRES"
                offset="[4]"/>
         <field description="Watchdog Interrupt Flag" format="enum" enum="d1e38686"
                id="WDOG@WDOG-CS2@FLG"
                offset="[6]"/>
         <field description="Watchdog Window" format="enum" enum="d1e38732"
                id="WDOG@WDOG-CS2@WIN"
                offset="[7]"/>
      </register>
      <register description="Watchdog Counter Register: High" format="hex0x"
                id="WDOG@WDOG-CNTH"
                offset="0x2"
                size="1">
         <field description="High byte of the Watchdog Counter" format="hex0x"
                id="WDOG@WDOG-CNTH@CNTHIGH"
                offset="[7:0]"/>
      </register>
      <register description="Watchdog Counter Register: Low" format="hex0x" id="WDOG@WDOG-CNTL"
                offset="0x3"
                size="1">
         <field description="Low byte of the Watchdog Counter" format="hex0x"
                id="WDOG@WDOG-CNTL@CNTLOW"
                offset="[7:0]"/>
      </register>
      <register description="Watchdog Timeout Value Register: High" format="hex0x"
                id="WDOG@WDOG-TOVALH"
                offset="0x4"
                size="1">
         <field description="High byte of the timeout value" format="hex0x"
                id="WDOG@WDOG-TOVALH@TOVALHIGH"
                offset="[7:0]"/>
      </register>
      <register description="Watchdog Timeout Value Register: Low" format="hex0x"
                id="WDOG@WDOG-TOVALL"
                offset="0x5"
                size="1">
         <field description="Low byte of the timeout value" format="hex0x"
                id="WDOG@WDOG-TOVALL@TOVALLOW"
                offset="[7:0]"/>
      </register>
      <register description="Watchdog Window Register: High" format="hex0x" id="WDOG@WDOG-WINH"
                offset="0x6"
                size="1">
         <field description="High byte of Watchdog Window" format="hex0x"
                id="WDOG@WDOG-WINH@WINHIGH"
                offset="[7:0]"/>
      </register>
      <register description="Watchdog Window Register: Low" format="hex0x" id="WDOG@WDOG-WINL"
                offset="0x7"
                size="1">
         <field description="Low byte of Watchdog Window" format="hex0x"
                id="WDOG@WDOG-WINL@WINLOW"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Clock management" id="ICS" size="0x8">
      <register description="ICS Control Register 1" format="hex0x" id="ICS@ICS-C1"
                offset="0x0"
                size="1">
         <field description="Internal Reference Stop Enable" format="enum" enum="d1e39123"
                id="ICS@ICS-C1@IREFSTEN"
                offset="[0]"/>
         <field description="Internal Reference Clock Enable" format="enum" enum="d1e39169"
                id="ICS@ICS-C1@IRCLKEN"
                offset="[1]"/>
         <field description="Internal Reference Select" format="enum" enum="d1e39215"
                id="ICS@ICS-C1@IREFS"
                offset="[2]"/>
         <field description="Reference Divider" format="hex0x" id="ICS@ICS-C1@RDIV"
                offset="[5:3]"/>
         <field description="Clock Source Select" format="enum" enum="d1e39279"
                id="ICS@ICS-C1@CLKS"
                offset="[7:6]"/>
      </register>
      <register description="ICS Control Register 2" format="hex0x" id="ICS@ICS-C2"
                offset="0x1"
                size="1">
         <field description="Low Power Select" format="enum" enum="d1e39377" id="ICS@ICS-C2@LP"
                offset="[4]"/>
         <field description="Bus Frequency Divider" format="enum" enum="d1e39423"
                id="ICS@ICS-C2@BDIV"
                offset="[7:5]"/>
      </register>
      <register description="ICS Control Register 3" format="hex0x" id="ICS@ICS-C3"
                offset="0x2"
                size="1">
         <field description="Slow Internal Reference Clock Trim Setting" format="hex0x"
                id="ICS@ICS-C3@SCTRIM"
                offset="[7:0]"/>
      </register>
      <register description="ICS Control Register 4" format="hex0x" id="ICS@ICS-C4"
                offset="0x3"
                size="1">
         <field description="Slow Internal Reference Clock Fine Trim" format="hex0x"
                id="ICS@ICS-C4@SCFTRIM"
                offset="[0]"/>
         <field description="Clock Monitor Enable" format="enum" enum="d1e39634"
                id="ICS@ICS-C4@CME"
                offset="[5]"/>
         <field description="Loss of Lock Interrupt" format="enum" enum="d1e39680"
                id="ICS@ICS-C4@LOLIE"
                offset="[7]"/>
      </register>
      <register description="ICS Status Register" format="hex0x" id="ICS@ICS-S" offset="0x4"
                size="1">
         <field description="Clock Mode Status" format="enum" enum="d1e39754"
                id="ICS@ICS-S@CLKST"
                offset="[3:2]"/>
         <field description="Internal Reference Status" format="enum" enum="d1e39812"
                id="ICS@ICS-S@IREFST"
                offset="[4]"/>
         <field description="Lock Status" format="enum" enum="d1e39858" id="ICS@ICS-S@LOCK"
                offset="[6]"/>
         <field description="Loss of Lock Status" format="enum" enum="d1e39904"
                id="ICS@ICS-S@LOLS"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Oscillator" id="OSC" size="0x4">
      <register description="OSC Control Register" format="hex0x" id="OSC@OSC-CR" offset="0x0"
                size="1">
         <field description="OSC Initialization" format="enum" enum="d1e40009"
                id="OSC@OSC-CR@OSCINIT"
                offset="[0]"/>
         <field description="High Gain Oscillator Select" format="enum" enum="d1e40055"
                id="OSC@OSC-CR@HGO"
                offset="[1]"/>
         <field description="Frequency Range Select" format="enum" enum="d1e40101"
                id="OSC@OSC-CR@RANGE"
                offset="[2]"/>
         <field description="OSC Output Select" format="enum" enum="d1e40147"
                id="OSC@OSC-CR@OSCOS"
                offset="[4]"/>
         <field description="OSC Enable in Stop mode" format="enum" enum="d1e40193"
                id="OSC@OSC-CR@OSCSTEN"
                offset="[5]"/>
         <field description="OSC Enable" format="enum" enum="d1e40240" id="OSC@OSC-CR@OSCEN"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Inter-Integrated Circuit" id="I2C0" size="0xf">
      <register description="I2C Address Register 1" format="hex0x" id="I2C0@I2C0-A1"
                offset="0x0"
                size="1">
         <field description="Address" format="hex0x" id="I2C0@I2C0-A1@AD" offset="[7:1]"/>
      </register>
      <register description="I2C Frequency Divider register" format="hex0x" id="I2C0@I2C0-F"
                offset="0x1"
                size="1">
         <field description="ClockRate" format="hex0x" id="I2C0@I2C0-F@ICR" offset="[5:0]"/>
         <field description="Multiplier Factor" format="enum" enum="d1e40418"
                id="I2C0@I2C0-F@MULT"
                offset="[7:6]"/>
      </register>
      <register description="I2C Control Register 1" format="hex0x" id="I2C0@I2C0-C1"
                offset="0x2"
                size="1">
         <field description="Wakeup Enable" format="enum" enum="d1e40504"
                id="I2C0@I2C0-C1@WUEN"
                offset="[1]"/>
         <field description="Repeat START" format="hex0x" id="I2C0@I2C0-C1@RSTA" offset="[2]"/>
         <field description="Transmit Acknowledge Enable" format="enum" enum="d1e40568"
                id="I2C0@I2C0-C1@TXAK"
                offset="[3]"/>
         <field description="Transmit Mode Select" format="enum" enum="d1e40614"
                id="I2C0@I2C0-C1@TX"
                offset="[4]"/>
         <field description="Master Mode Select" format="enum" enum="d1e40660"
                id="I2C0@I2C0-C1@MST"
                offset="[5]"/>
         <field description="I2C Interrupt Enable" format="enum" enum="d1e40707"
                id="I2C0@I2C0-C1@IICIE"
                offset="[6]"/>
         <field description="I2C Enable" format="enum" enum="d1e40753" id="I2C0@I2C0-C1@IICEN"
                offset="[7]"/>
      </register>
      <register description="I2C Status register" format="hex0x" id="I2C0@I2C0-S" offset="0x3"
                size="1">
         <field description="Receive Acknowledge" format="enum" enum="d1e40827"
                id="I2C0@I2C0-S@RXAK"
                offset="[0]"/>
         <field description="Interrupt Flag" format="enum" enum="d1e40873"
                id="I2C0@I2C0-S@IICIF"
                offset="[1]"/>
         <field description="Slave Read/Write" format="enum" enum="d1e40919"
                id="I2C0@I2C0-S@SRW"
                offset="[2]"/>
         <field description="Range Address Match" format="enum" enum="d1e40965"
                id="I2C0@I2C0-S@RAM"
                offset="[3]"/>
         <field description="Arbitration Lost" format="enum" enum="d1e41011"
                id="I2C0@I2C0-S@ARBL"
                offset="[4]"/>
         <field description="Bus Busy" format="enum" enum="d1e41058" id="I2C0@I2C0-S@BUSY"
                offset="[5]"/>
         <field description="Addressed As A Slave" format="enum" enum="d1e41104"
                id="I2C0@I2C0-S@IAAS"
                offset="[6]"/>
         <field description="Transfer Complete Flag" format="enum" enum="d1e41150"
                id="I2C0@I2C0-S@TCF"
                offset="[7]"/>
      </register>
      <register description="I2C Data I/O register" format="hex0x" id="I2C0@I2C0-D"
                offset="0x4"
                size="1">
         <field description="Data" format="hex0x" id="I2C0@I2C0-D@DATA" offset="[7:0]"/>
      </register>
      <register description="I2C Control Register 2" format="hex0x" id="I2C0@I2C0-C2"
                offset="0x5"
                size="1">
         <field description="Slave Address" format="hex0x" id="I2C0@I2C0-C2@AD" offset="[2:0]"/>
         <field description="Range Address Matching Enable" format="enum" enum="d1e41289"
                id="I2C0@I2C0-C2@RMEN"
                offset="[3]"/>
         <field description="Slave Baud Rate Control" format="enum" enum="d1e41335"
                id="I2C0@I2C0-C2@SBRC"
                offset="[4]"/>
         <field description="Address Extension" format="enum" enum="d1e41381"
                id="I2C0@I2C0-C2@ADEXT"
                offset="[6]"/>
         <field description="General Call Address Enable" format="enum" enum="d1e41427"
                id="I2C0@I2C0-C2@GCAEN"
                offset="[7]"/>
      </register>
      <register description="I2C Programmable Input Glitch Filter Register" format="hex0x"
                id="I2C0@I2C0-FLT"
                offset="0x6"
                size="1">
         <field description="I2C Programmable Filter Factor" format="enum" enum="d1e41501"
                id="I2C0@I2C0-FLT@FLT"
                offset="[3:0]"/>
         <field description="I2C Bus Start Detect Flag" format="enum" enum="d1e41535"
                id="I2C0@I2C0-FLT@STARTF"
                offset="[4]"/>
         <field description="I2C Bus Stop or Start Interrupt Enable" format="enum"
                enum="d1e41581"
                id="I2C0@I2C0-FLT@SSIE"
                offset="[5]"/>
         <field description="I2C Bus Stop Detect Flag" format="enum" enum="d1e41627"
                id="I2C0@I2C0-FLT@STOPF"
                offset="[6]"/>
         <field description="Stop Hold Enable" format="enum" enum="d1e41673"
                id="I2C0@I2C0-FLT@SHEN"
                offset="[7]"/>
      </register>
      <register description="I2C Range Address register" format="hex0x" id="I2C0@I2C0-RA"
                offset="0x7"
                size="1">
         <field description="Range Slave Address" format="hex0x" id="I2C0@I2C0-RA@RAD"
                offset="[7:1]"/>
      </register>
      <register description="I2C SMBus Control and Status register" format="hex0x"
                id="I2C0@I2C0-SMB"
                offset="0x8"
                size="1">
         <field description="SHTF2 Interrupt Enable" format="enum" enum="d1e41793"
                id="I2C0@I2C0-SMB@SHTF2IE"
                offset="[0]"/>
         <field description="SCL High Timeout Flag 2" format="enum" enum="d1e41839"
                id="I2C0@I2C0-SMB@SHTF2"
                offset="[1]"/>
         <field description="SCL High Timeout Flag 1" format="enum" enum="d1e41885"
                id="I2C0@I2C0-SMB@SHTF1"
                offset="[2]"/>
         <field description="SCL Low Timeout Flag" format="enum" enum="d1e41931"
                id="I2C0@I2C0-SMB@SLTF"
                offset="[3]"/>
         <field description="Timeout Counter Clock Select" format="enum" enum="d1e41977"
                id="I2C0@I2C0-SMB@TCKSEL"
                offset="[4]"/>
         <field description="Second I2C Address Enable" format="enum" enum="d1e42024"
                id="I2C0@I2C0-SMB@SIICAEN"
                offset="[5]"/>
         <field description="SMBus Alert Response Address Enable" format="enum" enum="d1e42070"
                id="I2C0@I2C0-SMB@ALERTEN"
                offset="[6]"/>
         <field description="Fast NACK/ACK Enable" format="enum" enum="d1e42116"
                id="I2C0@I2C0-SMB@FACK"
                offset="[7]"/>
      </register>
      <register description="I2C Address Register 2" format="hex0x" id="I2C0@I2C0-A2"
                offset="0x9"
                size="1">
         <field description="SMBus Address" format="hex0x" id="I2C0@I2C0-A2@SAD" offset="[7:1]"/>
      </register>
      <register description="I2C SCL Low Timeout Register High" format="hex0x"
                id="I2C0@I2C0-SLTH"
                offset="0xa"
                size="1">
         <field description="SSLT[15:8]" format="hex0x" id="I2C0@I2C0-SLTH@SSLT" offset="[7:0]"/>
      </register>
      <register description="I2C SCL Low Timeout Register Low" format="hex0x"
                id="I2C0@I2C0-SLTL"
                offset="0xb"
                size="1">
         <field description="SSLT[7:0]" format="hex0x" id="I2C0@I2C0-SLTL@SSLT" offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Universal Asynchronous Receiver/Transmitter (UART)"
               id="UART0"
               size="0xb">
      <register description="UART Baud Rate Register: High" format="hex0x" id="UART0@UART0-BDH"
                offset="0x0"
                size="1">
         <field description="Baud Rate Modulo Divisor." format="hex0x" id="UART0@UART0-BDH@SBR"
                offset="[4:0]"/>
         <field description="Stop Bit Number Select" format="enum" enum="d1e42390"
                id="UART0@UART0-BDH@SBNS"
                offset="[5]"/>
         <field description="RxD Input Active Edge Interrupt Enable (for RXEDGIF)"
                format="enum"
                enum="d1e42436"
                id="UART0@UART0-BDH@RXEDGIE"
                offset="[6]"/>
         <field description="LIN Break Detect Interrupt Enable (for LBKDIF)" format="enum"
                enum="d1e42482"
                id="UART0@UART0-BDH@LBKDIE"
                offset="[7]"/>
      </register>
      <register description="UART Baud Rate Register: Low" format="hex0x" id="UART0@UART0-BDL"
                offset="0x1"
                size="1">
         <field description="Baud Rate Modulo Divisor" format="hex0x" id="UART0@UART0-BDL@SBR"
                offset="[7:0]"/>
      </register>
      <register description="UART Control Register 1" format="hex0x" id="UART0@UART0-C1"
                offset="0x2"
                size="1">
         <field description="Parity Type" format="enum" enum="d1e42602" id="UART0@UART0-C1@PT"
                offset="[0]"/>
         <field description="Parity Enable" format="enum" enum="d1e42648"
                id="UART0@UART0-C1@PE"
                offset="[1]"/>
         <field description="Idle Line Type Select" format="enum" enum="d1e42694"
                id="UART0@UART0-C1@ILT"
                offset="[2]"/>
         <field description="Receiver Wakeup Method Select" format="enum" enum="d1e42740"
                id="UART0@UART0-C1@WAKE"
                offset="[3]"/>
         <field description="9-Bit or 8-Bit Mode Select" format="enum" enum="d1e42786"
                id="UART0@UART0-C1@M"
                offset="[4]"/>
         <field description="Receiver Source Select" format="enum" enum="d1e42833"
                id="UART0@UART0-C1@RSRC"
                offset="[5]"/>
         <field description="UART Stops in Wait Mode" format="enum" enum="d1e42879"
                id="UART0@UART0-C1@UARTSWAI"
                offset="[6]"/>
         <field description="Loop Mode Select" format="enum" enum="d1e42925"
                id="UART0@UART0-C1@LOOPS"
                offset="[7]"/>
      </register>
      <register description="UART Control Register 2" format="hex0x" id="UART0@UART0-C2"
                offset="0x3"
                size="1">
         <field description="Send Break" format="enum" enum="d1e42999" id="UART0@UART0-C2@SBK"
                offset="[0]"/>
         <field description="Receiver Wakeup Control" format="enum" enum="d1e43045"
                id="UART0@UART0-C2@RWU"
                offset="[1]"/>
         <field description="Receiver Enable" format="enum" enum="d1e43091"
                id="UART0@UART0-C2@RE"
                offset="[2]"/>
         <field description="Transmitter Enable" format="enum" enum="d1e43137"
                id="UART0@UART0-C2@TE"
                offset="[3]"/>
         <field description="Idle Line Interrupt Enable for IDLE" format="enum" enum="d1e43183"
                id="UART0@UART0-C2@ILIE"
                offset="[4]"/>
         <field description="Receiver Interrupt Enable for RDRF" format="enum" enum="d1e43230"
                id="UART0@UART0-C2@RIE"
                offset="[5]"/>
         <field description="Transmission Complete Interrupt Enable for TC" format="enum"
                enum="d1e43276"
                id="UART0@UART0-C2@TCIE"
                offset="[6]"/>
         <field description="Transmit Interrupt Enable for TDRE" format="enum" enum="d1e43322"
                id="UART0@UART0-C2@TIE"
                offset="[7]"/>
      </register>
      <register description="UART Status Register 1" format="hex0x" id="UART0@UART0-S1"
                offset="0x4"
                readOnly="true"
                size="1">
         <field description="Parity Error Flag" format="enum" enum="d1e43396"
                id="UART0@UART0-S1@PF"
                offset="[0]"/>
         <field description="Framing Error Flag" format="enum" enum="d1e43442"
                id="UART0@UART0-S1@FE"
                offset="[1]"/>
         <field description="Noise Flag" format="enum" enum="d1e43488" id="UART0@UART0-S1@NF"
                offset="[2]"/>
         <field description="Receiver Overrun Flag" format="enum" enum="d1e43534"
                id="UART0@UART0-S1@OR"
                offset="[3]"/>
         <field description="Idle Line Flag" format="enum" enum="d1e43580"
                id="UART0@UART0-S1@IDLE"
                offset="[4]"/>
         <field description="Receive Data Register Full Flag" format="enum" enum="d1e43627"
                id="UART0@UART0-S1@RDRF"
                offset="[5]"/>
         <field description="Transmission Complete Flag" format="enum" enum="d1e43673"
                id="UART0@UART0-S1@TC"
                offset="[6]"/>
         <field description="Transmit Data Register Empty Flag" format="enum" enum="d1e43719"
                id="UART0@UART0-S1@TDRE"
                offset="[7]"/>
      </register>
      <register description="UART Status Register 2" format="hex0x" id="UART0@UART0-S2"
                offset="0x5"
                size="1">
         <field description="Receiver Active Flag" format="enum" enum="d1e43794"
                id="UART0@UART0-S2@RAF"
                offset="[0]"/>
         <field description="LIN Break Detection Enable" format="enum" enum="d1e43840"
                id="UART0@UART0-S2@LBKDE"
                offset="[1]"/>
         <field description="Break Character Generation Length" format="enum" enum="d1e43886"
                id="UART0@UART0-S2@BRK13"
                offset="[2]"/>
         <field description="Receive Wake Up Idle Detect" format="enum" enum="d1e43932"
                id="UART0@UART0-S2@RWUID"
                offset="[3]"/>
         <field description="Receive Data Inversion" format="enum" enum="d1e43978"
                id="UART0@UART0-S2@RXINV"
                offset="[4]"/>
         <field description="RxD Pin Active Edge Interrupt Flag" format="enum" enum="d1e44025"
                id="UART0@UART0-S2@RXEDGIF"
                offset="[6]"/>
         <field description="LIN Break Detect Interrupt Flag" format="enum" enum="d1e44071"
                id="UART0@UART0-S2@LBKDIF"
                offset="[7]"/>
      </register>
      <register description="UART Control Register 3" format="hex0x" id="UART0@UART0-C3"
                offset="0x6"
                size="1">
         <field description="Parity Error Interrupt Enable" format="enum" enum="d1e44145"
                id="UART0@UART0-C3@PEIE"
                offset="[0]"/>
         <field description="Framing Error Interrupt Enable" format="enum" enum="d1e44191"
                id="UART0@UART0-C3@FEIE"
                offset="[1]"/>
         <field description="Noise Error Interrupt Enable" format="enum" enum="d1e44237"
                id="UART0@UART0-C3@NEIE"
                offset="[2]"/>
         <field description="Overrun Interrupt Enable" format="enum" enum="d1e44283"
                id="UART0@UART0-C3@ORIE"
                offset="[3]"/>
         <field description="Transmit Data Inversion" format="enum" enum="d1e44329"
                id="UART0@UART0-C3@TXINV"
                offset="[4]"/>
         <field description="TxD Pin Direction in Single-Wire Mode" format="enum"
                enum="d1e44376"
                id="UART0@UART0-C3@TXDIR"
                offset="[5]"/>
         <field description="Ninth Data Bit for Transmitter" format="hex0x"
                id="UART0@UART0-C3@T8"
                offset="[6]"/>
         <field description="Ninth Data Bit for Receiver" format="hex0x" id="UART0@UART0-C3@R8"
                offset="[7]"/>
      </register>
      <register description="UART Data Register" format="hex0x" id="UART0@UART0-D" offset="0x7"
                size="1">
         <field description="Read receive data buffer 0 or write transmit data buffer 0."
                format="hex0x"
                id="UART0@UART0-D@R0T0"
                offset="[0]"/>
         <field description="Read receive data buffer 1 or write transmit data buffer 1."
                format="hex0x"
                id="UART0@UART0-D@R1T1"
                offset="[1]"/>
         <field description="Read receive data buffer 2 or write transmit data buffer 2."
                format="hex0x"
                id="UART0@UART0-D@R2T2"
                offset="[2]"/>
         <field description="Read receive data buffer 3 or write transmit data buffer 3."
                format="hex0x"
                id="UART0@UART0-D@R3T3"
                offset="[3]"/>
         <field description="Read receive data buffer 4 or write transmit data buffer 4."
                format="hex0x"
                id="UART0@UART0-D@R4T4"
                offset="[4]"/>
         <field description="Read receive data buffer 5 or write transmit data buffer 5."
                format="hex0x"
                id="UART0@UART0-D@R5T5"
                offset="[5]"/>
         <field description="Read receive data buffer 6 or write transmit data buffer 6."
                format="hex0x"
                id="UART0@UART0-D@R6T6"
                offset="[6]"/>
         <field description="Read receive data buffer 7 or write transmit data buffer 7."
                format="hex0x"
                id="UART0@UART0-D@R7T7"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Universal Asynchronous Receiver/Transmitter (UART)"
               id="UART1"
               size="0xb">
      <register description="UART Baud Rate Register: High" format="hex0x" id="UART1@UART1-BDH"
                offset="0x0"
                size="1">
         <field description="Baud Rate Modulo Divisor." format="hex0x" id="UART1@UART1-BDH@SBR"
                offset="[4:0]"/>
         <field description="Stop Bit Number Select" format="enum" enum="d1e44720"
                id="UART1@UART1-BDH@SBNS"
                offset="[5]"/>
         <field description="RxD Input Active Edge Interrupt Enable (for RXEDGIF)"
                format="enum"
                enum="d1e44766"
                id="UART1@UART1-BDH@RXEDGIE"
                offset="[6]"/>
         <field description="LIN Break Detect Interrupt Enable (for LBKDIF)" format="enum"
                enum="d1e44812"
                id="UART1@UART1-BDH@LBKDIE"
                offset="[7]"/>
      </register>
      <register description="UART Baud Rate Register: Low" format="hex0x" id="UART1@UART1-BDL"
                offset="0x1"
                size="1">
         <field description="Baud Rate Modulo Divisor" format="hex0x" id="UART1@UART1-BDL@SBR"
                offset="[7:0]"/>
      </register>
      <register description="UART Control Register 1" format="hex0x" id="UART1@UART1-C1"
                offset="0x2"
                size="1">
         <field description="Parity Type" format="enum" enum="d1e44932" id="UART1@UART1-C1@PT"
                offset="[0]"/>
         <field description="Parity Enable" format="enum" enum="d1e44978"
                id="UART1@UART1-C1@PE"
                offset="[1]"/>
         <field description="Idle Line Type Select" format="enum" enum="d1e45024"
                id="UART1@UART1-C1@ILT"
                offset="[2]"/>
         <field description="Receiver Wakeup Method Select" format="enum" enum="d1e45070"
                id="UART1@UART1-C1@WAKE"
                offset="[3]"/>
         <field description="9-Bit or 8-Bit Mode Select" format="enum" enum="d1e45116"
                id="UART1@UART1-C1@M"
                offset="[4]"/>
         <field description="Receiver Source Select" format="enum" enum="d1e45163"
                id="UART1@UART1-C1@RSRC"
                offset="[5]"/>
         <field description="UART Stops in Wait Mode" format="enum" enum="d1e45209"
                id="UART1@UART1-C1@UARTSWAI"
                offset="[6]"/>
         <field description="Loop Mode Select" format="enum" enum="d1e45255"
                id="UART1@UART1-C1@LOOPS"
                offset="[7]"/>
      </register>
      <register description="UART Control Register 2" format="hex0x" id="UART1@UART1-C2"
                offset="0x3"
                size="1">
         <field description="Send Break" format="enum" enum="d1e45329" id="UART1@UART1-C2@SBK"
                offset="[0]"/>
         <field description="Receiver Wakeup Control" format="enum" enum="d1e45375"
                id="UART1@UART1-C2@RWU"
                offset="[1]"/>
         <field description="Receiver Enable" format="enum" enum="d1e45421"
                id="UART1@UART1-C2@RE"
                offset="[2]"/>
         <field description="Transmitter Enable" format="enum" enum="d1e45467"
                id="UART1@UART1-C2@TE"
                offset="[3]"/>
         <field description="Idle Line Interrupt Enable for IDLE" format="enum" enum="d1e45513"
                id="UART1@UART1-C2@ILIE"
                offset="[4]"/>
         <field description="Receiver Interrupt Enable for RDRF" format="enum" enum="d1e45560"
                id="UART1@UART1-C2@RIE"
                offset="[5]"/>
         <field description="Transmission Complete Interrupt Enable for TC" format="enum"
                enum="d1e45606"
                id="UART1@UART1-C2@TCIE"
                offset="[6]"/>
         <field description="Transmit Interrupt Enable for TDRE" format="enum" enum="d1e45652"
                id="UART1@UART1-C2@TIE"
                offset="[7]"/>
      </register>
      <register description="UART Status Register 1" format="hex0x" id="UART1@UART1-S1"
                offset="0x4"
                readOnly="true"
                size="1">
         <field description="Parity Error Flag" format="enum" enum="d1e45726"
                id="UART1@UART1-S1@PF"
                offset="[0]"/>
         <field description="Framing Error Flag" format="enum" enum="d1e45772"
                id="UART1@UART1-S1@FE"
                offset="[1]"/>
         <field description="Noise Flag" format="enum" enum="d1e45818" id="UART1@UART1-S1@NF"
                offset="[2]"/>
         <field description="Receiver Overrun Flag" format="enum" enum="d1e45864"
                id="UART1@UART1-S1@OR"
                offset="[3]"/>
         <field description="Idle Line Flag" format="enum" enum="d1e45910"
                id="UART1@UART1-S1@IDLE"
                offset="[4]"/>
         <field description="Receive Data Register Full Flag" format="enum" enum="d1e45957"
                id="UART1@UART1-S1@RDRF"
                offset="[5]"/>
         <field description="Transmission Complete Flag" format="enum" enum="d1e46003"
                id="UART1@UART1-S1@TC"
                offset="[6]"/>
         <field description="Transmit Data Register Empty Flag" format="enum" enum="d1e46049"
                id="UART1@UART1-S1@TDRE"
                offset="[7]"/>
      </register>
      <register description="UART Status Register 2" format="hex0x" id="UART1@UART1-S2"
                offset="0x5"
                size="1">
         <field description="Receiver Active Flag" format="enum" enum="d1e46124"
                id="UART1@UART1-S2@RAF"
                offset="[0]"/>
         <field description="LIN Break Detection Enable" format="enum" enum="d1e46170"
                id="UART1@UART1-S2@LBKDE"
                offset="[1]"/>
         <field description="Break Character Generation Length" format="enum" enum="d1e46216"
                id="UART1@UART1-S2@BRK13"
                offset="[2]"/>
         <field description="Receive Wake Up Idle Detect" format="enum" enum="d1e46262"
                id="UART1@UART1-S2@RWUID"
                offset="[3]"/>
         <field description="Receive Data Inversion" format="enum" enum="d1e46308"
                id="UART1@UART1-S2@RXINV"
                offset="[4]"/>
         <field description="RxD Pin Active Edge Interrupt Flag" format="enum" enum="d1e46355"
                id="UART1@UART1-S2@RXEDGIF"
                offset="[6]"/>
         <field description="LIN Break Detect Interrupt Flag" format="enum" enum="d1e46401"
                id="UART1@UART1-S2@LBKDIF"
                offset="[7]"/>
      </register>
      <register description="UART Control Register 3" format="hex0x" id="UART1@UART1-C3"
                offset="0x6"
                size="1">
         <field description="Parity Error Interrupt Enable" format="enum" enum="d1e46475"
                id="UART1@UART1-C3@PEIE"
                offset="[0]"/>
         <field description="Framing Error Interrupt Enable" format="enum" enum="d1e46521"
                id="UART1@UART1-C3@FEIE"
                offset="[1]"/>
         <field description="Noise Error Interrupt Enable" format="enum" enum="d1e46567"
                id="UART1@UART1-C3@NEIE"
                offset="[2]"/>
         <field description="Overrun Interrupt Enable" format="enum" enum="d1e46613"
                id="UART1@UART1-C3@ORIE"
                offset="[3]"/>
         <field description="Transmit Data Inversion" format="enum" enum="d1e46659"
                id="UART1@UART1-C3@TXINV"
                offset="[4]"/>
         <field description="TxD Pin Direction in Single-Wire Mode" format="enum"
                enum="d1e46706"
                id="UART1@UART1-C3@TXDIR"
                offset="[5]"/>
         <field description="Ninth Data Bit for Transmitter" format="hex0x"
                id="UART1@UART1-C3@T8"
                offset="[6]"/>
         <field description="Ninth Data Bit for Receiver" format="hex0x" id="UART1@UART1-C3@R8"
                offset="[7]"/>
      </register>
      <register description="UART Data Register" format="hex0x" id="UART1@UART1-D" offset="0x7"
                size="1">
         <field description="Read receive data buffer 0 or write transmit data buffer 0."
                format="hex0x"
                id="UART1@UART1-D@R0T0"
                offset="[0]"/>
         <field description="Read receive data buffer 1 or write transmit data buffer 1."
                format="hex0x"
                id="UART1@UART1-D@R1T1"
                offset="[1]"/>
         <field description="Read receive data buffer 2 or write transmit data buffer 2."
                format="hex0x"
                id="UART1@UART1-D@R2T2"
                offset="[2]"/>
         <field description="Read receive data buffer 3 or write transmit data buffer 3."
                format="hex0x"
                id="UART1@UART1-D@R3T3"
                offset="[3]"/>
         <field description="Read receive data buffer 4 or write transmit data buffer 4."
                format="hex0x"
                id="UART1@UART1-D@R4T4"
                offset="[4]"/>
         <field description="Read receive data buffer 5 or write transmit data buffer 5."
                format="hex0x"
                id="UART1@UART1-D@R5T5"
                offset="[5]"/>
         <field description="Read receive data buffer 6 or write transmit data buffer 6."
                format="hex0x"
                id="UART1@UART1-D@R6T6"
                offset="[6]"/>
         <field description="Read receive data buffer 7 or write transmit data buffer 7."
                format="hex0x"
                id="UART1@UART1-D@R7T7"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Universal Asynchronous Receiver/Transmitter (UART)"
               id="UART2"
               size="0xb">
      <register description="UART Baud Rate Register: High" format="hex0x" id="UART2@UART2-BDH"
                offset="0x0"
                size="1">
         <field description="Baud Rate Modulo Divisor." format="hex0x" id="UART2@UART2-BDH@SBR"
                offset="[4:0]"/>
         <field description="Stop Bit Number Select" format="enum" enum="d1e47051"
                id="UART2@UART2-BDH@SBNS"
                offset="[5]"/>
         <field description="RxD Input Active Edge Interrupt Enable (for RXEDGIF)"
                format="enum"
                enum="d1e47097"
                id="UART2@UART2-BDH@RXEDGIE"
                offset="[6]"/>
         <field description="LIN Break Detect Interrupt Enable (for LBKDIF)" format="enum"
                enum="d1e47143"
                id="UART2@UART2-BDH@LBKDIE"
                offset="[7]"/>
      </register>
      <register description="UART Baud Rate Register: Low" format="hex0x" id="UART2@UART2-BDL"
                offset="0x1"
                size="1">
         <field description="Baud Rate Modulo Divisor" format="hex0x" id="UART2@UART2-BDL@SBR"
                offset="[7:0]"/>
      </register>
      <register description="UART Control Register 1" format="hex0x" id="UART2@UART2-C1"
                offset="0x2"
                size="1">
         <field description="Parity Type" format="enum" enum="d1e47263" id="UART2@UART2-C1@PT"
                offset="[0]"/>
         <field description="Parity Enable" format="enum" enum="d1e47309"
                id="UART2@UART2-C1@PE"
                offset="[1]"/>
         <field description="Idle Line Type Select" format="enum" enum="d1e47355"
                id="UART2@UART2-C1@ILT"
                offset="[2]"/>
         <field description="Receiver Wakeup Method Select" format="enum" enum="d1e47401"
                id="UART2@UART2-C1@WAKE"
                offset="[3]"/>
         <field description="9-Bit or 8-Bit Mode Select" format="enum" enum="d1e47447"
                id="UART2@UART2-C1@M"
                offset="[4]"/>
         <field description="Receiver Source Select" format="enum" enum="d1e47494"
                id="UART2@UART2-C1@RSRC"
                offset="[5]"/>
         <field description="UART Stops in Wait Mode" format="enum" enum="d1e47540"
                id="UART2@UART2-C1@UARTSWAI"
                offset="[6]"/>
         <field description="Loop Mode Select" format="enum" enum="d1e47586"
                id="UART2@UART2-C1@LOOPS"
                offset="[7]"/>
      </register>
      <register description="UART Control Register 2" format="hex0x" id="UART2@UART2-C2"
                offset="0x3"
                size="1">
         <field description="Send Break" format="enum" enum="d1e47660" id="UART2@UART2-C2@SBK"
                offset="[0]"/>
         <field description="Receiver Wakeup Control" format="enum" enum="d1e47706"
                id="UART2@UART2-C2@RWU"
                offset="[1]"/>
         <field description="Receiver Enable" format="enum" enum="d1e47752"
                id="UART2@UART2-C2@RE"
                offset="[2]"/>
         <field description="Transmitter Enable" format="enum" enum="d1e47798"
                id="UART2@UART2-C2@TE"
                offset="[3]"/>
         <field description="Idle Line Interrupt Enable for IDLE" format="enum" enum="d1e47844"
                id="UART2@UART2-C2@ILIE"
                offset="[4]"/>
         <field description="Receiver Interrupt Enable for RDRF" format="enum" enum="d1e47891"
                id="UART2@UART2-C2@RIE"
                offset="[5]"/>
         <field description="Transmission Complete Interrupt Enable for TC" format="enum"
                enum="d1e47937"
                id="UART2@UART2-C2@TCIE"
                offset="[6]"/>
         <field description="Transmit Interrupt Enable for TDRE" format="enum" enum="d1e47983"
                id="UART2@UART2-C2@TIE"
                offset="[7]"/>
      </register>
      <register description="UART Status Register 1" format="hex0x" id="UART2@UART2-S1"
                offset="0x4"
                readOnly="true"
                size="1">
         <field description="Parity Error Flag" format="enum" enum="d1e48057"
                id="UART2@UART2-S1@PF"
                offset="[0]"/>
         <field description="Framing Error Flag" format="enum" enum="d1e48103"
                id="UART2@UART2-S1@FE"
                offset="[1]"/>
         <field description="Noise Flag" format="enum" enum="d1e48149" id="UART2@UART2-S1@NF"
                offset="[2]"/>
         <field description="Receiver Overrun Flag" format="enum" enum="d1e48195"
                id="UART2@UART2-S1@OR"
                offset="[3]"/>
         <field description="Idle Line Flag" format="enum" enum="d1e48241"
                id="UART2@UART2-S1@IDLE"
                offset="[4]"/>
         <field description="Receive Data Register Full Flag" format="enum" enum="d1e48288"
                id="UART2@UART2-S1@RDRF"
                offset="[5]"/>
         <field description="Transmission Complete Flag" format="enum" enum="d1e48334"
                id="UART2@UART2-S1@TC"
                offset="[6]"/>
         <field description="Transmit Data Register Empty Flag" format="enum" enum="d1e48380"
                id="UART2@UART2-S1@TDRE"
                offset="[7]"/>
      </register>
      <register description="UART Status Register 2" format="hex0x" id="UART2@UART2-S2"
                offset="0x5"
                size="1">
         <field description="Receiver Active Flag" format="enum" enum="d1e48455"
                id="UART2@UART2-S2@RAF"
                offset="[0]"/>
         <field description="LIN Break Detection Enable" format="enum" enum="d1e48501"
                id="UART2@UART2-S2@LBKDE"
                offset="[1]"/>
         <field description="Break Character Generation Length" format="enum" enum="d1e48547"
                id="UART2@UART2-S2@BRK13"
                offset="[2]"/>
         <field description="Receive Wake Up Idle Detect" format="enum" enum="d1e48593"
                id="UART2@UART2-S2@RWUID"
                offset="[3]"/>
         <field description="Receive Data Inversion" format="enum" enum="d1e48639"
                id="UART2@UART2-S2@RXINV"
                offset="[4]"/>
         <field description="RxD Pin Active Edge Interrupt Flag" format="enum" enum="d1e48686"
                id="UART2@UART2-S2@RXEDGIF"
                offset="[6]"/>
         <field description="LIN Break Detect Interrupt Flag" format="enum" enum="d1e48732"
                id="UART2@UART2-S2@LBKDIF"
                offset="[7]"/>
      </register>
      <register description="UART Control Register 3" format="hex0x" id="UART2@UART2-C3"
                offset="0x6"
                size="1">
         <field description="Parity Error Interrupt Enable" format="enum" enum="d1e48806"
                id="UART2@UART2-C3@PEIE"
                offset="[0]"/>
         <field description="Framing Error Interrupt Enable" format="enum" enum="d1e48852"
                id="UART2@UART2-C3@FEIE"
                offset="[1]"/>
         <field description="Noise Error Interrupt Enable" format="enum" enum="d1e48898"
                id="UART2@UART2-C3@NEIE"
                offset="[2]"/>
         <field description="Overrun Interrupt Enable" format="enum" enum="d1e48944"
                id="UART2@UART2-C3@ORIE"
                offset="[3]"/>
         <field description="Transmit Data Inversion" format="enum" enum="d1e48990"
                id="UART2@UART2-C3@TXINV"
                offset="[4]"/>
         <field description="TxD Pin Direction in Single-Wire Mode" format="enum"
                enum="d1e49037"
                id="UART2@UART2-C3@TXDIR"
                offset="[5]"/>
         <field description="Ninth Data Bit for Transmitter" format="hex0x"
                id="UART2@UART2-C3@T8"
                offset="[6]"/>
         <field description="Ninth Data Bit for Receiver" format="hex0x" id="UART2@UART2-C3@R8"
                offset="[7]"/>
      </register>
      <register description="UART Data Register" format="hex0x" id="UART2@UART2-D" offset="0x7"
                size="1">
         <field description="Read receive data buffer 0 or write transmit data buffer 0."
                format="hex0x"
                id="UART2@UART2-D@R0T0"
                offset="[0]"/>
         <field description="Read receive data buffer 1 or write transmit data buffer 1."
                format="hex0x"
                id="UART2@UART2-D@R1T1"
                offset="[1]"/>
         <field description="Read receive data buffer 2 or write transmit data buffer 2."
                format="hex0x"
                id="UART2@UART2-D@R2T2"
                offset="[2]"/>
         <field description="Read receive data buffer 3 or write transmit data buffer 3."
                format="hex0x"
                id="UART2@UART2-D@R3T3"
                offset="[3]"/>
         <field description="Read receive data buffer 4 or write transmit data buffer 4."
                format="hex0x"
                id="UART2@UART2-D@R4T4"
                offset="[4]"/>
         <field description="Read receive data buffer 5 or write transmit data buffer 5."
                format="hex0x"
                id="UART2@UART2-D@R5T5"
                offset="[5]"/>
         <field description="Read receive data buffer 6 or write transmit data buffer 6."
                format="hex0x"
                id="UART2@UART2-D@R6T6"
                offset="[6]"/>
         <field description="Read receive data buffer 7 or write transmit data buffer 7."
                format="hex0x"
                id="UART2@UART2-D@R7T7"
                offset="[7]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Analog comparator" id="ACMP0" size="0x7">
      <register description="ACMP Control and Status Register" format="hex0x"
                id="ACMP0@ACMP0-CS"
                offset="0x0"
                size="1">
         <field description="ACMP MOD" format="enum" enum="d1e49363" id="ACMP0@ACMP0-CS@ACMOD"
                offset="[1:0]"/>
         <field description="ACMP Output Pin Enable" format="enum" enum="d1e49433"
                id="ACMP0@ACMP0-CS@ACOPE"
                offset="[2]"/>
         <field description="ACMP Output" format="hex0x" id="ACMP0@ACMP0-CS@ACO" offset="[3]"/>
         <field description="ACMP Interrupt Enable" format="enum" enum="d1e49497"
                id="ACMP0@ACMP0-CS@ACIE"
                offset="[4]"/>
         <field description="ACMP Interrupt Flag Bit" format="hex0x" id="ACMP0@ACMP0-CS@ACF"
                offset="[5]"/>
         <field description="Analog Comparator Hysterisis Selection" format="enum"
                enum="d1e49562"
                id="ACMP0@ACMP0-CS@HYST"
                offset="[6]"/>
         <field description="Analog Comparator Enable" format="enum" enum="d1e49608"
                id="ACMP0@ACMP0-CS@ACE"
                offset="[7]"/>
      </register>
      <register description="ACMP Control Register 0" format="hex0x" id="ACMP0@ACMP0-C0"
                offset="0x1"
                size="1">
         <field description="ACMP Negative Input Select" format="enum" enum="d1e49682"
                id="ACMP0@ACMP0-C0@ACNSEL"
                offset="[1:0]"/>
         <field description="ACMP Positive Input Select" format="enum" enum="d1e49752"
                id="ACMP0@ACMP0-C0@ACPSEL"
                offset="[5:4]"/>
      </register>
      <register description="ACMP Control Register 1" format="hex0x" id="ACMP0@ACMP0-C1"
                offset="0x2"
                size="1">
         <field description="DAC Output Level Selection" format="hex0x"
                id="ACMP0@ACMP0-C1@DACVAL"
                offset="[5:0]"/>
         <field description="DAC Reference Select" format="enum" enum="d1e49868"
                id="ACMP0@ACMP0-C1@DACREF"
                offset="[6]"/>
         <field description="DAC Enable" format="enum" enum="d1e49914"
                id="ACMP0@ACMP0-C1@DACEN"
                offset="[7]"/>
      </register>
      <register description="ACMP Control Register 2" format="hex0x" id="ACMP0@ACMP0-C2"
                offset="0x3"
                size="1">
         <field description="ACMP Input Pin Enable" format="enum" enum="d1e49988"
                id="ACMP0@ACMP0-C2@ACIPE"
                offset="[2:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Analog comparator" id="ACMP1" size="0x7">
      <register description="ACMP Control and Status Register" format="hex0x"
                id="ACMP1@ACMP1-CS"
                offset="0x0"
                size="1">
         <field description="ACMP MOD" format="enum" enum="d1e50105" id="ACMP1@ACMP1-CS@ACMOD"
                offset="[1:0]"/>
         <field description="ACMP Output Pin Enable" format="enum" enum="d1e50175"
                id="ACMP1@ACMP1-CS@ACOPE"
                offset="[2]"/>
         <field description="ACMP Output" format="hex0x" id="ACMP1@ACMP1-CS@ACO" offset="[3]"/>
         <field description="ACMP Interrupt Enable" format="enum" enum="d1e50239"
                id="ACMP1@ACMP1-CS@ACIE"
                offset="[4]"/>
         <field description="ACMP Interrupt Flag Bit" format="hex0x" id="ACMP1@ACMP1-CS@ACF"
                offset="[5]"/>
         <field description="Analog Comparator Hysterisis Selection" format="enum"
                enum="d1e50304"
                id="ACMP1@ACMP1-CS@HYST"
                offset="[6]"/>
         <field description="Analog Comparator Enable" format="enum" enum="d1e50350"
                id="ACMP1@ACMP1-CS@ACE"
                offset="[7]"/>
      </register>
      <register description="ACMP Control Register 0" format="hex0x" id="ACMP1@ACMP1-C0"
                offset="0x1"
                size="1">
         <field description="ACMP Negative Input Select" format="enum" enum="d1e50424"
                id="ACMP1@ACMP1-C0@ACNSEL"
                offset="[1:0]"/>
         <field description="ACMP Positive Input Select" format="enum" enum="d1e50494"
                id="ACMP1@ACMP1-C0@ACPSEL"
                offset="[5:4]"/>
      </register>
      <register description="ACMP Control Register 1" format="hex0x" id="ACMP1@ACMP1-C1"
                offset="0x2"
                size="1">
         <field description="DAC Output Level Selection" format="hex0x"
                id="ACMP1@ACMP1-C1@DACVAL"
                offset="[5:0]"/>
         <field description="DAC Reference Select" format="enum" enum="d1e50610"
                id="ACMP1@ACMP1-C1@DACREF"
                offset="[6]"/>
         <field description="DAC Enable" format="enum" enum="d1e50656"
                id="ACMP1@ACMP1-C1@DACEN"
                offset="[7]"/>
      </register>
      <register description="ACMP Control Register 2" format="hex0x" id="ACMP1@ACMP1-C2"
                offset="0x3"
                size="1">
         <field description="ACMP Input Pin Enable" format="enum" enum="d1e50730"
                id="ACMP1@ACMP1-C2@ACIPE"
                offset="[2:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Serial Peripheral Interface" id="SPI0" size="0xb">
      <register description="SPI Control Register 1" format="hex0x" id="SPI0@SPI0-C1"
                offset="0x0"
                size="1">
         <field description="LSB First (shifter direction)" format="enum" enum="d1e50847"
                id="SPI0@SPI0-C1@LSBFE"
                offset="[0]"/>
         <field description="Slave Select Output Enable" format="enum" enum="d1e50893"
                id="SPI0@SPI0-C1@SSOE"
                offset="[1]"/>
         <field description="Clock Phase" format="enum" enum="d1e50939" id="SPI0@SPI0-C1@CPHA"
                offset="[2]"/>
         <field description="Clock Polarity" format="enum" enum="d1e50985"
                id="SPI0@SPI0-C1@CPOL"
                offset="[3]"/>
         <field description="Master/Slave Mode Select" format="enum" enum="d1e51031"
                id="SPI0@SPI0-C1@MSTR"
                offset="[4]"/>
         <field description="SPI Transmit Interrupt Enable" format="enum" enum="d1e51078"
                id="SPI0@SPI0-C1@SPTIE"
                offset="[5]"/>
         <field description="SPI System Enable" format="enum" enum="d1e51124"
                id="SPI0@SPI0-C1@SPE"
                offset="[6]"/>
         <field description="SPI Interrupt Enable: for SPRF and MODF" format="enum"
                enum="d1e51170"
                id="SPI0@SPI0-C1@SPIE"
                offset="[7]"/>
      </register>
      <register description="SPI Control Register 2" format="hex0x" id="SPI0@SPI0-C2"
                offset="0x1"
                size="1">
         <field description="SPI Pin Control 0" format="enum" enum="d1e51244"
                id="SPI0@SPI0-C2@SPC0"
                offset="[0]"/>
         <field description="SPI Stop in Wait Mode" format="enum" enum="d1e51290"
                id="SPI0@SPI0-C2@SPISWAI"
                offset="[1]"/>
         <field description="Bidirectional Mode Output Enable" format="enum" enum="d1e51336"
                id="SPI0@SPI0-C2@BIDIROE"
                offset="[3]"/>
         <field description="Master Mode-Fault Function Enable" format="enum" enum="d1e51382"
                id="SPI0@SPI0-C2@MODFEN"
                offset="[4]"/>
         <field description="SPI Match Interrupt Enable" format="enum" enum="d1e51428"
                id="SPI0@SPI0-C2@SPMIE"
                offset="[7]"/>
      </register>
      <register description="SPI Baud Rate Register" format="hex0x" id="SPI0@SPI0-BR"
                offset="0x2"
                size="1">
         <field description="SPI Baud Rate Divisor" format="enum" enum="d1e51502"
                id="SPI0@SPI0-BR@SPR"
                offset="[3:0]"/>
         <field description="SPI Baud Rate Prescale Divisor" format="enum" enum="d1e51633"
                id="SPI0@SPI0-BR@SPPR"
                offset="[6:4]"/>
      </register>
      <register description="SPI Status Register" format="hex0x" id="SPI0@SPI0-S" offset="0x3"
                size="1">
         <field description="Master Mode Fault Flag" format="enum" enum="d1e51780"
                id="SPI0@SPI0-S@MODF"
                offset="[4]"/>
         <field description="SPI Transmit Buffer Empty Flag" format="enum" enum="d1e51826"
                id="SPI0@SPI0-S@SPTEF"
                offset="[5]"/>
         <field description="SPI Match Flag" format="enum" enum="d1e51872"
                id="SPI0@SPI0-S@SPMF"
                offset="[6]"/>
         <field description="SPI Read Buffer Full Flag" format="enum" enum="d1e51918"
                id="SPI0@SPI0-S@SPRF"
                offset="[7]"/>
      </register>
      <register description="SPI Data Register" format="hex0x" id="SPI0@SPI0-D" offset="0x5"
                size="1">
         <field description="Data (low byte)" format="hex0x" id="SPI0@SPI0-D@Bits"
                offset="[7:0]"/>
      </register>
      <register description="SPI Match Register" format="hex0x" id="SPI0@SPI0-M" offset="0x7"
                size="1">
         <field description="Hardware compare value (low byte)" format="hex0x"
                id="SPI0@SPI0-M@Bits"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Serial Peripheral Interface" id="SPI1" size="0xb">
      <register description="SPI Control Register 1" format="hex0x" id="SPI1@SPI1-C1"
                offset="0x0"
                size="1">
         <field description="LSB First (shifter direction)" format="enum" enum="d1e52128"
                id="SPI1@SPI1-C1@LSBFE"
                offset="[0]"/>
         <field description="Slave Select Output Enable" format="enum" enum="d1e52174"
                id="SPI1@SPI1-C1@SSOE"
                offset="[1]"/>
         <field description="Clock Phase" format="enum" enum="d1e52220" id="SPI1@SPI1-C1@CPHA"
                offset="[2]"/>
         <field description="Clock Polarity" format="enum" enum="d1e52266"
                id="SPI1@SPI1-C1@CPOL"
                offset="[3]"/>
         <field description="Master/Slave Mode Select" format="enum" enum="d1e52312"
                id="SPI1@SPI1-C1@MSTR"
                offset="[4]"/>
         <field description="SPI Transmit Interrupt Enable" format="enum" enum="d1e52359"
                id="SPI1@SPI1-C1@SPTIE"
                offset="[5]"/>
         <field description="SPI System Enable" format="enum" enum="d1e52405"
                id="SPI1@SPI1-C1@SPE"
                offset="[6]"/>
         <field description="SPI Interrupt Enable: for SPRF and MODF" format="enum"
                enum="d1e52451"
                id="SPI1@SPI1-C1@SPIE"
                offset="[7]"/>
      </register>
      <register description="SPI Control Register 2" format="hex0x" id="SPI1@SPI1-C2"
                offset="0x1"
                size="1">
         <field description="SPI Pin Control 0" format="enum" enum="d1e52525"
                id="SPI1@SPI1-C2@SPC0"
                offset="[0]"/>
         <field description="SPI Stop in Wait Mode" format="enum" enum="d1e52571"
                id="SPI1@SPI1-C2@SPISWAI"
                offset="[1]"/>
         <field description="Bidirectional Mode Output Enable" format="enum" enum="d1e52617"
                id="SPI1@SPI1-C2@BIDIROE"
                offset="[3]"/>
         <field description="Master Mode-Fault Function Enable" format="enum" enum="d1e52663"
                id="SPI1@SPI1-C2@MODFEN"
                offset="[4]"/>
         <field description="SPI Match Interrupt Enable" format="enum" enum="d1e52709"
                id="SPI1@SPI1-C2@SPMIE"
                offset="[7]"/>
      </register>
      <register description="SPI Baud Rate Register" format="hex0x" id="SPI1@SPI1-BR"
                offset="0x2"
                size="1">
         <field description="SPI Baud Rate Divisor" format="enum" enum="d1e52783"
                id="SPI1@SPI1-BR@SPR"
                offset="[3:0]"/>
         <field description="SPI Baud Rate Prescale Divisor" format="enum" enum="d1e52914"
                id="SPI1@SPI1-BR@SPPR"
                offset="[6:4]"/>
      </register>
      <register description="SPI Status Register" format="hex0x" id="SPI1@SPI1-S" offset="0x3"
                size="1">
         <field description="Master Mode Fault Flag" format="enum" enum="d1e53061"
                id="SPI1@SPI1-S@MODF"
                offset="[4]"/>
         <field description="SPI Transmit Buffer Empty Flag" format="enum" enum="d1e53107"
                id="SPI1@SPI1-S@SPTEF"
                offset="[5]"/>
         <field description="SPI Match Flag" format="enum" enum="d1e53153"
                id="SPI1@SPI1-S@SPMF"
                offset="[6]"/>
         <field description="SPI Read Buffer Full Flag" format="enum" enum="d1e53199"
                id="SPI1@SPI1-S@SPRF"
                offset="[7]"/>
      </register>
      <register description="SPI Data Register" format="hex0x" id="SPI1@SPI1-D" offset="0x5"
                size="1">
         <field description="Data (low byte)" format="hex0x" id="SPI1@SPI1-D@Bits"
                offset="[7:0]"/>
      </register>
      <register description="SPI Match Register" format="hex0x" id="SPI1@SPI1-M" offset="0x7"
                size="1">
         <field description="Hardware compare value (low byte)" format="hex0x"
                id="SPI1@SPI1-M@Bits"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Keyboard interrupts" id="KBI0" size="0x6">
      <register description="KBI Status and Control Register" format="hex0x" id="KBI0@KBI0-SC"
                offset="0x0"
                size="1">
         <field description="KBI Detection Mode" format="enum" enum="d1e53409"
                id="KBI0@KBI0-SC@KBMOD"
                offset="[0]"/>
         <field description="KBI Interrupt Enable" format="enum" enum="d1e53455"
                id="KBI0@KBI0-SC@KBIE"
                offset="[1]"/>
         <field description="KBI Acknowledge" format="hex0x" id="KBI0@KBI0-SC@KBACK"
                offset="[2]"/>
         <field description="KBI Interrupt Flag" format="enum" enum="d1e53519"
                id="KBI0@KBI0-SC@KBF"
                offset="[3]"/>
      </register>
      <register description="KBI Pin Enable Register" format="hex0x" id="KBI0@KBI0-PE"
                offset="0x1"
                size="1">
         <field description="KBI Pin Enables" format="enum" enum="d1e53593"
                id="KBI0@KBI0-PE@KBIPE"
                offset="[7:0]"/>
      </register>
      <register description="KBI Edge Select Register" format="hex0x" id="KBI0@KBI0-ES"
                offset="0x2"
                size="1">
         <field description="KBI Edge Selects" format="enum" enum="d1e53667"
                id="KBI0@KBI0-ES@KBEDG"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Keyboard interrupts" id="KBI1" size="0x6">
      <register description="KBI Status and Control Register" format="hex0x" id="KBI1@KBI1-SC"
                offset="0x0"
                size="1">
         <field description="KBI Detection Mode" format="enum" enum="d1e53785"
                id="KBI1@KBI1-SC@KBMOD"
                offset="[0]"/>
         <field description="KBI Interrupt Enable" format="enum" enum="d1e53831"
                id="KBI1@KBI1-SC@KBIE"
                offset="[1]"/>
         <field description="KBI Acknowledge" format="hex0x" id="KBI1@KBI1-SC@KBACK"
                offset="[2]"/>
         <field description="KBI Interrupt Flag" format="enum" enum="d1e53895"
                id="KBI1@KBI1-SC@KBF"
                offset="[3]"/>
      </register>
      <register description="KBI Pin Enable Register" format="hex0x" id="KBI1@KBI1-PE"
                offset="0x1"
                size="1">
         <field description="KBI Pin Enables" format="enum" enum="d1e53969"
                id="KBI1@KBI1-PE@KBIPE"
                offset="[7:0]"/>
      </register>
      <register description="KBI Edge Select Register" format="hex0x" id="KBI1@KBI1-ES"
                offset="0x2"
                size="1">
         <field description="KBI Edge Selects" format="enum" enum="d1e54043"
                id="KBI1@KBI1-ES@KBEDG"
                offset="[7:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Power management" id="PMC" size="0x5">
      <register description="System Power Management Status and Control 1 Register"
                format="hex0x"
                id="PMC@PMC-SPMSC1"
                offset="0x0"
                size="1">
         <field description="Bandgap Buffer Enable" format="enum" enum="d1e54157"
                id="PMC@PMC-SPMSC1@BGBE"
                offset="[0]"/>
         <field description="Low-Voltage Detect Enable" format="enum" enum="d1e54203"
                id="PMC@PMC-SPMSC1@LVDE"
                offset="[2]"/>
         <field description="Low-Voltage Detect Stop Enable" format="enum" enum="d1e54249"
                id="PMC@PMC-SPMSC1@LVDSE"
                offset="[3]"/>
         <field description="Low-Voltage Detect Reset Enable" format="enum" enum="d1e54295"
                id="PMC@PMC-SPMSC1@LVDRE"
                offset="[4]"/>
         <field description="Low-Voltage Warning Interrupt Enable" format="enum"
                enum="d1e54341"
                id="PMC@PMC-SPMSC1@LVWIE"
                offset="[5]"/>
         <field description="Low-Voltage Warning Acknowledge" format="hex0x"
                id="PMC@PMC-SPMSC1@LVWACK"
                offset="[6]"/>
         <field description="Low-Voltage Warning Flag" format="enum" enum="d1e54406"
                id="PMC@PMC-SPMSC1@LVWF"
                offset="[7]"/>
      </register>
      <register description="System Power Management Status and Control 2 Register"
                format="hex0x"
                id="PMC@PMC-SPMSC2"
                offset="0x1"
                size="1">
         <field description="Low-Voltage Warning Voltage Select" format="enum" enum="d1e54480"
                id="PMC@PMC-SPMSC2@LVWV"
                offset="[5:4]"/>
         <field description="Low-Voltage Detect Voltage Select" format="enum" enum="d1e54550"
                id="PMC@PMC-SPMSC2@LVDV"
                offset="[6]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="GPIOA"
               size="0x1c">
      <register description="Port Data Output Register" format="hex0x" id="GPIOA@GPIOA-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e54667"
                id="GPIOA@GPIOA-PDOR@PDO0"
                offset="[0]"/>
         <field description="Port Data Output" format="enum" enum="d1e54713"
                id="GPIOA@GPIOA-PDOR@PDO1"
                offset="[1]"/>
         <field description="Port Data Output" format="enum" enum="d1e54759"
                id="GPIOA@GPIOA-PDOR@PDO2"
                offset="[2]"/>
         <field description="Port Data Output" format="enum" enum="d1e54805"
                id="GPIOA@GPIOA-PDOR@PDO3"
                offset="[3]"/>
         <field description="Port Data Output" format="enum" enum="d1e54851"
                id="GPIOA@GPIOA-PDOR@PDO4"
                offset="[4]"/>
         <field description="Port Data Output" format="enum" enum="d1e54898"
                id="GPIOA@GPIOA-PDOR@PDO5"
                offset="[5]"/>
         <field description="Port Data Output" format="enum" enum="d1e54944"
                id="GPIOA@GPIOA-PDOR@PDO6"
                offset="[6]"/>
         <field description="Port Data Output" format="enum" enum="d1e54990"
                id="GPIOA@GPIOA-PDOR@PDO7"
                offset="[7]"/>
         <field description="Port Data Output" format="enum" enum="d1e55036"
                id="GPIOA@GPIOA-PDOR@PDO8"
                offset="[8]"/>
         <field description="Port Data Output" format="enum" enum="d1e55082"
                id="GPIOA@GPIOA-PDOR@PDO9"
                offset="[9]"/>
         <field description="Port Data Output" format="enum" enum="d1e55128"
                id="GPIOA@GPIOA-PDOR@PDO10"
                offset="[10]"/>
         <field description="Port Data Output" format="enum" enum="d1e55175"
                id="GPIOA@GPIOA-PDOR@PDO11"
                offset="[11]"/>
         <field description="Port Data Output" format="enum" enum="d1e55221"
                id="GPIOA@GPIOA-PDOR@PDO12"
                offset="[12]"/>
         <field description="Port Data Output" format="enum" enum="d1e55267"
                id="GPIOA@GPIOA-PDOR@PDO13"
                offset="[13]"/>
         <field description="Port Data Output" format="enum" enum="d1e55313"
                id="GPIOA@GPIOA-PDOR@PDO14"
                offset="[14]"/>
         <field description="Port Data Output" format="enum" enum="d1e55359"
                id="GPIOA@GPIOA-PDOR@PDO15"
                offset="[15]"/>
         <field description="Port Data Output" format="enum" enum="d1e55405"
                id="GPIOA@GPIOA-PDOR@PDO16"
                offset="[16]"/>
         <field description="Port Data Output" format="enum" enum="d1e55452"
                id="GPIOA@GPIOA-PDOR@PDO17"
                offset="[17]"/>
         <field description="Port Data Output" format="enum" enum="d1e55498"
                id="GPIOA@GPIOA-PDOR@PDO18"
                offset="[18]"/>
         <field description="Port Data Output" format="enum" enum="d1e55544"
                id="GPIOA@GPIOA-PDOR@PDO19"
                offset="[19]"/>
         <field description="Port Data Output" format="enum" enum="d1e55590"
                id="GPIOA@GPIOA-PDOR@PDO20"
                offset="[20]"/>
         <field description="Port Data Output" format="enum" enum="d1e55636"
                id="GPIOA@GPIOA-PDOR@PDO21"
                offset="[21]"/>
         <field description="Port Data Output" format="enum" enum="d1e55682"
                id="GPIOA@GPIOA-PDOR@PDO22"
                offset="[22]"/>
         <field description="Port Data Output" format="enum" enum="d1e55729"
                id="GPIOA@GPIOA-PDOR@PDO23"
                offset="[23]"/>
         <field description="Port Data Output" format="enum" enum="d1e55775"
                id="GPIOA@GPIOA-PDOR@PDO24"
                offset="[24]"/>
         <field description="Port Data Output" format="enum" enum="d1e55821"
                id="GPIOA@GPIOA-PDOR@PDO25"
                offset="[25]"/>
         <field description="Port Data Output" format="enum" enum="d1e55867"
                id="GPIOA@GPIOA-PDOR@PDO26"
                offset="[26]"/>
         <field description="Port Data Output" format="enum" enum="d1e55913"
                id="GPIOA@GPIOA-PDOR@PDO27"
                offset="[27]"/>
         <field description="Port Data Output" format="enum" enum="d1e55959"
                id="GPIOA@GPIOA-PDOR@PDO28"
                offset="[28]"/>
         <field description="Port Data Output" format="enum" enum="d1e56006"
                id="GPIOA@GPIOA-PDOR@PDO29"
                offset="[29]"/>
         <field description="Port Data Output" format="enum" enum="d1e56052"
                id="GPIOA@GPIOA-PDOR@PDO30"
                offset="[30]"/>
         <field description="Port Data Output" format="enum" enum="d1e56098"
                id="GPIOA@GPIOA-PDOR@PDO31"
                offset="[31]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="GPIOA@GPIOA-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e56172"
                id="GPIOA@GPIOA-PSOR@PTSO0"
                offset="[0]"/>
         <field description="Port Set Output" format="enum" enum="d1e56218"
                id="GPIOA@GPIOA-PSOR@PTSO1"
                offset="[1]"/>
         <field description="Port Set Output" format="enum" enum="d1e56264"
                id="GPIOA@GPIOA-PSOR@PTSO2"
                offset="[2]"/>
         <field description="Port Set Output" format="enum" enum="d1e56310"
                id="GPIOA@GPIOA-PSOR@PTSO3"
                offset="[3]"/>
         <field description="Port Set Output" format="enum" enum="d1e56356"
                id="GPIOA@GPIOA-PSOR@PTSO4"
                offset="[4]"/>
         <field description="Port Set Output" format="enum" enum="d1e56403"
                id="GPIOA@GPIOA-PSOR@PTSO5"
                offset="[5]"/>
         <field description="Port Set Output" format="enum" enum="d1e56449"
                id="GPIOA@GPIOA-PSOR@PTSO6"
                offset="[6]"/>
         <field description="Port Set Output" format="enum" enum="d1e56495"
                id="GPIOA@GPIOA-PSOR@PTSO7"
                offset="[7]"/>
         <field description="Port Set Output" format="enum" enum="d1e56541"
                id="GPIOA@GPIOA-PSOR@PTSO8"
                offset="[8]"/>
         <field description="Port Set Output" format="enum" enum="d1e56587"
                id="GPIOA@GPIOA-PSOR@PTSO9"
                offset="[9]"/>
         <field description="Port Set Output" format="enum" enum="d1e56633"
                id="GPIOA@GPIOA-PSOR@PTSO10"
                offset="[10]"/>
         <field description="Port Set Output" format="enum" enum="d1e56680"
                id="GPIOA@GPIOA-PSOR@PTSO11"
                offset="[11]"/>
         <field description="Port Set Output" format="enum" enum="d1e56726"
                id="GPIOA@GPIOA-PSOR@PTSO12"
                offset="[12]"/>
         <field description="Port Set Output" format="enum" enum="d1e56772"
                id="GPIOA@GPIOA-PSOR@PTSO13"
                offset="[13]"/>
         <field description="Port Set Output" format="enum" enum="d1e56818"
                id="GPIOA@GPIOA-PSOR@PTSO14"
                offset="[14]"/>
         <field description="Port Set Output" format="enum" enum="d1e56864"
                id="GPIOA@GPIOA-PSOR@PTSO15"
                offset="[15]"/>
         <field description="Port Set Output" format="enum" enum="d1e56910"
                id="GPIOA@GPIOA-PSOR@PTSO16"
                offset="[16]"/>
         <field description="Port Set Output" format="enum" enum="d1e56957"
                id="GPIOA@GPIOA-PSOR@PTSO17"
                offset="[17]"/>
         <field description="Port Set Output" format="enum" enum="d1e57003"
                id="GPIOA@GPIOA-PSOR@PTSO18"
                offset="[18]"/>
         <field description="Port Set Output" format="enum" enum="d1e57049"
                id="GPIOA@GPIOA-PSOR@PTSO19"
                offset="[19]"/>
         <field description="Port Set Output" format="enum" enum="d1e57095"
                id="GPIOA@GPIOA-PSOR@PTSO20"
                offset="[20]"/>
         <field description="Port Set Output" format="enum" enum="d1e57141"
                id="GPIOA@GPIOA-PSOR@PTSO21"
                offset="[21]"/>
         <field description="Port Set Output" format="enum" enum="d1e57187"
                id="GPIOA@GPIOA-PSOR@PTSO22"
                offset="[22]"/>
         <field description="Port Set Output" format="enum" enum="d1e57234"
                id="GPIOA@GPIOA-PSOR@PTSO23"
                offset="[23]"/>
         <field description="Port Set Output" format="enum" enum="d1e57280"
                id="GPIOA@GPIOA-PSOR@PTSO24"
                offset="[24]"/>
         <field description="Port Set Output" format="enum" enum="d1e57326"
                id="GPIOA@GPIOA-PSOR@PTSO25"
                offset="[25]"/>
         <field description="Port Set Output" format="enum" enum="d1e57372"
                id="GPIOA@GPIOA-PSOR@PTSO26"
                offset="[26]"/>
         <field description="Port Set Output" format="enum" enum="d1e57418"
                id="GPIOA@GPIOA-PSOR@PTSO27"
                offset="[27]"/>
         <field description="Port Set Output" format="enum" enum="d1e57464"
                id="GPIOA@GPIOA-PSOR@PTSO28"
                offset="[28]"/>
         <field description="Port Set Output" format="enum" enum="d1e57511"
                id="GPIOA@GPIOA-PSOR@PTSO29"
                offset="[29]"/>
         <field description="Port Set Output" format="enum" enum="d1e57557"
                id="GPIOA@GPIOA-PSOR@PTSO30"
                offset="[30]"/>
         <field description="Port Set Output" format="enum" enum="d1e57603"
                id="GPIOA@GPIOA-PSOR@PTSO31"
                offset="[31]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="GPIOA@GPIOA-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e57677"
                id="GPIOA@GPIOA-PCOR@PTCO0"
                offset="[0]"/>
         <field description="Port Clear Output" format="enum" enum="d1e57723"
                id="GPIOA@GPIOA-PCOR@PTCO1"
                offset="[1]"/>
         <field description="Port Clear Output" format="enum" enum="d1e57769"
                id="GPIOA@GPIOA-PCOR@PTCO2"
                offset="[2]"/>
         <field description="Port Clear Output" format="enum" enum="d1e57815"
                id="GPIOA@GPIOA-PCOR@PTCO3"
                offset="[3]"/>
         <field description="Port Clear Output" format="enum" enum="d1e57861"
                id="GPIOA@GPIOA-PCOR@PTCO4"
                offset="[4]"/>
         <field description="Port Clear Output" format="enum" enum="d1e57908"
                id="GPIOA@GPIOA-PCOR@PTCO5"
                offset="[5]"/>
         <field description="Port Clear Output" format="enum" enum="d1e57954"
                id="GPIOA@GPIOA-PCOR@PTCO6"
                offset="[6]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58000"
                id="GPIOA@GPIOA-PCOR@PTCO7"
                offset="[7]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58046"
                id="GPIOA@GPIOA-PCOR@PTCO8"
                offset="[8]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58092"
                id="GPIOA@GPIOA-PCOR@PTCO9"
                offset="[9]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58138"
                id="GPIOA@GPIOA-PCOR@PTCO10"
                offset="[10]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58185"
                id="GPIOA@GPIOA-PCOR@PTCO11"
                offset="[11]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58231"
                id="GPIOA@GPIOA-PCOR@PTCO12"
                offset="[12]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58277"
                id="GPIOA@GPIOA-PCOR@PTCO13"
                offset="[13]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58323"
                id="GPIOA@GPIOA-PCOR@PTCO14"
                offset="[14]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58369"
                id="GPIOA@GPIOA-PCOR@PTCO15"
                offset="[15]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58415"
                id="GPIOA@GPIOA-PCOR@PTCO16"
                offset="[16]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58462"
                id="GPIOA@GPIOA-PCOR@PTCO17"
                offset="[17]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58508"
                id="GPIOA@GPIOA-PCOR@PTCO18"
                offset="[18]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58554"
                id="GPIOA@GPIOA-PCOR@PTCO19"
                offset="[19]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58600"
                id="GPIOA@GPIOA-PCOR@PTCO20"
                offset="[20]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58646"
                id="GPIOA@GPIOA-PCOR@PTCO21"
                offset="[21]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58692"
                id="GPIOA@GPIOA-PCOR@PTCO22"
                offset="[22]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58739"
                id="GPIOA@GPIOA-PCOR@PTCO23"
                offset="[23]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58785"
                id="GPIOA@GPIOA-PCOR@PTCO24"
                offset="[24]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58831"
                id="GPIOA@GPIOA-PCOR@PTCO25"
                offset="[25]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58877"
                id="GPIOA@GPIOA-PCOR@PTCO26"
                offset="[26]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58923"
                id="GPIOA@GPIOA-PCOR@PTCO27"
                offset="[27]"/>
         <field description="Port Clear Output" format="enum" enum="d1e58969"
                id="GPIOA@GPIOA-PCOR@PTCO28"
                offset="[28]"/>
         <field description="Port Clear Output" format="enum" enum="d1e59016"
                id="GPIOA@GPIOA-PCOR@PTCO29"
                offset="[29]"/>
         <field description="Port Clear Output" format="enum" enum="d1e59062"
                id="GPIOA@GPIOA-PCOR@PTCO30"
                offset="[30]"/>
         <field description="Port Clear Output" format="enum" enum="d1e59108"
                id="GPIOA@GPIOA-PCOR@PTCO31"
                offset="[31]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x" id="GPIOA@GPIOA-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e59182"
                id="GPIOA@GPIOA-PTOR@PTTO0"
                offset="[0]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59228"
                id="GPIOA@GPIOA-PTOR@PTTO1"
                offset="[1]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59274"
                id="GPIOA@GPIOA-PTOR@PTTO2"
                offset="[2]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59320"
                id="GPIOA@GPIOA-PTOR@PTTO3"
                offset="[3]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59366"
                id="GPIOA@GPIOA-PTOR@PTTO4"
                offset="[4]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59413"
                id="GPIOA@GPIOA-PTOR@PTTO5"
                offset="[5]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59459"
                id="GPIOA@GPIOA-PTOR@PTTO6"
                offset="[6]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59505"
                id="GPIOA@GPIOA-PTOR@PTTO7"
                offset="[7]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59551"
                id="GPIOA@GPIOA-PTOR@PTTO8"
                offset="[8]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59597"
                id="GPIOA@GPIOA-PTOR@PTTO9"
                offset="[9]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59643"
                id="GPIOA@GPIOA-PTOR@PTTO10"
                offset="[10]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59690"
                id="GPIOA@GPIOA-PTOR@PTTO11"
                offset="[11]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59736"
                id="GPIOA@GPIOA-PTOR@PTTO12"
                offset="[12]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59782"
                id="GPIOA@GPIOA-PTOR@PTTO13"
                offset="[13]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59828"
                id="GPIOA@GPIOA-PTOR@PTTO14"
                offset="[14]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59874"
                id="GPIOA@GPIOA-PTOR@PTTO15"
                offset="[15]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59920"
                id="GPIOA@GPIOA-PTOR@PTTO16"
                offset="[16]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e59967"
                id="GPIOA@GPIOA-PTOR@PTTO17"
                offset="[17]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e60013"
                id="GPIOA@GPIOA-PTOR@PTTO18"
                offset="[18]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e60059"
                id="GPIOA@GPIOA-PTOR@PTTO19"
                offset="[19]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e60105"
                id="GPIOA@GPIOA-PTOR@PTTO20"
                offset="[20]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e60151"
                id="GPIOA@GPIOA-PTOR@PTTO21"
                offset="[21]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e60197"
                id="GPIOA@GPIOA-PTOR@PTTO22"
                offset="[22]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e60244"
                id="GPIOA@GPIOA-PTOR@PTTO23"
                offset="[23]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e60290"
                id="GPIOA@GPIOA-PTOR@PTTO24"
                offset="[24]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e60336"
                id="GPIOA@GPIOA-PTOR@PTTO25"
                offset="[25]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e60382"
                id="GPIOA@GPIOA-PTOR@PTTO26"
                offset="[26]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e60428"
                id="GPIOA@GPIOA-PTOR@PTTO27"
                offset="[27]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e60474"
                id="GPIOA@GPIOA-PTOR@PTTO28"
                offset="[28]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e60521"
                id="GPIOA@GPIOA-PTOR@PTTO29"
                offset="[29]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e60567"
                id="GPIOA@GPIOA-PTOR@PTTO30"
                offset="[30]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e60613"
                id="GPIOA@GPIOA-PTOR@PTTO31"
                offset="[31]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="GPIOA@GPIOA-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e60687"
                id="GPIOA@GPIOA-PDIR@PDI0"
                offset="[0]"/>
         <field description="Port Data Input" format="enum" enum="d1e60733"
                id="GPIOA@GPIOA-PDIR@PDI1"
                offset="[1]"/>
         <field description="Port Data Input" format="enum" enum="d1e60779"
                id="GPIOA@GPIOA-PDIR@PDI2"
                offset="[2]"/>
         <field description="Port Data Input" format="enum" enum="d1e60825"
                id="GPIOA@GPIOA-PDIR@PDI3"
                offset="[3]"/>
         <field description="Port Data Input" format="enum" enum="d1e60871"
                id="GPIOA@GPIOA-PDIR@PDI4"
                offset="[4]"/>
         <field description="Port Data Input" format="enum" enum="d1e60918"
                id="GPIOA@GPIOA-PDIR@PDI5"
                offset="[5]"/>
         <field description="Port Data Input" format="enum" enum="d1e60964"
                id="GPIOA@GPIOA-PDIR@PDI6"
                offset="[6]"/>
         <field description="Port Data Input" format="enum" enum="d1e61010"
                id="GPIOA@GPIOA-PDIR@PDI7"
                offset="[7]"/>
         <field description="Port Data Input" format="enum" enum="d1e61056"
                id="GPIOA@GPIOA-PDIR@PDI8"
                offset="[8]"/>
         <field description="Port Data Input" format="enum" enum="d1e61102"
                id="GPIOA@GPIOA-PDIR@PDI9"
                offset="[9]"/>
         <field description="Port Data Input" format="enum" enum="d1e61148"
                id="GPIOA@GPIOA-PDIR@PDI10"
                offset="[10]"/>
         <field description="Port Data Input" format="enum" enum="d1e61195"
                id="GPIOA@GPIOA-PDIR@PDI11"
                offset="[11]"/>
         <field description="Port Data Input" format="enum" enum="d1e61241"
                id="GPIOA@GPIOA-PDIR@PDI12"
                offset="[12]"/>
         <field description="Port Data Input" format="enum" enum="d1e61287"
                id="GPIOA@GPIOA-PDIR@PDI13"
                offset="[13]"/>
         <field description="Port Data Input" format="enum" enum="d1e61333"
                id="GPIOA@GPIOA-PDIR@PDI14"
                offset="[14]"/>
         <field description="Port Data Input" format="enum" enum="d1e61379"
                id="GPIOA@GPIOA-PDIR@PDI15"
                offset="[15]"/>
         <field description="Port Data Input" format="enum" enum="d1e61425"
                id="GPIOA@GPIOA-PDIR@PDI16"
                offset="[16]"/>
         <field description="Port Data Input" format="enum" enum="d1e61472"
                id="GPIOA@GPIOA-PDIR@PDI17"
                offset="[17]"/>
         <field description="Port Data Input" format="enum" enum="d1e61518"
                id="GPIOA@GPIOA-PDIR@PDI18"
                offset="[18]"/>
         <field description="Port Data Input" format="enum" enum="d1e61564"
                id="GPIOA@GPIOA-PDIR@PDI19"
                offset="[19]"/>
         <field description="Port Data Input" format="enum" enum="d1e61610"
                id="GPIOA@GPIOA-PDIR@PDI20"
                offset="[20]"/>
         <field description="Port Data Input" format="enum" enum="d1e61656"
                id="GPIOA@GPIOA-PDIR@PDI21"
                offset="[21]"/>
         <field description="Port Data Input" format="enum" enum="d1e61702"
                id="GPIOA@GPIOA-PDIR@PDI22"
                offset="[22]"/>
         <field description="Port Data Input" format="enum" enum="d1e61749"
                id="GPIOA@GPIOA-PDIR@PDI23"
                offset="[23]"/>
         <field description="Port Data Input" format="enum" enum="d1e61795"
                id="GPIOA@GPIOA-PDIR@PDI24"
                offset="[24]"/>
         <field description="Port Data Input" format="enum" enum="d1e61841"
                id="GPIOA@GPIOA-PDIR@PDI25"
                offset="[25]"/>
         <field description="Port Data Input" format="enum" enum="d1e61887"
                id="GPIOA@GPIOA-PDIR@PDI26"
                offset="[26]"/>
         <field description="Port Data Input" format="enum" enum="d1e61933"
                id="GPIOA@GPIOA-PDIR@PDI27"
                offset="[27]"/>
         <field description="Port Data Input" format="enum" enum="d1e61979"
                id="GPIOA@GPIOA-PDIR@PDI28"
                offset="[28]"/>
         <field description="Port Data Input" format="enum" enum="d1e62026"
                id="GPIOA@GPIOA-PDIR@PDI29"
                offset="[29]"/>
         <field description="Port Data Input" format="enum" enum="d1e62072"
                id="GPIOA@GPIOA-PDIR@PDI30"
                offset="[30]"/>
         <field description="Port Data Input" format="enum" enum="d1e62118"
                id="GPIOA@GPIOA-PDIR@PDI31"
                offset="[31]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x" id="GPIOA@GPIOA-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e62193"
                id="GPIOA@GPIOA-PDDR@PDD0"
                offset="[0]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62239"
                id="GPIOA@GPIOA-PDDR@PDD1"
                offset="[1]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62285"
                id="GPIOA@GPIOA-PDDR@PDD2"
                offset="[2]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62331"
                id="GPIOA@GPIOA-PDDR@PDD3"
                offset="[3]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62377"
                id="GPIOA@GPIOA-PDDR@PDD4"
                offset="[4]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62424"
                id="GPIOA@GPIOA-PDDR@PDD5"
                offset="[5]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62470"
                id="GPIOA@GPIOA-PDDR@PDD6"
                offset="[6]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62516"
                id="GPIOA@GPIOA-PDDR@PDD7"
                offset="[7]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62562"
                id="GPIOA@GPIOA-PDDR@PDD8"
                offset="[8]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62608"
                id="GPIOA@GPIOA-PDDR@PDD9"
                offset="[9]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62654"
                id="GPIOA@GPIOA-PDDR@PDD10"
                offset="[10]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62701"
                id="GPIOA@GPIOA-PDDR@PDD11"
                offset="[11]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62747"
                id="GPIOA@GPIOA-PDDR@PDD12"
                offset="[12]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62793"
                id="GPIOA@GPIOA-PDDR@PDD13"
                offset="[13]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62839"
                id="GPIOA@GPIOA-PDDR@PDD14"
                offset="[14]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62885"
                id="GPIOA@GPIOA-PDDR@PDD15"
                offset="[15]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62931"
                id="GPIOA@GPIOA-PDDR@PDD16"
                offset="[16]"/>
         <field description="Port Data Direction" format="enum" enum="d1e62978"
                id="GPIOA@GPIOA-PDDR@PDD17"
                offset="[17]"/>
         <field description="Port Data Direction" format="enum" enum="d1e63024"
                id="GPIOA@GPIOA-PDDR@PDD18"
                offset="[18]"/>
         <field description="Port Data Direction" format="enum" enum="d1e63070"
                id="GPIOA@GPIOA-PDDR@PDD19"
                offset="[19]"/>
         <field description="Port Data Direction" format="enum" enum="d1e63116"
                id="GPIOA@GPIOA-PDDR@PDD20"
                offset="[20]"/>
         <field description="Port Data Direction" format="enum" enum="d1e63162"
                id="GPIOA@GPIOA-PDDR@PDD21"
                offset="[21]"/>
         <field description="Port Data Direction" format="enum" enum="d1e63208"
                id="GPIOA@GPIOA-PDDR@PDD22"
                offset="[22]"/>
         <field description="Port Data Direction" format="enum" enum="d1e63255"
                id="GPIOA@GPIOA-PDDR@PDD23"
                offset="[23]"/>
         <field description="Port Data Direction" format="enum" enum="d1e63301"
                id="GPIOA@GPIOA-PDDR@PDD24"
                offset="[24]"/>
         <field description="Port Data Direction" format="enum" enum="d1e63347"
                id="GPIOA@GPIOA-PDDR@PDD25"
                offset="[25]"/>
         <field description="Port Data Direction" format="enum" enum="d1e63393"
                id="GPIOA@GPIOA-PDDR@PDD26"
                offset="[26]"/>
         <field description="Port Data Direction" format="enum" enum="d1e63439"
                id="GPIOA@GPIOA-PDDR@PDD27"
                offset="[27]"/>
         <field description="Port Data Direction" format="enum" enum="d1e63485"
                id="GPIOA@GPIOA-PDDR@PDD28"
                offset="[28]"/>
         <field description="Port Data Direction" format="enum" enum="d1e63532"
                id="GPIOA@GPIOA-PDDR@PDD29"
                offset="[29]"/>
         <field description="Port Data Direction" format="enum" enum="d1e63578"
                id="GPIOA@GPIOA-PDDR@PDD30"
                offset="[30]"/>
         <field description="Port Data Direction" format="enum" enum="d1e63624"
                id="GPIOA@GPIOA-PDDR@PDD31"
                offset="[31]"/>
      </register>
      <register description="Port Input Disable Register" format="hex0x" id="GPIOA@GPIOA-PIDR"
                offset="0x18"
                size="4">
         <field description="Port Input Disable" format="enum" enum="d1e63698"
                id="GPIOA@GPIOA-PIDR@PID0"
                offset="[0]"/>
         <field description="Port Input Disable" format="enum" enum="d1e63744"
                id="GPIOA@GPIOA-PIDR@PID1"
                offset="[1]"/>
         <field description="Port Input Disable" format="enum" enum="d1e63790"
                id="GPIOA@GPIOA-PIDR@PID2"
                offset="[2]"/>
         <field description="Port Input Disable" format="enum" enum="d1e63836"
                id="GPIOA@GPIOA-PIDR@PID3"
                offset="[3]"/>
         <field description="Port Input Disable" format="enum" enum="d1e63882"
                id="GPIOA@GPIOA-PIDR@PID4"
                offset="[4]"/>
         <field description="Port Input Disable" format="enum" enum="d1e63929"
                id="GPIOA@GPIOA-PIDR@PID5"
                offset="[5]"/>
         <field description="Port Input Disable" format="enum" enum="d1e63975"
                id="GPIOA@GPIOA-PIDR@PID6"
                offset="[6]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64021"
                id="GPIOA@GPIOA-PIDR@PID7"
                offset="[7]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64067"
                id="GPIOA@GPIOA-PIDR@PID8"
                offset="[8]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64113"
                id="GPIOA@GPIOA-PIDR@PID9"
                offset="[9]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64159"
                id="GPIOA@GPIOA-PIDR@PID10"
                offset="[10]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64206"
                id="GPIOA@GPIOA-PIDR@PID11"
                offset="[11]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64252"
                id="GPIOA@GPIOA-PIDR@PID12"
                offset="[12]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64298"
                id="GPIOA@GPIOA-PIDR@PID13"
                offset="[13]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64344"
                id="GPIOA@GPIOA-PIDR@PID14"
                offset="[14]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64390"
                id="GPIOA@GPIOA-PIDR@PID15"
                offset="[15]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64436"
                id="GPIOA@GPIOA-PIDR@PID16"
                offset="[16]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64483"
                id="GPIOA@GPIOA-PIDR@PID17"
                offset="[17]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64529"
                id="GPIOA@GPIOA-PIDR@PID18"
                offset="[18]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64575"
                id="GPIOA@GPIOA-PIDR@PID19"
                offset="[19]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64621"
                id="GPIOA@GPIOA-PIDR@PID20"
                offset="[20]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64667"
                id="GPIOA@GPIOA-PIDR@PID21"
                offset="[21]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64713"
                id="GPIOA@GPIOA-PIDR@PID22"
                offset="[22]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64760"
                id="GPIOA@GPIOA-PIDR@PID23"
                offset="[23]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64806"
                id="GPIOA@GPIOA-PIDR@PID24"
                offset="[24]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64852"
                id="GPIOA@GPIOA-PIDR@PID25"
                offset="[25]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64898"
                id="GPIOA@GPIOA-PIDR@PID26"
                offset="[26]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64944"
                id="GPIOA@GPIOA-PIDR@PID27"
                offset="[27]"/>
         <field description="Port Input Disable" format="enum" enum="d1e64990"
                id="GPIOA@GPIOA-PIDR@PID28"
                offset="[28]"/>
         <field description="Port Input Disable" format="enum" enum="d1e65037"
                id="GPIOA@GPIOA-PIDR@PID29"
                offset="[29]"/>
         <field description="Port Input Disable" format="enum" enum="d1e65083"
                id="GPIOA@GPIOA-PIDR@PID30"
                offset="[30]"/>
         <field description="Port Input Disable" format="enum" enum="d1e65129"
                id="GPIOA@GPIOA-PIDR@PID31"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="GPIOB"
               size="0x1c">
      <register description="Port Data Output Register" format="hex0x" id="GPIOB@GPIOB-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e65237"
                id="GPIOB@GPIOB-PDOR@PDO0"
                offset="[0]"/>
         <field description="Port Data Output" format="enum" enum="d1e65283"
                id="GPIOB@GPIOB-PDOR@PDO1"
                offset="[1]"/>
         <field description="Port Data Output" format="enum" enum="d1e65329"
                id="GPIOB@GPIOB-PDOR@PDO2"
                offset="[2]"/>
         <field description="Port Data Output" format="enum" enum="d1e65375"
                id="GPIOB@GPIOB-PDOR@PDO3"
                offset="[3]"/>
         <field description="Port Data Output" format="enum" enum="d1e65421"
                id="GPIOB@GPIOB-PDOR@PDO4"
                offset="[4]"/>
         <field description="Port Data Output" format="enum" enum="d1e65468"
                id="GPIOB@GPIOB-PDOR@PDO5"
                offset="[5]"/>
         <field description="Port Data Output" format="enum" enum="d1e65514"
                id="GPIOB@GPIOB-PDOR@PDO6"
                offset="[6]"/>
         <field description="Port Data Output" format="enum" enum="d1e65560"
                id="GPIOB@GPIOB-PDOR@PDO7"
                offset="[7]"/>
         <field description="Port Data Output" format="enum" enum="d1e65606"
                id="GPIOB@GPIOB-PDOR@PDO8"
                offset="[8]"/>
         <field description="Port Data Output" format="enum" enum="d1e65652"
                id="GPIOB@GPIOB-PDOR@PDO9"
                offset="[9]"/>
         <field description="Port Data Output" format="enum" enum="d1e65698"
                id="GPIOB@GPIOB-PDOR@PDO10"
                offset="[10]"/>
         <field description="Port Data Output" format="enum" enum="d1e65745"
                id="GPIOB@GPIOB-PDOR@PDO11"
                offset="[11]"/>
         <field description="Port Data Output" format="enum" enum="d1e65791"
                id="GPIOB@GPIOB-PDOR@PDO12"
                offset="[12]"/>
         <field description="Port Data Output" format="enum" enum="d1e65837"
                id="GPIOB@GPIOB-PDOR@PDO13"
                offset="[13]"/>
         <field description="Port Data Output" format="enum" enum="d1e65883"
                id="GPIOB@GPIOB-PDOR@PDO14"
                offset="[14]"/>
         <field description="Port Data Output" format="enum" enum="d1e65929"
                id="GPIOB@GPIOB-PDOR@PDO15"
                offset="[15]"/>
         <field description="Port Data Output" format="enum" enum="d1e65975"
                id="GPIOB@GPIOB-PDOR@PDO16"
                offset="[16]"/>
         <field description="Port Data Output" format="enum" enum="d1e66022"
                id="GPIOB@GPIOB-PDOR@PDO17"
                offset="[17]"/>
         <field description="Port Data Output" format="enum" enum="d1e66068"
                id="GPIOB@GPIOB-PDOR@PDO18"
                offset="[18]"/>
         <field description="Port Data Output" format="enum" enum="d1e66114"
                id="GPIOB@GPIOB-PDOR@PDO19"
                offset="[19]"/>
         <field description="Port Data Output" format="enum" enum="d1e66160"
                id="GPIOB@GPIOB-PDOR@PDO20"
                offset="[20]"/>
         <field description="Port Data Output" format="enum" enum="d1e66206"
                id="GPIOB@GPIOB-PDOR@PDO21"
                offset="[21]"/>
         <field description="Port Data Output" format="enum" enum="d1e66252"
                id="GPIOB@GPIOB-PDOR@PDO22"
                offset="[22]"/>
         <field description="Port Data Output" format="enum" enum="d1e66299"
                id="GPIOB@GPIOB-PDOR@PDO23"
                offset="[23]"/>
         <field description="Port Data Output" format="enum" enum="d1e66345"
                id="GPIOB@GPIOB-PDOR@PDO24"
                offset="[24]"/>
         <field description="Port Data Output" format="enum" enum="d1e66391"
                id="GPIOB@GPIOB-PDOR@PDO25"
                offset="[25]"/>
         <field description="Port Data Output" format="enum" enum="d1e66437"
                id="GPIOB@GPIOB-PDOR@PDO26"
                offset="[26]"/>
         <field description="Port Data Output" format="enum" enum="d1e66483"
                id="GPIOB@GPIOB-PDOR@PDO27"
                offset="[27]"/>
         <field description="Port Data Output" format="enum" enum="d1e66529"
                id="GPIOB@GPIOB-PDOR@PDO28"
                offset="[28]"/>
         <field description="Port Data Output" format="enum" enum="d1e66576"
                id="GPIOB@GPIOB-PDOR@PDO29"
                offset="[29]"/>
         <field description="Port Data Output" format="enum" enum="d1e66622"
                id="GPIOB@GPIOB-PDOR@PDO30"
                offset="[30]"/>
         <field description="Port Data Output" format="enum" enum="d1e66668"
                id="GPIOB@GPIOB-PDOR@PDO31"
                offset="[31]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="GPIOB@GPIOB-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e66742"
                id="GPIOB@GPIOB-PSOR@PTSO0"
                offset="[0]"/>
         <field description="Port Set Output" format="enum" enum="d1e66788"
                id="GPIOB@GPIOB-PSOR@PTSO1"
                offset="[1]"/>
         <field description="Port Set Output" format="enum" enum="d1e66834"
                id="GPIOB@GPIOB-PSOR@PTSO2"
                offset="[2]"/>
         <field description="Port Set Output" format="enum" enum="d1e66880"
                id="GPIOB@GPIOB-PSOR@PTSO3"
                offset="[3]"/>
         <field description="Port Set Output" format="enum" enum="d1e66926"
                id="GPIOB@GPIOB-PSOR@PTSO4"
                offset="[4]"/>
         <field description="Port Set Output" format="enum" enum="d1e66973"
                id="GPIOB@GPIOB-PSOR@PTSO5"
                offset="[5]"/>
         <field description="Port Set Output" format="enum" enum="d1e67019"
                id="GPIOB@GPIOB-PSOR@PTSO6"
                offset="[6]"/>
         <field description="Port Set Output" format="enum" enum="d1e67065"
                id="GPIOB@GPIOB-PSOR@PTSO7"
                offset="[7]"/>
         <field description="Port Set Output" format="enum" enum="d1e67111"
                id="GPIOB@GPIOB-PSOR@PTSO8"
                offset="[8]"/>
         <field description="Port Set Output" format="enum" enum="d1e67157"
                id="GPIOB@GPIOB-PSOR@PTSO9"
                offset="[9]"/>
         <field description="Port Set Output" format="enum" enum="d1e67203"
                id="GPIOB@GPIOB-PSOR@PTSO10"
                offset="[10]"/>
         <field description="Port Set Output" format="enum" enum="d1e67250"
                id="GPIOB@GPIOB-PSOR@PTSO11"
                offset="[11]"/>
         <field description="Port Set Output" format="enum" enum="d1e67296"
                id="GPIOB@GPIOB-PSOR@PTSO12"
                offset="[12]"/>
         <field description="Port Set Output" format="enum" enum="d1e67342"
                id="GPIOB@GPIOB-PSOR@PTSO13"
                offset="[13]"/>
         <field description="Port Set Output" format="enum" enum="d1e67388"
                id="GPIOB@GPIOB-PSOR@PTSO14"
                offset="[14]"/>
         <field description="Port Set Output" format="enum" enum="d1e67434"
                id="GPIOB@GPIOB-PSOR@PTSO15"
                offset="[15]"/>
         <field description="Port Set Output" format="enum" enum="d1e67480"
                id="GPIOB@GPIOB-PSOR@PTSO16"
                offset="[16]"/>
         <field description="Port Set Output" format="enum" enum="d1e67527"
                id="GPIOB@GPIOB-PSOR@PTSO17"
                offset="[17]"/>
         <field description="Port Set Output" format="enum" enum="d1e67573"
                id="GPIOB@GPIOB-PSOR@PTSO18"
                offset="[18]"/>
         <field description="Port Set Output" format="enum" enum="d1e67619"
                id="GPIOB@GPIOB-PSOR@PTSO19"
                offset="[19]"/>
         <field description="Port Set Output" format="enum" enum="d1e67665"
                id="GPIOB@GPIOB-PSOR@PTSO20"
                offset="[20]"/>
         <field description="Port Set Output" format="enum" enum="d1e67711"
                id="GPIOB@GPIOB-PSOR@PTSO21"
                offset="[21]"/>
         <field description="Port Set Output" format="enum" enum="d1e67757"
                id="GPIOB@GPIOB-PSOR@PTSO22"
                offset="[22]"/>
         <field description="Port Set Output" format="enum" enum="d1e67804"
                id="GPIOB@GPIOB-PSOR@PTSO23"
                offset="[23]"/>
         <field description="Port Set Output" format="enum" enum="d1e67850"
                id="GPIOB@GPIOB-PSOR@PTSO24"
                offset="[24]"/>
         <field description="Port Set Output" format="enum" enum="d1e67896"
                id="GPIOB@GPIOB-PSOR@PTSO25"
                offset="[25]"/>
         <field description="Port Set Output" format="enum" enum="d1e67942"
                id="GPIOB@GPIOB-PSOR@PTSO26"
                offset="[26]"/>
         <field description="Port Set Output" format="enum" enum="d1e67988"
                id="GPIOB@GPIOB-PSOR@PTSO27"
                offset="[27]"/>
         <field description="Port Set Output" format="enum" enum="d1e68034"
                id="GPIOB@GPIOB-PSOR@PTSO28"
                offset="[28]"/>
         <field description="Port Set Output" format="enum" enum="d1e68081"
                id="GPIOB@GPIOB-PSOR@PTSO29"
                offset="[29]"/>
         <field description="Port Set Output" format="enum" enum="d1e68127"
                id="GPIOB@GPIOB-PSOR@PTSO30"
                offset="[30]"/>
         <field description="Port Set Output" format="enum" enum="d1e68173"
                id="GPIOB@GPIOB-PSOR@PTSO31"
                offset="[31]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="GPIOB@GPIOB-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e68247"
                id="GPIOB@GPIOB-PCOR@PTCO0"
                offset="[0]"/>
         <field description="Port Clear Output" format="enum" enum="d1e68293"
                id="GPIOB@GPIOB-PCOR@PTCO1"
                offset="[1]"/>
         <field description="Port Clear Output" format="enum" enum="d1e68339"
                id="GPIOB@GPIOB-PCOR@PTCO2"
                offset="[2]"/>
         <field description="Port Clear Output" format="enum" enum="d1e68385"
                id="GPIOB@GPIOB-PCOR@PTCO3"
                offset="[3]"/>
         <field description="Port Clear Output" format="enum" enum="d1e68431"
                id="GPIOB@GPIOB-PCOR@PTCO4"
                offset="[4]"/>
         <field description="Port Clear Output" format="enum" enum="d1e68478"
                id="GPIOB@GPIOB-PCOR@PTCO5"
                offset="[5]"/>
         <field description="Port Clear Output" format="enum" enum="d1e68524"
                id="GPIOB@GPIOB-PCOR@PTCO6"
                offset="[6]"/>
         <field description="Port Clear Output" format="enum" enum="d1e68570"
                id="GPIOB@GPIOB-PCOR@PTCO7"
                offset="[7]"/>
         <field description="Port Clear Output" format="enum" enum="d1e68616"
                id="GPIOB@GPIOB-PCOR@PTCO8"
                offset="[8]"/>
         <field description="Port Clear Output" format="enum" enum="d1e68662"
                id="GPIOB@GPIOB-PCOR@PTCO9"
                offset="[9]"/>
         <field description="Port Clear Output" format="enum" enum="d1e68708"
                id="GPIOB@GPIOB-PCOR@PTCO10"
                offset="[10]"/>
         <field description="Port Clear Output" format="enum" enum="d1e68755"
                id="GPIOB@GPIOB-PCOR@PTCO11"
                offset="[11]"/>
         <field description="Port Clear Output" format="enum" enum="d1e68801"
                id="GPIOB@GPIOB-PCOR@PTCO12"
                offset="[12]"/>
         <field description="Port Clear Output" format="enum" enum="d1e68847"
                id="GPIOB@GPIOB-PCOR@PTCO13"
                offset="[13]"/>
         <field description="Port Clear Output" format="enum" enum="d1e68893"
                id="GPIOB@GPIOB-PCOR@PTCO14"
                offset="[14]"/>
         <field description="Port Clear Output" format="enum" enum="d1e68939"
                id="GPIOB@GPIOB-PCOR@PTCO15"
                offset="[15]"/>
         <field description="Port Clear Output" format="enum" enum="d1e68985"
                id="GPIOB@GPIOB-PCOR@PTCO16"
                offset="[16]"/>
         <field description="Port Clear Output" format="enum" enum="d1e69032"
                id="GPIOB@GPIOB-PCOR@PTCO17"
                offset="[17]"/>
         <field description="Port Clear Output" format="enum" enum="d1e69078"
                id="GPIOB@GPIOB-PCOR@PTCO18"
                offset="[18]"/>
         <field description="Port Clear Output" format="enum" enum="d1e69124"
                id="GPIOB@GPIOB-PCOR@PTCO19"
                offset="[19]"/>
         <field description="Port Clear Output" format="enum" enum="d1e69170"
                id="GPIOB@GPIOB-PCOR@PTCO20"
                offset="[20]"/>
         <field description="Port Clear Output" format="enum" enum="d1e69216"
                id="GPIOB@GPIOB-PCOR@PTCO21"
                offset="[21]"/>
         <field description="Port Clear Output" format="enum" enum="d1e69262"
                id="GPIOB@GPIOB-PCOR@PTCO22"
                offset="[22]"/>
         <field description="Port Clear Output" format="enum" enum="d1e69309"
                id="GPIOB@GPIOB-PCOR@PTCO23"
                offset="[23]"/>
         <field description="Port Clear Output" format="enum" enum="d1e69355"
                id="GPIOB@GPIOB-PCOR@PTCO24"
                offset="[24]"/>
         <field description="Port Clear Output" format="enum" enum="d1e69401"
                id="GPIOB@GPIOB-PCOR@PTCO25"
                offset="[25]"/>
         <field description="Port Clear Output" format="enum" enum="d1e69447"
                id="GPIOB@GPIOB-PCOR@PTCO26"
                offset="[26]"/>
         <field description="Port Clear Output" format="enum" enum="d1e69493"
                id="GPIOB@GPIOB-PCOR@PTCO27"
                offset="[27]"/>
         <field description="Port Clear Output" format="enum" enum="d1e69539"
                id="GPIOB@GPIOB-PCOR@PTCO28"
                offset="[28]"/>
         <field description="Port Clear Output" format="enum" enum="d1e69586"
                id="GPIOB@GPIOB-PCOR@PTCO29"
                offset="[29]"/>
         <field description="Port Clear Output" format="enum" enum="d1e69632"
                id="GPIOB@GPIOB-PCOR@PTCO30"
                offset="[30]"/>
         <field description="Port Clear Output" format="enum" enum="d1e69678"
                id="GPIOB@GPIOB-PCOR@PTCO31"
                offset="[31]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x" id="GPIOB@GPIOB-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e69752"
                id="GPIOB@GPIOB-PTOR@PTTO0"
                offset="[0]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e69798"
                id="GPIOB@GPIOB-PTOR@PTTO1"
                offset="[1]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e69844"
                id="GPIOB@GPIOB-PTOR@PTTO2"
                offset="[2]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e69890"
                id="GPIOB@GPIOB-PTOR@PTTO3"
                offset="[3]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e69936"
                id="GPIOB@GPIOB-PTOR@PTTO4"
                offset="[4]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e69983"
                id="GPIOB@GPIOB-PTOR@PTTO5"
                offset="[5]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70029"
                id="GPIOB@GPIOB-PTOR@PTTO6"
                offset="[6]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70075"
                id="GPIOB@GPIOB-PTOR@PTTO7"
                offset="[7]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70121"
                id="GPIOB@GPIOB-PTOR@PTTO8"
                offset="[8]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70167"
                id="GPIOB@GPIOB-PTOR@PTTO9"
                offset="[9]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70213"
                id="GPIOB@GPIOB-PTOR@PTTO10"
                offset="[10]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70260"
                id="GPIOB@GPIOB-PTOR@PTTO11"
                offset="[11]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70306"
                id="GPIOB@GPIOB-PTOR@PTTO12"
                offset="[12]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70352"
                id="GPIOB@GPIOB-PTOR@PTTO13"
                offset="[13]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70398"
                id="GPIOB@GPIOB-PTOR@PTTO14"
                offset="[14]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70444"
                id="GPIOB@GPIOB-PTOR@PTTO15"
                offset="[15]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70490"
                id="GPIOB@GPIOB-PTOR@PTTO16"
                offset="[16]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70537"
                id="GPIOB@GPIOB-PTOR@PTTO17"
                offset="[17]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70583"
                id="GPIOB@GPIOB-PTOR@PTTO18"
                offset="[18]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70629"
                id="GPIOB@GPIOB-PTOR@PTTO19"
                offset="[19]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70675"
                id="GPIOB@GPIOB-PTOR@PTTO20"
                offset="[20]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70721"
                id="GPIOB@GPIOB-PTOR@PTTO21"
                offset="[21]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70767"
                id="GPIOB@GPIOB-PTOR@PTTO22"
                offset="[22]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70814"
                id="GPIOB@GPIOB-PTOR@PTTO23"
                offset="[23]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70860"
                id="GPIOB@GPIOB-PTOR@PTTO24"
                offset="[24]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70906"
                id="GPIOB@GPIOB-PTOR@PTTO25"
                offset="[25]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70952"
                id="GPIOB@GPIOB-PTOR@PTTO26"
                offset="[26]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e70998"
                id="GPIOB@GPIOB-PTOR@PTTO27"
                offset="[27]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e71044"
                id="GPIOB@GPIOB-PTOR@PTTO28"
                offset="[28]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e71091"
                id="GPIOB@GPIOB-PTOR@PTTO29"
                offset="[29]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e71137"
                id="GPIOB@GPIOB-PTOR@PTTO30"
                offset="[30]"/>
         <field description="Port Toggle Output" format="enum" enum="d1e71183"
                id="GPIOB@GPIOB-PTOR@PTTO31"
                offset="[31]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="GPIOB@GPIOB-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e71257"
                id="GPIOB@GPIOB-PDIR@PDI0"
                offset="[0]"/>
         <field description="Port Data Input" format="enum" enum="d1e71303"
                id="GPIOB@GPIOB-PDIR@PDI1"
                offset="[1]"/>
         <field description="Port Data Input" format="enum" enum="d1e71349"
                id="GPIOB@GPIOB-PDIR@PDI2"
                offset="[2]"/>
         <field description="Port Data Input" format="enum" enum="d1e71395"
                id="GPIOB@GPIOB-PDIR@PDI3"
                offset="[3]"/>
         <field description="Port Data Input" format="enum" enum="d1e71441"
                id="GPIOB@GPIOB-PDIR@PDI4"
                offset="[4]"/>
         <field description="Port Data Input" format="enum" enum="d1e71488"
                id="GPIOB@GPIOB-PDIR@PDI5"
                offset="[5]"/>
         <field description="Port Data Input" format="enum" enum="d1e71534"
                id="GPIOB@GPIOB-PDIR@PDI6"
                offset="[6]"/>
         <field description="Port Data Input" format="enum" enum="d1e71580"
                id="GPIOB@GPIOB-PDIR@PDI7"
                offset="[7]"/>
         <field description="Port Data Input" format="enum" enum="d1e71626"
                id="GPIOB@GPIOB-PDIR@PDI8"
                offset="[8]"/>
         <field description="Port Data Input" format="enum" enum="d1e71672"
                id="GPIOB@GPIOB-PDIR@PDI9"
                offset="[9]"/>
         <field description="Port Data Input" format="enum" enum="d1e71718"
                id="GPIOB@GPIOB-PDIR@PDI10"
                offset="[10]"/>
         <field description="Port Data Input" format="enum" enum="d1e71765"
                id="GPIOB@GPIOB-PDIR@PDI11"
                offset="[11]"/>
         <field description="Port Data Input" format="enum" enum="d1e71811"
                id="GPIOB@GPIOB-PDIR@PDI12"
                offset="[12]"/>
         <field description="Port Data Input" format="enum" enum="d1e71857"
                id="GPIOB@GPIOB-PDIR@PDI13"
                offset="[13]"/>
         <field description="Port Data Input" format="enum" enum="d1e71903"
                id="GPIOB@GPIOB-PDIR@PDI14"
                offset="[14]"/>
         <field description="Port Data Input" format="enum" enum="d1e71949"
                id="GPIOB@GPIOB-PDIR@PDI15"
                offset="[15]"/>
         <field description="Port Data Input" format="enum" enum="d1e71995"
                id="GPIOB@GPIOB-PDIR@PDI16"
                offset="[16]"/>
         <field description="Port Data Input" format="enum" enum="d1e72042"
                id="GPIOB@GPIOB-PDIR@PDI17"
                offset="[17]"/>
         <field description="Port Data Input" format="enum" enum="d1e72088"
                id="GPIOB@GPIOB-PDIR@PDI18"
                offset="[18]"/>
         <field description="Port Data Input" format="enum" enum="d1e72134"
                id="GPIOB@GPIOB-PDIR@PDI19"
                offset="[19]"/>
         <field description="Port Data Input" format="enum" enum="d1e72180"
                id="GPIOB@GPIOB-PDIR@PDI20"
                offset="[20]"/>
         <field description="Port Data Input" format="enum" enum="d1e72226"
                id="GPIOB@GPIOB-PDIR@PDI21"
                offset="[21]"/>
         <field description="Port Data Input" format="enum" enum="d1e72272"
                id="GPIOB@GPIOB-PDIR@PDI22"
                offset="[22]"/>
         <field description="Port Data Input" format="enum" enum="d1e72319"
                id="GPIOB@GPIOB-PDIR@PDI23"
                offset="[23]"/>
         <field description="Port Data Input" format="enum" enum="d1e72365"
                id="GPIOB@GPIOB-PDIR@PDI24"
                offset="[24]"/>
         <field description="Port Data Input" format="enum" enum="d1e72411"
                id="GPIOB@GPIOB-PDIR@PDI25"
                offset="[25]"/>
         <field description="Port Data Input" format="enum" enum="d1e72457"
                id="GPIOB@GPIOB-PDIR@PDI26"
                offset="[26]"/>
         <field description="Port Data Input" format="enum" enum="d1e72503"
                id="GPIOB@GPIOB-PDIR@PDI27"
                offset="[27]"/>
         <field description="Port Data Input" format="enum" enum="d1e72549"
                id="GPIOB@GPIOB-PDIR@PDI28"
                offset="[28]"/>
         <field description="Port Data Input" format="enum" enum="d1e72596"
                id="GPIOB@GPIOB-PDIR@PDI29"
                offset="[29]"/>
         <field description="Port Data Input" format="enum" enum="d1e72642"
                id="GPIOB@GPIOB-PDIR@PDI30"
                offset="[30]"/>
         <field description="Port Data Input" format="enum" enum="d1e72688"
                id="GPIOB@GPIOB-PDIR@PDI31"
                offset="[31]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x" id="GPIOB@GPIOB-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e72763"
                id="GPIOB@GPIOB-PDDR@PDD0"
                offset="[0]"/>
         <field description="Port Data Direction" format="enum" enum="d1e72809"
                id="GPIOB@GPIOB-PDDR@PDD1"
                offset="[1]"/>
         <field description="Port Data Direction" format="enum" enum="d1e72855"
                id="GPIOB@GPIOB-PDDR@PDD2"
                offset="[2]"/>
         <field description="Port Data Direction" format="enum" enum="d1e72901"
                id="GPIOB@GPIOB-PDDR@PDD3"
                offset="[3]"/>
         <field description="Port Data Direction" format="enum" enum="d1e72947"
                id="GPIOB@GPIOB-PDDR@PDD4"
                offset="[4]"/>
         <field description="Port Data Direction" format="enum" enum="d1e72994"
                id="GPIOB@GPIOB-PDDR@PDD5"
                offset="[5]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73040"
                id="GPIOB@GPIOB-PDDR@PDD6"
                offset="[6]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73086"
                id="GPIOB@GPIOB-PDDR@PDD7"
                offset="[7]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73132"
                id="GPIOB@GPIOB-PDDR@PDD8"
                offset="[8]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73178"
                id="GPIOB@GPIOB-PDDR@PDD9"
                offset="[9]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73224"
                id="GPIOB@GPIOB-PDDR@PDD10"
                offset="[10]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73271"
                id="GPIOB@GPIOB-PDDR@PDD11"
                offset="[11]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73317"
                id="GPIOB@GPIOB-PDDR@PDD12"
                offset="[12]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73363"
                id="GPIOB@GPIOB-PDDR@PDD13"
                offset="[13]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73409"
                id="GPIOB@GPIOB-PDDR@PDD14"
                offset="[14]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73455"
                id="GPIOB@GPIOB-PDDR@PDD15"
                offset="[15]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73501"
                id="GPIOB@GPIOB-PDDR@PDD16"
                offset="[16]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73548"
                id="GPIOB@GPIOB-PDDR@PDD17"
                offset="[17]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73594"
                id="GPIOB@GPIOB-PDDR@PDD18"
                offset="[18]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73640"
                id="GPIOB@GPIOB-PDDR@PDD19"
                offset="[19]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73686"
                id="GPIOB@GPIOB-PDDR@PDD20"
                offset="[20]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73732"
                id="GPIOB@GPIOB-PDDR@PDD21"
                offset="[21]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73778"
                id="GPIOB@GPIOB-PDDR@PDD22"
                offset="[22]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73825"
                id="GPIOB@GPIOB-PDDR@PDD23"
                offset="[23]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73871"
                id="GPIOB@GPIOB-PDDR@PDD24"
                offset="[24]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73917"
                id="GPIOB@GPIOB-PDDR@PDD25"
                offset="[25]"/>
         <field description="Port Data Direction" format="enum" enum="d1e73963"
                id="GPIOB@GPIOB-PDDR@PDD26"
                offset="[26]"/>
         <field description="Port Data Direction" format="enum" enum="d1e74009"
                id="GPIOB@GPIOB-PDDR@PDD27"
                offset="[27]"/>
         <field description="Port Data Direction" format="enum" enum="d1e74055"
                id="GPIOB@GPIOB-PDDR@PDD28"
                offset="[28]"/>
         <field description="Port Data Direction" format="enum" enum="d1e74102"
                id="GPIOB@GPIOB-PDDR@PDD29"
                offset="[29]"/>
         <field description="Port Data Direction" format="enum" enum="d1e74148"
                id="GPIOB@GPIOB-PDDR@PDD30"
                offset="[30]"/>
         <field description="Port Data Direction" format="enum" enum="d1e74194"
                id="GPIOB@GPIOB-PDDR@PDD31"
                offset="[31]"/>
      </register>
      <register description="Port Input Disable Register" format="hex0x" id="GPIOB@GPIOB-PIDR"
                offset="0x18"
                size="4">
         <field description="Port Input Disable" format="enum" enum="d1e74268"
                id="GPIOB@GPIOB-PIDR@PID0"
                offset="[0]"/>
         <field description="Port Input Disable" format="enum" enum="d1e74314"
                id="GPIOB@GPIOB-PIDR@PID1"
                offset="[1]"/>
         <field description="Port Input Disable" format="enum" enum="d1e74360"
                id="GPIOB@GPIOB-PIDR@PID2"
                offset="[2]"/>
         <field description="Port Input Disable" format="enum" enum="d1e74406"
                id="GPIOB@GPIOB-PIDR@PID3"
                offset="[3]"/>
         <field description="Port Input Disable" format="enum" enum="d1e74452"
                id="GPIOB@GPIOB-PIDR@PID4"
                offset="[4]"/>
         <field description="Port Input Disable" format="enum" enum="d1e74499"
                id="GPIOB@GPIOB-PIDR@PID5"
                offset="[5]"/>
         <field description="Port Input Disable" format="enum" enum="d1e74545"
                id="GPIOB@GPIOB-PIDR@PID6"
                offset="[6]"/>
         <field description="Port Input Disable" format="enum" enum="d1e74591"
                id="GPIOB@GPIOB-PIDR@PID7"
                offset="[7]"/>
         <field description="Port Input Disable" format="enum" enum="d1e74637"
                id="GPIOB@GPIOB-PIDR@PID8"
                offset="[8]"/>
         <field description="Port Input Disable" format="enum" enum="d1e74683"
                id="GPIOB@GPIOB-PIDR@PID9"
                offset="[9]"/>
         <field description="Port Input Disable" format="enum" enum="d1e74729"
                id="GPIOB@GPIOB-PIDR@PID10"
                offset="[10]"/>
         <field description="Port Input Disable" format="enum" enum="d1e74776"
                id="GPIOB@GPIOB-PIDR@PID11"
                offset="[11]"/>
         <field description="Port Input Disable" format="enum" enum="d1e74822"
                id="GPIOB@GPIOB-PIDR@PID12"
                offset="[12]"/>
         <field description="Port Input Disable" format="enum" enum="d1e74868"
                id="GPIOB@GPIOB-PIDR@PID13"
                offset="[13]"/>
         <field description="Port Input Disable" format="enum" enum="d1e74914"
                id="GPIOB@GPIOB-PIDR@PID14"
                offset="[14]"/>
         <field description="Port Input Disable" format="enum" enum="d1e74960"
                id="GPIOB@GPIOB-PIDR@PID15"
                offset="[15]"/>
         <field description="Port Input Disable" format="enum" enum="d1e75006"
                id="GPIOB@GPIOB-PIDR@PID16"
                offset="[16]"/>
         <field description="Port Input Disable" format="enum" enum="d1e75053"
                id="GPIOB@GPIOB-PIDR@PID17"
                offset="[17]"/>
         <field description="Port Input Disable" format="enum" enum="d1e75099"
                id="GPIOB@GPIOB-PIDR@PID18"
                offset="[18]"/>
         <field description="Port Input Disable" format="enum" enum="d1e75145"
                id="GPIOB@GPIOB-PIDR@PID19"
                offset="[19]"/>
         <field description="Port Input Disable" format="enum" enum="d1e75191"
                id="GPIOB@GPIOB-PIDR@PID20"
                offset="[20]"/>
         <field description="Port Input Disable" format="enum" enum="d1e75237"
                id="GPIOB@GPIOB-PIDR@PID21"
                offset="[21]"/>
         <field description="Port Input Disable" format="enum" enum="d1e75283"
                id="GPIOB@GPIOB-PIDR@PID22"
                offset="[22]"/>
         <field description="Port Input Disable" format="enum" enum="d1e75330"
                id="GPIOB@GPIOB-PIDR@PID23"
                offset="[23]"/>
         <field description="Port Input Disable" format="enum" enum="d1e75376"
                id="GPIOB@GPIOB-PIDR@PID24"
                offset="[24]"/>
         <field description="Port Input Disable" format="enum" enum="d1e75422"
                id="GPIOB@GPIOB-PIDR@PID25"
                offset="[25]"/>
         <field description="Port Input Disable" format="enum" enum="d1e75468"
                id="GPIOB@GPIOB-PIDR@PID26"
                offset="[26]"/>
         <field description="Port Input Disable" format="enum" enum="d1e75514"
                id="GPIOB@GPIOB-PIDR@PID27"
                offset="[27]"/>
         <field description="Port Input Disable" format="enum" enum="d1e75560"
                id="GPIOB@GPIOB-PIDR@PID28"
                offset="[28]"/>
         <field description="Port Input Disable" format="enum" enum="d1e75607"
                id="GPIOB@GPIOB-PIDR@PID29"
                offset="[29]"/>
         <field description="Port Input Disable" format="enum" enum="d1e75653"
                id="GPIOB@GPIOB-PIDR@PID30"
                offset="[30]"/>
         <field description="Port Input Disable" format="enum" enum="d1e75699"
                id="GPIOB@GPIOB-PIDR@PID31"
                offset="[31]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="System ROM" id="ROM" size="0x1000">
      <register description="Entry" format="hex0x" id="ROM@ROM-ENTRY" offset="0x0"
                readOnly="true"
                size="4">
         <field description="ENTRY" format="hex0x" id="ROM@ROM-ENTRY@ENTRY" offset="[31:0]"/>
      </register>
      <register description="End of Table Marker Register" format="hex0x"
                id="ROM@ROM-TABLEMARK"
                offset="0x4"
                readOnly="true"
                size="4">
         <field description="Hardwired to 0x0000_0000" format="hex0x"
                id="ROM@ROM-TABLEMARK@MARK"
                offset="[31:0]"/>
      </register>
      <register description="System Access Register" format="hex0x" id="ROM@ROM-SYSACCESS"
                offset="0xfcc"
                readOnly="true"
                size="4">
         <field description="Hardwired to 0x0000_0001" format="hex0x"
                id="ROM@ROM-SYSACCESS@SYSACCESS"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="ROM@ROM-PERIPHID4"
                offset="0xfd0"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="ROM@ROM-PERIPHID4@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="ROM@ROM-PERIPHID5"
                offset="0xfd4"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="ROM@ROM-PERIPHID5@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="ROM@ROM-PERIPHID6"
                offset="0xfd8"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="ROM@ROM-PERIPHID6@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="ROM@ROM-PERIPHID7"
                offset="0xfdc"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="ROM@ROM-PERIPHID7@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="ROM@ROM-PERIPHID0"
                offset="0xfe0"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="ROM@ROM-PERIPHID0@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="ROM@ROM-PERIPHID1"
                offset="0xfe4"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="ROM@ROM-PERIPHID1@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="ROM@ROM-PERIPHID2"
                offset="0xfe8"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="ROM@ROM-PERIPHID2@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Peripheral ID Register" format="hex0x" id="ROM@ROM-PERIPHID3"
                offset="0xfec"
                readOnly="true"
                size="4">
         <field description="Peripheral ID1 is hardwired to 0x0000_00E0; ID2 to 0x0000_0008; and all the others to 0x0000_0000."
                format="hex0x"
                id="ROM@ROM-PERIPHID3@PERIPHID"
                offset="[31:0]"/>
      </register>
      <register description="Component ID Register" format="hex0x" id="ROM@ROM-COMPID0"
                offset="0xff0"
                readOnly="true"
                size="4">
         <field description="Component ID" format="hex0x" id="ROM@ROM-COMPID0@COMPID"
                offset="[31:0]"/>
      </register>
      <register description="Component ID Register" format="hex0x" id="ROM@ROM-COMPID1"
                offset="0xff4"
                readOnly="true"
                size="4">
         <field description="Component ID" format="hex0x" id="ROM@ROM-COMPID1@COMPID"
                offset="[31:0]"/>
      </register>
      <register description="Component ID Register" format="hex0x" id="ROM@ROM-COMPID2"
                offset="0xff8"
                readOnly="true"
                size="4">
         <field description="Component ID" format="hex0x" id="ROM@ROM-COMPID2@COMPID"
                offset="[31:0]"/>
      </register>
      <register description="Component ID Register" format="hex0x" id="ROM@ROM-COMPID3"
                offset="0xffc"
                readOnly="true"
                size="4">
         <field description="Component ID" format="hex0x" id="ROM@ROM-COMPID3@COMPID"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="Core Platform Miscellaneous Control Module"
               id="MCM"
               size="0x10">
      <register description="Crossbar Switch (AXBS) Slave Configuration" format="hex0x"
                id="MCM@MCM-PLASC"
                offset="0x8"
                readOnly="true"
                size="2">
         <field description="Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port."
                format="enum"
                enum="d1e76083"
                id="MCM@MCM-PLASC@ASC"
                offset="[7:0]"/>
      </register>
      <register description="Crossbar Switch (AXBS) Master Configuration" format="hex0x"
                id="MCM@MCM-PLAMC"
                offset="0xa"
                readOnly="true"
                size="2">
         <field description="Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port."
                format="enum"
                enum="d1e76157"
                id="MCM@MCM-PLAMC@AMC"
                offset="[7:0]"/>
      </register>
      <register description="Platform Control Register" format="hex0x" id="MCM@MCM-PLACR"
                offset="0xc"
                size="4">
         <field description="Clear Flash Controller Cache" format="hex0x"
                id="MCM@MCM-PLACR@CFCC"
                offset="[10]"/>
         <field description="Disable Flash Controller Data Caching" format="enum"
                enum="d1e76249"
                id="MCM@MCM-PLACR@DFCDA"
                offset="[11]"/>
         <field description="Disable Flash Controller Instruction Caching" format="enum"
                enum="d1e76295"
                id="MCM@MCM-PLACR@DFCIC"
                offset="[12]"/>
         <field description="Disable Flash Controller Cache" format="enum" enum="d1e76341"
                id="MCM@MCM-PLACR@DFCC"
                offset="[13]"/>
         <field description="Enable Flash Data Speculation" format="enum" enum="d1e76387"
                id="MCM@MCM-PLACR@EFDS"
                offset="[14]"/>
         <field description="Disable Flash Controller Speculation" format="enum"
                enum="d1e76434"
                id="MCM@MCM-PLACR@DFCS"
                offset="[15]"/>
         <field description="Enable Stalling Flash Controller" format="enum" enum="d1e76480"
                id="MCM@MCM-PLACR@ESFC"
                offset="[16]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="FGPIOA"
               size="0x1c">
      <register description="Port Data Output Register" format="hex0x" id="FGPIOA@FGPIOA-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e76589"
                id="FGPIOA@FGPIOA-PDOR@PDO"
                offset="[31:0]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="FGPIOA@FGPIOA-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e76663"
                id="FGPIOA@FGPIOA-PSOR@PTSO"
                offset="[31:0]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="FGPIOA@FGPIOA-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e76737"
                id="FGPIOA@FGPIOA-PCOR@PTCO"
                offset="[31:0]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x"
                id="FGPIOA@FGPIOA-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e76811"
                id="FGPIOA@FGPIOA-PTOR@PTTO"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="FGPIOA@FGPIOA-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e76885"
                id="FGPIOA@FGPIOA-PDIR@PDI"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x"
                id="FGPIOA@FGPIOA-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e76960"
                id="FGPIOA@FGPIOA-PDDR@PDD"
                offset="[31:0]"/>
      </register>
      <register description="Port Input Disable Register" format="hex0x"
                id="FGPIOA@FGPIOA-PIDR"
                offset="0x18"
                size="4">
         <field description="Port Input Disable" format="enum" enum="d1e77034"
                id="FGPIOA@FGPIOA-PIDR@PID"
                offset="[31:0]"/>
      </register>
   </peripheral>
   <peripheral defRegSize="4" description="General Purpose Input/Output" id="FGPIOB"
               size="0x1c">
      <register description="Port Data Output Register" format="hex0x" id="FGPIOB@FGPIOB-PDOR"
                offset="0x0"
                size="4">
         <field description="Port Data Output" format="enum" enum="d1e77142"
                id="FGPIOB@FGPIOB-PDOR@PDO"
                offset="[31:0]"/>
      </register>
      <register description="Port Set Output Register" format="hex0x" id="FGPIOB@FGPIOB-PSOR"
                offset="0x4"
                writeOnly="true"
                size="4">
         <field description="Port Set Output" format="enum" enum="d1e77216"
                id="FGPIOB@FGPIOB-PSOR@PTSO"
                offset="[31:0]"/>
      </register>
      <register description="Port Clear Output Register" format="hex0x" id="FGPIOB@FGPIOB-PCOR"
                offset="0x8"
                writeOnly="true"
                size="4">
         <field description="Port Clear Output" format="enum" enum="d1e77290"
                id="FGPIOB@FGPIOB-PCOR@PTCO"
                offset="[31:0]"/>
      </register>
      <register description="Port Toggle Output Register" format="hex0x"
                id="FGPIOB@FGPIOB-PTOR"
                offset="0xc"
                writeOnly="true"
                size="4">
         <field description="Port Toggle Output" format="enum" enum="d1e77364"
                id="FGPIOB@FGPIOB-PTOR@PTTO"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Input Register" format="hex0x" id="FGPIOB@FGPIOB-PDIR"
                offset="0x10"
                readOnly="true"
                size="4">
         <field description="Port Data Input" format="enum" enum="d1e77438"
                id="FGPIOB@FGPIOB-PDIR@PDI"
                offset="[31:0]"/>
      </register>
      <register description="Port Data Direction Register" format="hex0x"
                id="FGPIOB@FGPIOB-PDDR"
                offset="0x14"
                size="4">
         <field description="Port Data Direction" format="enum" enum="d1e77513"
                id="FGPIOB@FGPIOB-PDDR@PDD"
                offset="[31:0]"/>
      </register>
      <register description="Port Input Disable Register" format="hex0x"
                id="FGPIOB@FGPIOB-PIDR"
                offset="0x18"
                size="4">
         <field description="Port Input Disable" format="enum" enum="d1e77587"
                id="FGPIOB@FGPIOB-PIDR@PID"
                offset="[31:0]"/>
      </register>
   </peripheral>
</System>