    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; I2C_SCB
I2C_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
I2C_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
I2C_SCB__CTRL EQU CYREG_SCB1_CTRL
I2C_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
I2C_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
I2C_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
I2C_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
I2C_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
I2C_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
I2C_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
I2C_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
I2C_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
I2C_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
I2C_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2C_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2C_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2C_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB1_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; I2C_SCB_IRQ
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x800
I2C_SCB_IRQ__INTC_NUMBER EQU 11
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2C_SCBCLK
I2C_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
I2C_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_SCBCLK__MASK EQU 0x80000000
I2C_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

; I2C_scl
I2C_scl__0__DM__MASK EQU 0x07
I2C_scl__0__DM__SHIFT EQU 0
I2C_scl__0__DR EQU CYREG_PRT3_DR
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__INTCFG EQU CYREG_PRT3_INTCFG
I2C_scl__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_scl__0__PC EQU CYREG_PRT3_PC
I2C_scl__0__PC2 EQU CYREG_PRT3_PC2
I2C_scl__0__PORT EQU 3
I2C_scl__0__PS EQU CYREG_PRT3_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_PRT3_DR
I2C_scl__INTCFG EQU CYREG_PRT3_INTCFG
I2C_scl__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_scl__MASK EQU 0x01
I2C_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_scl__PC EQU CYREG_PRT3_PC
I2C_scl__PC2 EQU CYREG_PRT3_PC2
I2C_scl__PORT EQU 3
I2C_scl__PS EQU CYREG_PRT3_PS
I2C_scl__SHIFT EQU 0

; I2C_sda
I2C_sda__0__DM__MASK EQU 0x38
I2C_sda__0__DM__SHIFT EQU 3
I2C_sda__0__DR EQU CYREG_PRT3_DR
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__INTCFG EQU CYREG_PRT3_INTCFG
I2C_sda__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_sda__0__PC EQU CYREG_PRT3_PC
I2C_sda__0__PC2 EQU CYREG_PRT3_PC2
I2C_sda__0__PORT EQU 3
I2C_sda__0__PS EQU CYREG_PRT3_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_PRT3_DR
I2C_sda__INTCFG EQU CYREG_PRT3_INTCFG
I2C_sda__INTSTAT EQU CYREG_PRT3_INTSTAT
I2C_sda__MASK EQU 0x02
I2C_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_sda__PC EQU CYREG_PRT3_PC
I2C_sda__PC2 EQU CYREG_PRT3_PC2
I2C_sda__PORT EQU 3
I2C_sda__PS EQU CYREG_PRT3_PS
I2C_sda__SHIFT EQU 1

; Led
Led__0__DM__MASK EQU 0xE00
Led__0__DM__SHIFT EQU 9
Led__0__DR EQU CYREG_PRT2_DR
Led__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Led__0__HSIOM_MASK EQU 0x0000F000
Led__0__HSIOM_SHIFT EQU 12
Led__0__INTCFG EQU CYREG_PRT2_INTCFG
Led__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Led__0__MASK EQU 0x08
Led__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Led__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Led__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Led__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Led__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Led__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Led__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Led__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Led__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Led__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Led__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Led__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Led__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Led__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Led__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Led__0__PC EQU CYREG_PRT2_PC
Led__0__PC2 EQU CYREG_PRT2_PC2
Led__0__PORT EQU 2
Led__0__PS EQU CYREG_PRT2_PS
Led__0__SHIFT EQU 3
Led__DR EQU CYREG_PRT2_DR
Led__INTCFG EQU CYREG_PRT2_INTCFG
Led__INTSTAT EQU CYREG_PRT2_INTSTAT
Led__MASK EQU 0x08
Led__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Led__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Led__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Led__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Led__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Led__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Led__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Led__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Led__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Led__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Led__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Led__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Led__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Led__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Led__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Led__PC EQU CYREG_PRT2_PC
Led__PC2 EQU CYREG_PRT2_PC2
Led__PORT EQU 2
Led__PS EQU CYREG_PRT2_PS
Led__SHIFT EQU 3

; SPI_miso_m
SPI_miso_m__0__DM__MASK EQU 0x38
SPI_miso_m__0__DM__SHIFT EQU 3
SPI_miso_m__0__DR EQU CYREG_PRT4_DR
SPI_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPI_miso_m__0__HSIOM_SHIFT EQU 4
SPI_miso_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SPI_miso_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_miso_m__0__MASK EQU 0x02
SPI_miso_m__0__PC EQU CYREG_PRT4_PC
SPI_miso_m__0__PC2 EQU CYREG_PRT4_PC2
SPI_miso_m__0__PORT EQU 4
SPI_miso_m__0__PS EQU CYREG_PRT4_PS
SPI_miso_m__0__SHIFT EQU 1
SPI_miso_m__DR EQU CYREG_PRT4_DR
SPI_miso_m__INTCFG EQU CYREG_PRT4_INTCFG
SPI_miso_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_miso_m__MASK EQU 0x02
SPI_miso_m__PC EQU CYREG_PRT4_PC
SPI_miso_m__PC2 EQU CYREG_PRT4_PC2
SPI_miso_m__PORT EQU 4
SPI_miso_m__PS EQU CYREG_PRT4_PS
SPI_miso_m__SHIFT EQU 1

; SPI_mosi_m
SPI_mosi_m__0__DM__MASK EQU 0x07
SPI_mosi_m__0__DM__SHIFT EQU 0
SPI_mosi_m__0__DR EQU CYREG_PRT4_DR
SPI_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI_mosi_m__0__HSIOM_SHIFT EQU 0
SPI_mosi_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SPI_mosi_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_mosi_m__0__MASK EQU 0x01
SPI_mosi_m__0__PC EQU CYREG_PRT4_PC
SPI_mosi_m__0__PC2 EQU CYREG_PRT4_PC2
SPI_mosi_m__0__PORT EQU 4
SPI_mosi_m__0__PS EQU CYREG_PRT4_PS
SPI_mosi_m__0__SHIFT EQU 0
SPI_mosi_m__DR EQU CYREG_PRT4_DR
SPI_mosi_m__INTCFG EQU CYREG_PRT4_INTCFG
SPI_mosi_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_mosi_m__MASK EQU 0x01
SPI_mosi_m__PC EQU CYREG_PRT4_PC
SPI_mosi_m__PC2 EQU CYREG_PRT4_PC2
SPI_mosi_m__PORT EQU 4
SPI_mosi_m__PS EQU CYREG_PRT4_PS
SPI_mosi_m__SHIFT EQU 0

; SPI_SCB
SPI_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
SPI_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
SPI_SCB__CTRL EQU CYREG_SCB0_CTRL
SPI_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
SPI_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
SPI_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
SPI_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
SPI_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
SPI_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
SPI_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
SPI_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
SPI_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
SPI_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
SPI_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SPI_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SPI_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SPI_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SPI_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SPI_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SPI_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SPI_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SPI_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SPI_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SPI_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SPI_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SPI_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SPI_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SPI_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SPI_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SPI_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SPI_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SPI_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SPI_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SPI_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SPI_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SPI_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SPI_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SPI_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SPI_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SPI_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SPI_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SPI_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SPI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SPI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SPI_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SPI_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SPI_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SPI_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SPI_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SPI_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SPI_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SPI_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SPI_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SPI_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SPI_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SPI_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SPI_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SPI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SPI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SPI_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SPI_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SPI_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SPI_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SPI_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SPI_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SPI_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SPI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SPI_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SPI_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SPI_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SPI_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SPI_SCB__SS0_POSISTION EQU 0
SPI_SCB__SS1_POSISTION EQU 1
SPI_SCB__SS2_POSISTION EQU 2
SPI_SCB__SS3_POSISTION EQU 3
SPI_SCB__STATUS EQU CYREG_SCB0_STATUS
SPI_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SPI_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SPI_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SPI_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SPI_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SPI_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SPI_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SPI_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; SPI_SCBCLK
SPI_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SPI_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPI_SCBCLK__ENABLE_MASK EQU 0x80000000
SPI_SCBCLK__MASK EQU 0x80000000
SPI_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; SPI_sclk_m
SPI_sclk_m__0__DM__MASK EQU 0x1C0
SPI_sclk_m__0__DM__SHIFT EQU 6
SPI_sclk_m__0__DR EQU CYREG_PRT4_DR
SPI_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SPI_sclk_m__0__HSIOM_SHIFT EQU 8
SPI_sclk_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SPI_sclk_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_sclk_m__0__MASK EQU 0x04
SPI_sclk_m__0__PC EQU CYREG_PRT4_PC
SPI_sclk_m__0__PC2 EQU CYREG_PRT4_PC2
SPI_sclk_m__0__PORT EQU 4
SPI_sclk_m__0__PS EQU CYREG_PRT4_PS
SPI_sclk_m__0__SHIFT EQU 2
SPI_sclk_m__DR EQU CYREG_PRT4_DR
SPI_sclk_m__INTCFG EQU CYREG_PRT4_INTCFG
SPI_sclk_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_sclk_m__MASK EQU 0x04
SPI_sclk_m__PC EQU CYREG_PRT4_PC
SPI_sclk_m__PC2 EQU CYREG_PRT4_PC2
SPI_sclk_m__PORT EQU 4
SPI_sclk_m__PS EQU CYREG_PRT4_PS
SPI_sclk_m__SHIFT EQU 2

; Load
Load__0__DM__MASK EQU 0x1C0000
Load__0__DM__SHIFT EQU 18
Load__0__DR EQU CYREG_PRT3_DR
Load__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Load__0__HSIOM_MASK EQU 0x0F000000
Load__0__HSIOM_SHIFT EQU 24
Load__0__INTCFG EQU CYREG_PRT3_INTCFG
Load__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Load__0__MASK EQU 0x40
Load__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Load__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Load__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Load__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Load__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Load__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Load__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Load__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Load__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Load__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Load__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Load__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Load__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Load__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Load__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Load__0__PC EQU CYREG_PRT3_PC
Load__0__PC2 EQU CYREG_PRT3_PC2
Load__0__PORT EQU 3
Load__0__PS EQU CYREG_PRT3_PS
Load__0__SHIFT EQU 6
Load__DR EQU CYREG_PRT3_DR
Load__INTCFG EQU CYREG_PRT3_INTCFG
Load__INTSTAT EQU CYREG_PRT3_INTSTAT
Load__MASK EQU 0x40
Load__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Load__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Load__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Load__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Load__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Load__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Load__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Load__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Load__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Load__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Load__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Load__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Load__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Load__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Load__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Load__PC EQU CYREG_PRT3_PC
Load__PC2 EQU CYREG_PRT3_PC2
Load__PORT EQU 3
Load__PS EQU CYREG_PRT3_PS
Load__SHIFT EQU 6

; Clock
Clock__DIVIDER_MASK EQU 0x0000FFFF
Clock__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock__ENABLE_MASK EQU 0x80000000
Clock__MASK EQU 0x80000000
Clock__REGISTER EQU CYREG_CLK_DIVIDER_C00

; Timer_cy_m0s8_tcpwm_1
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; Timer_RTOS_ISR
Timer_RTOS_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Timer_RTOS_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Timer_RTOS_ISR__INTC_MASK EQU 0x04
Timer_RTOS_ISR__INTC_NUMBER EQU 2
Timer_RTOS_ISR__INTC_PRIOR_MASK EQU 0xC00000
Timer_RTOS_ISR__INTC_PRIOR_NUM EQU 3
Timer_RTOS_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Timer_RTOS_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Timer_RTOS_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Button
Button__0__DM__MASK EQU 0x38000
Button__0__DM__SHIFT EQU 15
Button__0__DR EQU CYREG_PRT3_DR
Button__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Button__0__HSIOM_MASK EQU 0x00F00000
Button__0__HSIOM_SHIFT EQU 20
Button__0__INTCFG EQU CYREG_PRT3_INTCFG
Button__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Button__0__MASK EQU 0x20
Button__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Button__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Button__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Button__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Button__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Button__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Button__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Button__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Button__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Button__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Button__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Button__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Button__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Button__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Button__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Button__0__PC EQU CYREG_PRT3_PC
Button__0__PC2 EQU CYREG_PRT3_PC2
Button__0__PORT EQU 3
Button__0__PS EQU CYREG_PRT3_PS
Button__0__SHIFT EQU 5
Button__DR EQU CYREG_PRT3_DR
Button__INTCFG EQU CYREG_PRT3_INTCFG
Button__INTSTAT EQU CYREG_PRT3_INTSTAT
Button__MASK EQU 0x20
Button__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Button__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Button__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Button__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Button__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Button__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Button__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Button__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Button__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Button__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Button__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Button__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Button__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Button__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Button__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Button__PC EQU CYREG_PRT3_PC
Button__PC2 EQU CYREG_PRT3_PC2
Button__PORT EQU 3
Button__PS EQU CYREG_PRT3_PS
Button__SHIFT EQU 5

; NRF_SS
NRF_SS__0__DM__MASK EQU 0xE00
NRF_SS__0__DM__SHIFT EQU 9
NRF_SS__0__DR EQU CYREG_PRT0_DR
NRF_SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
NRF_SS__0__HSIOM_MASK EQU 0x0000F000
NRF_SS__0__HSIOM_SHIFT EQU 12
NRF_SS__0__INTCFG EQU CYREG_PRT0_INTCFG
NRF_SS__0__INTSTAT EQU CYREG_PRT0_INTSTAT
NRF_SS__0__MASK EQU 0x08
NRF_SS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NRF_SS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NRF_SS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NRF_SS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NRF_SS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NRF_SS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NRF_SS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NRF_SS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NRF_SS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NRF_SS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NRF_SS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NRF_SS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NRF_SS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NRF_SS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NRF_SS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NRF_SS__0__PC EQU CYREG_PRT0_PC
NRF_SS__0__PC2 EQU CYREG_PRT0_PC2
NRF_SS__0__PORT EQU 0
NRF_SS__0__PS EQU CYREG_PRT0_PS
NRF_SS__0__SHIFT EQU 3
NRF_SS__DR EQU CYREG_PRT0_DR
NRF_SS__INTCFG EQU CYREG_PRT0_INTCFG
NRF_SS__INTSTAT EQU CYREG_PRT0_INTSTAT
NRF_SS__MASK EQU 0x08
NRF_SS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NRF_SS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NRF_SS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NRF_SS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NRF_SS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NRF_SS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NRF_SS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NRF_SS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NRF_SS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NRF_SS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NRF_SS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NRF_SS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NRF_SS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NRF_SS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NRF_SS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NRF_SS__PC EQU CYREG_PRT0_PC
NRF_SS__PC2 EQU CYREG_PRT0_PC2
NRF_SS__PORT EQU 0
NRF_SS__PS EQU CYREG_PRT0_PS
NRF_SS__SHIFT EQU 3

; NRF_CSN
NRF_CSN__0__DM__MASK EQU 0x7000
NRF_CSN__0__DM__SHIFT EQU 12
NRF_CSN__0__DR EQU CYREG_PRT0_DR
NRF_CSN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
NRF_CSN__0__HSIOM_MASK EQU 0x000F0000
NRF_CSN__0__HSIOM_SHIFT EQU 16
NRF_CSN__0__INTCFG EQU CYREG_PRT0_INTCFG
NRF_CSN__0__INTSTAT EQU CYREG_PRT0_INTSTAT
NRF_CSN__0__MASK EQU 0x10
NRF_CSN__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NRF_CSN__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NRF_CSN__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NRF_CSN__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NRF_CSN__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NRF_CSN__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NRF_CSN__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NRF_CSN__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NRF_CSN__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NRF_CSN__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NRF_CSN__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NRF_CSN__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NRF_CSN__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NRF_CSN__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NRF_CSN__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NRF_CSN__0__PC EQU CYREG_PRT0_PC
NRF_CSN__0__PC2 EQU CYREG_PRT0_PC2
NRF_CSN__0__PORT EQU 0
NRF_CSN__0__PS EQU CYREG_PRT0_PS
NRF_CSN__0__SHIFT EQU 4
NRF_CSN__DR EQU CYREG_PRT0_DR
NRF_CSN__INTCFG EQU CYREG_PRT0_INTCFG
NRF_CSN__INTSTAT EQU CYREG_PRT0_INTSTAT
NRF_CSN__MASK EQU 0x10
NRF_CSN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NRF_CSN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NRF_CSN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NRF_CSN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NRF_CSN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NRF_CSN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NRF_CSN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NRF_CSN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NRF_CSN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NRF_CSN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NRF_CSN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NRF_CSN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NRF_CSN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NRF_CSN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NRF_CSN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NRF_CSN__PC EQU CYREG_PRT0_PC
NRF_CSN__PC2 EQU CYREG_PRT0_PC2
NRF_CSN__PORT EQU 0
NRF_CSN__PS EQU CYREG_PRT0_PS
NRF_CSN__SHIFT EQU 4

; NRF_IRQ
NRF_IRQ__0__DM__MASK EQU 0x38000
NRF_IRQ__0__DM__SHIFT EQU 15
NRF_IRQ__0__DR EQU CYREG_PRT0_DR
NRF_IRQ__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
NRF_IRQ__0__HSIOM_MASK EQU 0x00F00000
NRF_IRQ__0__HSIOM_SHIFT EQU 20
NRF_IRQ__0__INTCFG EQU CYREG_PRT0_INTCFG
NRF_IRQ__0__INTSTAT EQU CYREG_PRT0_INTSTAT
NRF_IRQ__0__MASK EQU 0x20
NRF_IRQ__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NRF_IRQ__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NRF_IRQ__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NRF_IRQ__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NRF_IRQ__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NRF_IRQ__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NRF_IRQ__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NRF_IRQ__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NRF_IRQ__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NRF_IRQ__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NRF_IRQ__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NRF_IRQ__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NRF_IRQ__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NRF_IRQ__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NRF_IRQ__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NRF_IRQ__0__PC EQU CYREG_PRT0_PC
NRF_IRQ__0__PC2 EQU CYREG_PRT0_PC2
NRF_IRQ__0__PORT EQU 0
NRF_IRQ__0__PS EQU CYREG_PRT0_PS
NRF_IRQ__0__SHIFT EQU 5
NRF_IRQ__DR EQU CYREG_PRT0_DR
NRF_IRQ__INTCFG EQU CYREG_PRT0_INTCFG
NRF_IRQ__INTSTAT EQU CYREG_PRT0_INTSTAT
NRF_IRQ__MASK EQU 0x20
NRF_IRQ__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NRF_IRQ__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NRF_IRQ__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NRF_IRQ__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NRF_IRQ__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NRF_IRQ__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NRF_IRQ__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NRF_IRQ__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NRF_IRQ__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NRF_IRQ__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NRF_IRQ__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NRF_IRQ__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NRF_IRQ__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NRF_IRQ__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NRF_IRQ__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NRF_IRQ__PC EQU CYREG_PRT0_PC
NRF_IRQ__PC2 EQU CYREG_PRT0_PC2
NRF_IRQ__PORT EQU 0
NRF_IRQ__PS EQU CYREG_PRT0_PS
NRF_IRQ__SHIFT EQU 5

; OPT_IRQ
OPT_IRQ__0__DM__MASK EQU 0x1C0
OPT_IRQ__0__DM__SHIFT EQU 6
OPT_IRQ__0__DR EQU CYREG_PRT2_DR
OPT_IRQ__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
OPT_IRQ__0__HSIOM_MASK EQU 0x00000F00
OPT_IRQ__0__HSIOM_SHIFT EQU 8
OPT_IRQ__0__INTCFG EQU CYREG_PRT2_INTCFG
OPT_IRQ__0__INTSTAT EQU CYREG_PRT2_INTSTAT
OPT_IRQ__0__MASK EQU 0x04
OPT_IRQ__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
OPT_IRQ__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
OPT_IRQ__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
OPT_IRQ__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
OPT_IRQ__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
OPT_IRQ__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
OPT_IRQ__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
OPT_IRQ__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
OPT_IRQ__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
OPT_IRQ__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
OPT_IRQ__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
OPT_IRQ__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
OPT_IRQ__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
OPT_IRQ__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
OPT_IRQ__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
OPT_IRQ__0__PC EQU CYREG_PRT2_PC
OPT_IRQ__0__PC2 EQU CYREG_PRT2_PC2
OPT_IRQ__0__PORT EQU 2
OPT_IRQ__0__PS EQU CYREG_PRT2_PS
OPT_IRQ__0__SHIFT EQU 2
OPT_IRQ__DR EQU CYREG_PRT2_DR
OPT_IRQ__INTCFG EQU CYREG_PRT2_INTCFG
OPT_IRQ__INTSTAT EQU CYREG_PRT2_INTSTAT
OPT_IRQ__MASK EQU 0x04
OPT_IRQ__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
OPT_IRQ__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
OPT_IRQ__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
OPT_IRQ__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
OPT_IRQ__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
OPT_IRQ__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
OPT_IRQ__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
OPT_IRQ__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
OPT_IRQ__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
OPT_IRQ__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
OPT_IRQ__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
OPT_IRQ__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
OPT_IRQ__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
OPT_IRQ__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
OPT_IRQ__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
OPT_IRQ__PC EQU CYREG_PRT2_PC
OPT_IRQ__PC2 EQU CYREG_PRT2_PC2
OPT_IRQ__PORT EQU 2
OPT_IRQ__PS EQU CYREG_PRT2_PS
OPT_IRQ__SHIFT EQU 2

; TEMP_IRQ
TEMP_IRQ__0__DM__MASK EQU 0xE00000
TEMP_IRQ__0__DM__SHIFT EQU 21
TEMP_IRQ__0__DR EQU CYREG_PRT3_DR
TEMP_IRQ__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
TEMP_IRQ__0__HSIOM_MASK EQU 0xF0000000
TEMP_IRQ__0__HSIOM_SHIFT EQU 28
TEMP_IRQ__0__INTCFG EQU CYREG_PRT3_INTCFG
TEMP_IRQ__0__INTSTAT EQU CYREG_PRT3_INTSTAT
TEMP_IRQ__0__MASK EQU 0x80
TEMP_IRQ__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
TEMP_IRQ__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
TEMP_IRQ__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
TEMP_IRQ__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
TEMP_IRQ__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
TEMP_IRQ__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
TEMP_IRQ__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
TEMP_IRQ__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
TEMP_IRQ__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
TEMP_IRQ__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
TEMP_IRQ__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
TEMP_IRQ__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
TEMP_IRQ__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
TEMP_IRQ__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
TEMP_IRQ__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
TEMP_IRQ__0__PC EQU CYREG_PRT3_PC
TEMP_IRQ__0__PC2 EQU CYREG_PRT3_PC2
TEMP_IRQ__0__PORT EQU 3
TEMP_IRQ__0__PS EQU CYREG_PRT3_PS
TEMP_IRQ__0__SHIFT EQU 7
TEMP_IRQ__DR EQU CYREG_PRT3_DR
TEMP_IRQ__INTCFG EQU CYREG_PRT3_INTCFG
TEMP_IRQ__INTSTAT EQU CYREG_PRT3_INTSTAT
TEMP_IRQ__MASK EQU 0x80
TEMP_IRQ__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
TEMP_IRQ__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
TEMP_IRQ__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
TEMP_IRQ__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
TEMP_IRQ__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
TEMP_IRQ__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
TEMP_IRQ__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
TEMP_IRQ__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
TEMP_IRQ__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
TEMP_IRQ__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
TEMP_IRQ__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
TEMP_IRQ__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
TEMP_IRQ__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
TEMP_IRQ__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
TEMP_IRQ__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
TEMP_IRQ__PC EQU CYREG_PRT3_PC
TEMP_IRQ__PC2 EQU CYREG_PRT3_PC2
TEMP_IRQ__PORT EQU 3
TEMP_IRQ__PS EQU CYREG_PRT3_PS
TEMP_IRQ__SHIFT EQU 7

; External_ISR
External_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
External_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
External_ISR__INTC_MASK EQU 0x01
External_ISR__INTC_NUMBER EQU 0
External_ISR__INTC_PRIOR_MASK EQU 0xC0
External_ISR__INTC_PRIOR_NUM EQU 3
External_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
External_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
External_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; CRIT_TEMP_IRQ
CRIT_TEMP_IRQ__0__DM__MASK EQU 0x7000
CRIT_TEMP_IRQ__0__DM__SHIFT EQU 12
CRIT_TEMP_IRQ__0__DR EQU CYREG_PRT2_DR
CRIT_TEMP_IRQ__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CRIT_TEMP_IRQ__0__HSIOM_MASK EQU 0x000F0000
CRIT_TEMP_IRQ__0__HSIOM_SHIFT EQU 16
CRIT_TEMP_IRQ__0__INTCFG EQU CYREG_PRT2_INTCFG
CRIT_TEMP_IRQ__0__INTSTAT EQU CYREG_PRT2_INTSTAT
CRIT_TEMP_IRQ__0__MASK EQU 0x10
CRIT_TEMP_IRQ__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CRIT_TEMP_IRQ__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CRIT_TEMP_IRQ__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CRIT_TEMP_IRQ__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CRIT_TEMP_IRQ__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CRIT_TEMP_IRQ__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CRIT_TEMP_IRQ__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CRIT_TEMP_IRQ__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CRIT_TEMP_IRQ__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CRIT_TEMP_IRQ__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CRIT_TEMP_IRQ__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CRIT_TEMP_IRQ__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CRIT_TEMP_IRQ__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CRIT_TEMP_IRQ__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CRIT_TEMP_IRQ__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CRIT_TEMP_IRQ__0__PC EQU CYREG_PRT2_PC
CRIT_TEMP_IRQ__0__PC2 EQU CYREG_PRT2_PC2
CRIT_TEMP_IRQ__0__PORT EQU 2
CRIT_TEMP_IRQ__0__PS EQU CYREG_PRT2_PS
CRIT_TEMP_IRQ__0__SHIFT EQU 4
CRIT_TEMP_IRQ__DR EQU CYREG_PRT2_DR
CRIT_TEMP_IRQ__INTCFG EQU CYREG_PRT2_INTCFG
CRIT_TEMP_IRQ__INTSTAT EQU CYREG_PRT2_INTSTAT
CRIT_TEMP_IRQ__MASK EQU 0x10
CRIT_TEMP_IRQ__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CRIT_TEMP_IRQ__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CRIT_TEMP_IRQ__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CRIT_TEMP_IRQ__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CRIT_TEMP_IRQ__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CRIT_TEMP_IRQ__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CRIT_TEMP_IRQ__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CRIT_TEMP_IRQ__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CRIT_TEMP_IRQ__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CRIT_TEMP_IRQ__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CRIT_TEMP_IRQ__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CRIT_TEMP_IRQ__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CRIT_TEMP_IRQ__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CRIT_TEMP_IRQ__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CRIT_TEMP_IRQ__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CRIT_TEMP_IRQ__PC EQU CYREG_PRT2_PC
CRIT_TEMP_IRQ__PC2 EQU CYREG_PRT2_PC2
CRIT_TEMP_IRQ__PORT EQU 2
CRIT_TEMP_IRQ__PS EQU CYREG_PRT2_PS
CRIT_TEMP_IRQ__SHIFT EQU 4

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04B61193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
