Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr  1 14:20:55 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              87 |           26 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              48 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | down_counter_inst/digit2[3]_i_1_n_0       | down_counter_inst/digit_sel[1]_i_2__0_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | down_counter_inst/digit1[3]_i_1_n_0       | down_counter_inst/digit_sel[1]_i_2__0_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | down_counter_inst/digit3[3]_i_1_n_0       | down_counter_inst/digit_sel[1]_i_2__0_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | down_counter_inst/digit4[3]_i_1_n_0       | down_counter_inst/digit_sel[1]_i_2__0_n_0 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | up_counter_inst/current_digit3            | rst_n_IBUF                                |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | up_counter_inst/current_digit4            | rst_n_IBUF                                |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | up_counter_inst/current_digit1[3]_i_1_n_0 | rst_n_IBUF                                |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | up_counter_inst/current_digit2            | rst_n_IBUF                                |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | down_counter_inst/digit11                 | down_counter_inst/digit_sel[1]_i_2__0_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                           | rst_n_IBUF                                |               13 |             43 |         3.31 |
|  clk_IBUF_BUFG |                                           | down_counter_inst/digit_sel[1]_i_2__0_n_0 |               13 |             44 |         3.38 |
+----------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


