
---------- Begin Simulation Statistics ----------
simSeconds                                   1.549876                       # Number of seconds simulated (Second)
simTicks                                 1549876470069                       # Number of ticks simulated (Tick)
finalTick                                1765009206650                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4724.96                       # Real time elapsed on the host (Second)
hostTickRate                                328018641                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3351980                       # Number of bytes of host memory used (Byte)
simInsts                                    638931584                       # Number of instructions simulated (Count)
simOps                                     1137153211                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   135225                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     240669                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.work_item_type2::samples                     1                       # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::mean             1549876470069                       # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::gmean            1549876470068.999268                       # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::stdev                     nan                       # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::0-1.37439e+11               0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.37439e+11-2.74878e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.74878e+11-4.12317e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::4.12317e+11-5.49756e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::5.49756e+11-6.87195e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::6.87195e+11-8.24634e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::8.24634e+11-9.62073e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::9.62073e+11-1.09951e+12            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.09951e+12-1.23695e+12            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.23695e+12-1.37439e+12            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.37439e+12-1.51183e+12            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.51183e+12-1.64927e+12            1    100.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.64927e+12-1.78671e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.78671e+12-1.92415e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.92415e+12-2.06158e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.06158e+12-2.19902e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.19902e+12-2.33646e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.33646e+12-2.4739e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.4739e+12-2.61134e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.61134e+12-2.74878e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::total                       1                       # Run time stat forwork_item_type2 (Unspecified)
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                       4951682013                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               8.861977                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.112842                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    1                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       961312465                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1542                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1107012809                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  13813                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              2016315                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1993575                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 592                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          4949961835                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.223641                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.984947                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                4613462221     93.20%     93.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  86156428      1.74%     94.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  59791871      1.21%     96.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  59780326      1.21%     97.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  29287578      0.59%     97.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  45303873      0.92%     98.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  28607704      0.58%     99.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  13958912      0.28%     99.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  13612922      0.28%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            4949961835                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1023447      2.32%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     46      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd           4719920     10.71%     13.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     13.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     13.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     13.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     13.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     13.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult         14107713     32.02%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     45.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               24132934     54.78%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 49099      0.11%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             18620      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              518      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       173187      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     606906690     54.82%     54.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult     18874582      1.71%     56.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            29      0.00%     56.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     18974813      1.71%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          132      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     38087279      3.44%     61.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     61.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     61.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     18930586      1.71%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd     18936389      1.71%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt     56741510      5.13%     70.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv         6157      0.00%     70.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult     18930344      1.71%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     71.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    266604036     24.08%     96.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     24771503      2.24%     98.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     18943692      1.71%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       131880      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1107012809                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.223563                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            44052297                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.039794                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               6809792387                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               773093435                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       771005917                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 398261177                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                190237379                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        189680530                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   942337941                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    208553978                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    196402                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             152                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         1720178                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      139528966                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      24907343                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       115118                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         7352                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        315210      0.31%      0.31% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       307292      0.30%      0.62% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          463      0.00%      0.62% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     80362882     79.68%     80.30% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond     19659110     19.49%     99.79% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.79% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       207024      0.21%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      100851981                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        18010      4.90%      4.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        10383      2.82%      7.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          173      0.05%      7.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       253353     68.90%     76.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        75847     20.63%     97.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     97.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         9929      2.70%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        367695                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            7      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect           72      0.12%      0.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           10      0.02%      0.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        60796     99.59%     99.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          104      0.17%     99.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           56      0.09%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        61045                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       297200      0.30%      0.30% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       296910      0.30%      0.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          290      0.00%      0.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     80109531     79.72%     80.31% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond     19583263     19.49%     99.80% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.80% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       197095      0.20%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    100484289                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           51      0.08%      0.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            9      0.01%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        59833     99.71%     99.81% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           67      0.11%     99.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           45      0.07%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        60005                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     22006160     21.82%     21.82% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     78323704     77.66%     99.48% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       315210      0.31%     99.79% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       206907      0.21%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    100851981                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         3770      6.18%      6.18% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        57215     93.80%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            7      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            2      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        60994                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          80362882                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     58358184                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             61045                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            284                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         3876                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         57169                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            100851981                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 3803                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                79604298                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.789318                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             369                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          207487                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             206907                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              580                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       315210      0.31%      0.31% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       307292      0.30%      0.62% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          463      0.00%      0.62% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     80362882     79.68%     80.30% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond     19659110     19.49%     99.79% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.79% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       207024      0.21%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    100851981                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       315210      1.48%      1.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          113      0.00%      1.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          461      0.00%      1.49% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     20724751     97.54%     99.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          124      0.00%     99.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       207024      0.97%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      21247683                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect           72      1.89%      1.89% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      1.89% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         3627     95.37%     97.27% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          104      2.73%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         3803                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect           72      1.89%      1.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         3627     95.37%     97.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          104      2.73%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         3803                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       207487                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       206907                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          580                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           66                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       207553                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               325765                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 325766                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              28566                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 297200                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              297200                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         1995907                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             950                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             60802                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   4949669047                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.193810                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.148497                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      4766712871     96.30%     96.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        37872954      0.77%     97.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        23480728      0.47%     97.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         5499750      0.11%     97.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        11262209      0.23%     97.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         4041438      0.08%     97.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         3179849      0.06%     98.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         7324969      0.15%     98.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        90294279      1.82%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   4949669047                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         620                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                297200                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       171169      0.02%      0.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    605814675     63.15%     63.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult     18874422      1.97%     65.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           40      0.00%     65.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     18936017      1.97%     67.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     67.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     37982332      3.96%     71.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     71.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     18930429      1.97%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd     18935808      1.97%     75.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt     56739924      5.91%     80.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv         6157      0.00%     80.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult     18929664      1.97%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    120234865     12.53%     95.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     24669555      2.57%     98.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     18942177      1.97%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       130529      0.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    959297795                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      90294279                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            558755888                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              959297795                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      558755888                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        959297795                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  8.861977                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.112842                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          163977126                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          189555739                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         807527875                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        139177042                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        24800084                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       171169      0.02%      0.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    605814675     63.15%     63.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult     18874422      1.97%     65.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           40      0.00%     65.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     18936017      1.97%     67.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           32      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu     37982332      3.96%     71.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     71.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     71.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc     18930429      1.97%     73.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     73.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     73.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     73.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd     18935808      1.97%     75.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt     56739924      5.91%     80.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv         6157      0.00%     80.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult     18929664      1.97%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     82.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    120234865     12.53%     95.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     24669555      2.57%     98.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     18942177      1.97%     99.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       130529      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    959297795                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    100484289                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     99989704                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       494585                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     80109531                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     20374758                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       297200                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       297200                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      111662185                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         111662185                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     111662193                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        111662193                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     52103239                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        52103239                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     52107321                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       52107321                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 9034845250284                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 9034845250284                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 9034845250284                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 9034845250284                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    163765424                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     163765424                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    163769514                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    163769514                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.318158                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.318158                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.318175                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.318175                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 173402.756214                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 173402.756214                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 173389.172133                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 173389.172133                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    173749349                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         2929                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs     23773160                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       7.308635                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets         2929                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      3270727                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           3270727                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     22675578                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      22675578                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     22675578                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     22675578                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     29427661                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     29427661                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     29431743                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     29431743                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 2277351159414                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 2277351159414                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 2278190202864                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 2278190202864                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.179694                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.179694                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.179714                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.179714                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 77388.113157                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 77388.113157                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 77405.888019                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 77405.888019                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               29431744                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          310                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          310                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          310                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          310                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       582180                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       582180                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          310                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          310                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          310                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          310                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     87528754                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        87528754                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     51436896                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      51436896                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 8744687479954                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 8744687479954                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    138965650                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    138965650                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.370141                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.370141                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 170008.071248                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 170008.071248                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     22675546                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     22675546                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     28761350                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     28761350                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 1987611934562                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1987611934562                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.206967                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.206967                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 69107.045899                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 69107.045899                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data            8                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total             8                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data         4082                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         4082                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         4090                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         4090                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.998044                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.998044                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data         4082                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total         4082                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data    839043450                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total    839043450                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.998044                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.998044                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 205547.146007                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 205547.146007                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     24133431                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       24133431                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       666343                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       666343                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 290157770330                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 290157770330                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     24799774                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     24799774                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.026869                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.026869                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 435448.065531                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 435448.065531                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           32                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           32                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       666311                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       666311                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 289739224852                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 289739224852                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.026868                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.026868                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 434840.824858                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 434840.824858                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            154313071                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           29431744                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               5.243083                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           38                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          465                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          356972012                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         356972012                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 67011578                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            4730780363                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 107776046                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              44327482                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  66366                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             78258073                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   270                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              961852557                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1274                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          1106816408                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        100614972                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       285494541                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       24902208                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.223523                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      479701228                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     376263863                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads      322336322                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites     132862584                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1123859821                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    622522758                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         310396749                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    512049138                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           78845821                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    4869849991                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  133268                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           196                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  79900039                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1217                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         4949961835                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.194478                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.125906                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               4768095748     96.33%     96.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 27022247      0.55%     96.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 23188926      0.47%     97.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  7041708      0.14%     97.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  7095025      0.14%     97.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 23504249      0.47%     98.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  4574548      0.09%     98.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 20731784      0.42%     98.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 68707600      1.39%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           4949961835                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             560734944                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.113241                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          100851981                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.020367                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     80044987                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       79899690                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          79899690                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      79899690                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         79899690                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          349                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             349                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          349                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            349                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1572633131                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1572633131                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1572633131                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1572633131                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     79900039                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      79900039                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     79900039                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     79900039                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000004                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 4506112.123209                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 4506112.123209                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 4506112.123209                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 4506112.123209                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          279                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               279                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           70                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            70                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           70                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           70                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          279                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          279                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          279                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          279                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    798901513                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    798901513                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    798901513                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    798901513                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 2863446.283154                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 2863446.283154                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 2863446.283154                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 2863446.283154                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    279                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     79899690                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        79899690                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          349                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           349                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1572633131                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1572633131                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     79900039                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     79900039                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 4506112.123209                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 4506112.123209                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           70                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           70                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          279                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          279                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    798901513                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    798901513                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 2863446.283154                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 2863446.283154                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           508.999384                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              8408276                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                279                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           30137.189964                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   508.999384                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.994139                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.994139                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          509                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          507                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          159800358                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         159800358                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     66366                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                 3469400660                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 83553378                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              961314007                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 6250                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                139528966                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                24907343                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   531                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   9602523                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 72867866                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            492                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          57433                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         4975                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                62408                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                960722999                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               960686447                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 663682635                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 999745739                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.194012                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.663851                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      445730                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  351925                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   53                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 492                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 107271                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  107                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               22960645                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          139172946                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            212.133735                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev          2978.905359                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               70517360     50.67%     50.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              3506040      2.52%     53.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29             15416752     11.08%     64.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39             11873334      8.53%     72.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49             13085087      9.40%     82.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              5367235      3.86%     86.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              1566398      1.13%     87.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               651210      0.47%     87.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                17973      0.01%     87.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                38501      0.03%     87.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1640      0.00%     87.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               6854      0.00%     87.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 77      0.00%     87.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 12      0.00%     87.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 16      0.00%     87.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  5      0.00%     87.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  1      0.00%     87.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 10      0.00%     87.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  9      0.00%     87.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              10271      0.01%     87.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               9390      0.01%     87.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              11941      0.01%     87.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              12057      0.01%     87.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              17040      0.01%     87.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              11612      0.01%     87.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1018      0.00%     87.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 21      0.00%     87.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 61      0.00%     87.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 48      0.00%     87.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  4      0.00%     87.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows         17050969     12.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value          2086750                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            139172946                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               139426315                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                24902208                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   2016198                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     24520                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                79900069                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       616                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  66366                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 85466909                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              3663847936                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           7137                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 132369900                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles            1068203587                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              961482161                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              10328870                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               98438249                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents              544651001                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              412347806                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          1635092018                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  2976561968                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                949048311                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 322807023                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            1631898566                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  3193613                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      21                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  21                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 245435926                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       5820600649                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1922880112                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                558755888                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  959297795                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   480                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     93                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data               26148080                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  26148173                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    93                       # number of overall hits (Count)
system.l2.overallHits::cpu.data              26148080                       # number of overall hits (Count)
system.l2.overallHits::total                 26148173                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  186                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              3283663                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 3283849                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 186                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             3283663                       # number of overall misses (Count)
system.l2.overallMisses::total                3283849                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       798010715                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    2076195879336                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       2076993890051                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      798010715                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   2076195879336                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      2076993890051                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                279                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           29431743                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              29432022                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               279                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          29431743                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             29432022                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.666667                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.111569                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.111574                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.666667                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.111569                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.111574                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 4290380.188172                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 632280.437833                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    632487.635714                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 4290380.188172                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 632280.437833                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   632487.635714                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               684837                       # number of writebacks (Count)
system.l2.writebacks::total                    684837                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              186                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          3283663                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             3283849                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             186                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         3283663                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            3283849                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    796810300                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 2055129705647                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   2055926515947                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    796810300                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 2055129705647                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  2055926515947                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.666667                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.111569                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.111574                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.666667                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.111569                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.111574                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 4283926.344086                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 625864.988474                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 626072.184180                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 4283926.344086                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 625864.988474                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 626072.184180                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        3284094                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              2                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              93                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 93                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           186                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              186                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    798010715                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    798010715                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          279                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            279                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.666667                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.666667                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 4290380.188172                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 4290380.188172                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          186                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          186                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    796810300                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    796810300                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.666667                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.666667                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 4283926.344086                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 4283926.344086                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              76229                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 76229                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           590087                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              590087                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 288584716387                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   288584716387                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         666316                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            666316                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.885596                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.885596                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 489054.523125                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 489054.523125                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       590087                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          590087                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 284799347862                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 284799347862                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.885596                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.885596                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 482639.590199                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 482639.590199                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data       26071851                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total          26071851                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      2693576                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         2693576                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 1787611162949                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 1787611162949                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     28765427                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      28765427                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.093639                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.093639                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 663657.221088                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 663657.221088                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data      2693576                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      2693576                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 1770330357785                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 1770330357785                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.093639                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.093639                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 657241.658593                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 657241.658593                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          279                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              279                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          279                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          279                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      3270727                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          3270727                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      3270727                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      3270727                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                        32768                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     55628069                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    3284094                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      16.938635                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       3.413576                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         2.302903                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     32762.283522                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000104                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000070                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.999826                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   30                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   87                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  670                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 8294                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                23687                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  474196078                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 474196078                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst            11968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data        210154496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total           210166464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst        11968                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total           11968                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks     43829568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total         43829568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst               187                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data           3283664                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total              3283851                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks         684837                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              684837                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst                7722                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           135594352                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              135602074                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst            7722                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total               7722                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks         28279394                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              28279394                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks         28279394                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst               7722                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          135594352                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             163881469                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2693764                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        684837                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2599006                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             590087                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            590087                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2693762                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      9851543                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      9851543                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 9851543                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    253996032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    253996032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                253996032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3283849                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3283849    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3283849                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         28770193265                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        43419732194                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        6567692                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3283855                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp           28765708                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      3955564                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          279                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         28760274                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            666316                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           666316                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            279                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      28765427                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          838                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     88295231                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               88296069                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        35776                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   2092958144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              2092993920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         3284094                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  43829568                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          32716116                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000011                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.003354                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                32715748    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     368      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            32716116                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1765009206650                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        20472095841                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            266352                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       27636407616                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      58864045                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     29432024                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             285                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          285                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   2.319947                       # Number of seconds simulated (Second)
simTicks                                 2319946676669                       # Number of ticks simulated (Tick)
finalTick                                2535079413250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  11344.98                       # Real time elapsed on the host (Second)
hostTickRate                                204491031                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4121004                       # Number of bytes of host memory used (Byte)
simInsts                                   2002089490                       # Number of instructions simulated (Count)
simOps                                     3682734414                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   176474                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     324614                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.work_item_type1::samples                     1                       # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::mean             2319946682929                       # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::gmean            2319946682928.997559                       # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::stdev                     nan                       # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::0-1.37439e+11               0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::1.37439e+11-2.74878e+11            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::2.74878e+11-4.12317e+11            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::4.12317e+11-5.49756e+11            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::5.49756e+11-6.87195e+11            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::6.87195e+11-8.24634e+11            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::8.24634e+11-9.62073e+11            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::9.62073e+11-1.09951e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::1.09951e+12-1.23695e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::1.23695e+12-1.37439e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::1.37439e+12-1.51183e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::1.51183e+12-1.64927e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::1.64927e+12-1.78671e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::1.78671e+12-1.92415e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::1.92415e+12-2.06158e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::2.06158e+12-2.19902e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::2.19902e+12-2.33646e+12            1    100.00%    100.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::2.33646e+12-2.4739e+12            0      0.00%    100.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::2.4739e+12-2.61134e+12            0      0.00%    100.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::2.61134e+12-2.74878e+12            0      0.00%    100.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::total                       1                       # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type2::samples                     1                       # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::mean             1549876470069                       # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::gmean            1549876470068.999268                       # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::stdev                     nan                       # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::0-1.37439e+11               0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.37439e+11-2.74878e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.74878e+11-4.12317e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::4.12317e+11-5.49756e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::5.49756e+11-6.87195e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::6.87195e+11-8.24634e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::8.24634e+11-9.62073e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::9.62073e+11-1.09951e+12            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.09951e+12-1.23695e+12            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.23695e+12-1.37439e+12            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.37439e+12-1.51183e+12            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.51183e+12-1.64927e+12            1    100.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.64927e+12-1.78671e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.78671e+12-1.92415e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.92415e+12-2.06158e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.06158e+12-2.19902e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.19902e+12-2.33646e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.33646e+12-2.4739e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.4739e+12-2.61134e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.61134e+12-2.74878e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::total                       1                       # Run time stat forwork_item_type2 (Unspecified)
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                       7411970213                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.856557                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.259299                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    2                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      3545121823                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     8035                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     4154176361                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 521181                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             40250972                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          55442760                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                3804                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          7410011123                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.560617                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.499369                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                6206148132     83.75%     83.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 245142343      3.31%     87.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                 217328954      2.93%     89.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                 202031187      2.73%     92.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                 169147700      2.28%     95.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                 164296701      2.22%     97.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                 109533019      1.48%     98.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  58054566      0.78%     99.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  38328521      0.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            7410011123                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 5172068      4.06%      4.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  14488      0.01%      4.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd           6548265      5.14%      9.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      9.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      9.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt              1302      0.00%      9.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      9.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      9.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult         19510633     15.31%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     24.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               96012398     75.36%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 96302      0.08%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             40574      0.03%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            16854      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       926047      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    2509862568     60.42%     60.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult    145709534      3.51%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            61      0.00%     63.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     28703505      0.69%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          304      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     59154405      1.42%     66.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     66.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     66.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     27807207      0.67%     66.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     66.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     66.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     66.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     66.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd     29275764      0.70%     67.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp        10236      0.00%     67.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt     82125033      1.98%     69.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      1105236      0.03%     69.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult     27766457      0.67%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt          408      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     70.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead   1164633783     28.04%     98.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     44006666      1.06%     99.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     30472615      0.73%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      2616532      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     4154176361                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.560469                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           127412884                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030671                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads              15238539726                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              3287088974                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      3238662358                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 607758185                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                298295050                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        290518283                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  3963721137                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    316942061                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   2014242                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             342                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         1959090                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      575322140                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      46919653                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1398194                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       637489                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       2476754      0.88%      0.88% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      2417495      0.86%      1.74% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         2328      0.00%      1.74% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    247456101     87.90%     89.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond     28166274     10.00%     99.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      1005861      0.36%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      281524813                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        84287      1.52%      1.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        26070      0.47%      1.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect         1287      0.02%      2.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      4907353     88.32%     90.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       518032      9.32%     99.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        19157      0.34%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       5556186                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           28      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          510      0.05%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           26      0.00%      0.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       984476     99.86%     99.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          572      0.06%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          258      0.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       985870                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      2392467      0.87%      0.87% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      2391426      0.87%      1.73% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect         1041      0.00%      1.73% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond    242548750     87.89%     89.62% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond     27648242     10.02%     99.64% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.64% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       986704      0.36%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    275968630                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          352      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           24      0.00%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       975100     99.91%     99.94% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          317      0.03%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          231      0.02%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       976024                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     37451165     13.30%     13.30% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB    240590880     85.46%     98.76% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      2476754      0.88%     99.64% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      1006014      0.36%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    281524813                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       212116     21.63%     21.63% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       768416     78.36%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           28      0.00%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           74      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       980634                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         247456101                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken    210013614                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            985870                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1838                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       214878                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        770992                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            281524813                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               214566                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits               252905690                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.898342                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2089                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         1008189                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            1006014                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2175                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      2476754      0.88%      0.88% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      2417495      0.86%      1.74% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         2328      0.00%      1.74% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    247456101     87.90%     89.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond     28166274     10.00%     99.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      1005861      0.36%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    281524813                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      2461782      8.60%      8.60% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          696      0.00%      8.60% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         2325      0.01%      8.61% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     25147818     87.87%     96.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          641      0.00%     96.49% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.49% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      1005861      3.51%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      28619123                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          510      0.24%      0.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       213484     99.50%     99.73% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          572      0.27%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       214566                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          510      0.24%      0.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       213484     99.50%     99.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          572      0.27%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       214566                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      1008189                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      1006014                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2175                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          284                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      1008473                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              2504110                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                2504111                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             111644                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                2392467                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             2392467                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        40191331                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            4231                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            982436                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   7404434075                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.473349                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.695997                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      6644200869     89.73%     89.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       175589368      2.37%     92.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2       154181045      2.08%     94.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        13182400      0.18%     94.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        46956231      0.63%     95.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        13614654      0.18%     95.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        24033979      0.32%     95.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        80125960      1.08%     96.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8       252549569      3.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   7404434075                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        2800                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               2392467                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       781500      0.02%      0.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   2490386502     71.05%     71.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult    145589117      4.15%     75.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           51      0.00%     75.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     28176680      0.80%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           48      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     57815008      1.65%     77.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     77.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     77.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     27660559      0.79%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd     29190966      0.83%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp        10200      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt     81739759      2.33%     81.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      1105222      0.03%     81.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult     27673116      0.79%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt          408      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    538561866     15.37%     97.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     43518870      1.24%     99.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     30193628      0.86%     99.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      2475498      0.07%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   3504878998                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     252549569                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts           1921913794                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             3504878998                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP     1921913794                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       3504878998                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.856557                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.259299                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          614749862                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          287661586                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        3275149435                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        568755494                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        45994368                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       781500      0.02%      0.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu   2490386502     71.05%     71.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult    145589117      4.15%     75.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           51      0.00%     75.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     28176680      0.80%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           48      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu     57815008      1.65%     77.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     77.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     77.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc     27660559      0.79%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd     29190966      0.83%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp        10200      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt     81739759      2.33%     81.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv      1105222      0.03%     81.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult     27673116      0.79%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt          408      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    538561866     15.37%     97.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     43518870      1.24%     99.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     30193628      0.86%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      2475498      0.07%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   3504878998                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    275968630                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    272588418                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      3380212                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    242548750                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     33419880                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2392467                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2392467                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      411976819                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         411976819                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     411976986                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        411976986                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    201943748                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       201943748                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    201947912                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      201947912                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 12748300263097                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 12748300263097                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 12748300263097                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 12748300263097                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    613920567                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     613920567                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    613924898                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    613924898                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.328941                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.328941                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.328946                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.328946                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 63127.976921                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 63127.976921                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 63126.675274                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 63126.675274                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    632996550                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         4001                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs    112027834                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       5.650351                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets  1333.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks    116155685                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total         116155685                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     58674961                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      58674961                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     58674961                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     58674961                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data    143268787                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total    143268787                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data    143272951                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    143272951                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 3661632367010                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 3661632367010                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 3662472053049                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 3662472053049                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.233367                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.233367                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.233372                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.233372                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 25557.781591                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 25557.781591                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 25562.899539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 25562.899539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements              143272953                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data         1399                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total         1399                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            1                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            1                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data         8138                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total         8138                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data         1400                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total         1400                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.000714                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.000714                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data         8138                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total         8138                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      2644537                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      2644537                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.000714                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.000714                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data      2644537                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total      2644537                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data         1400                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total         1400                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data         1400                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total         1400                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    367510463                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       367510463                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data    200417120                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total     200417120                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 12328611912919                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 12328611912919                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    567927583                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    567927583                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.352892                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.352892                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 61514.764372                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 61514.764372                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     58671471                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     58671471                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data    141745649                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total    141745649                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 3243268221526                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 3243268221526                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.249584                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.249584                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 22880.901420                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 22880.901420                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data          167                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           167                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data         4164                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         4164                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         4331                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         4331                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.961441                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.961441                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data         4164                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total         4164                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data    839686039                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total    839686039                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.961441                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.961441                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 201653.707733                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 201653.707733                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     44466356                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       44466356                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1526628                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1526628                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 419688350178                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 419688350178                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     45992984                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     45992984                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.033193                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.033193                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 274911.995704                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 274911.995704                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3490                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3490                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1523138                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1523138                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 418364145484                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 418364145484                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.033117                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.033117                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 274672.515218                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 274672.515218                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            568536298                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          143272953                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.968204                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          408                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          104                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1371128349                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1371128349                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                173172614                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            6735762701                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 269412861                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles             230669649                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 993298                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved            239471870                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  3515                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             3557605392                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 22169                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          4152162120                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        277947778                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts      1194639092                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       46594328                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.560197                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads     1350584250                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites    1651618247                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads      490840472                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites     206927960                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    5087291080                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites   2755343048                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs        1241233420                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads   1798351325                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           27                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches          244073648                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    7281130762                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1993578                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           430                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                 127001663                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                102921                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         7410011123                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.482647                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.763787                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               6764481156     91.29%     91.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                102594808      1.38%     92.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 52976492      0.71%     93.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 31077703      0.42%     93.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 31738415      0.43%     94.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 54365907      0.73%     94.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 27411834      0.37%     95.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 51537517      0.70%     96.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                293827291      3.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           7410011123                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts            1962517146                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.264777                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          281524813                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.037982                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    127883082                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      127000209                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         127000209                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     127000209                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        127000209                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1454                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1454                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1454                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1454                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2398281746                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2398281746                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2398281746                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2398281746                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    127001663                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     127001663                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    127001663                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    127001663                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000011                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000011                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000011                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000011                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 1649437.239340                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 1649437.239340                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 1649437.239340                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 1649437.239340                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          951                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            951                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1245                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1245                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          209                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           209                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          209                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          209                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1245                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1245                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1245                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1245                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1382456209                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1382456209                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1382456209                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1382456209                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000010                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000010                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000010                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000010                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 1110406.593574                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 1110406.593574                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 1110406.593574                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 1110406.593574                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1245                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    127000209                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       127000209                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1454                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1454                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2398281746                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2398281746                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    127001663                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    127001663                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 1649437.239340                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 1649437.239340                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          209                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          209                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1245                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1245                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1382456209                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1382456209                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000010                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 1110406.593574                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 1110406.593574                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           508.667813                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             32660185                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1246                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           26212.026485                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   508.667813                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.993492                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.993492                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          508                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          501                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.992188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          254004572                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         254004572                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    993298                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                 4526004575                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                106152047                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             3545129858                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               228328                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                575322140                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                46919653                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  2706                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                  20738439                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 81307818                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           3208                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         782818                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       294716                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1077534                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               3529567185                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              3529180641                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                2550094662                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                3690724386                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.476146                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.690947                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     5225403                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6566649                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  254                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3208                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 925297                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  177                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache              107270151                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          568751398                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             79.422456                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev          1514.673621                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              243629878     42.84%     42.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19             52464019      9.22%     52.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29            120056980     21.11%     73.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39             68941723     12.12%     85.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49             42783910      7.52%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59             13538567      2.38%     95.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              2678831      0.47%     95.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               857026      0.15%     95.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                51466      0.01%     95.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                44766      0.01%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               2818      0.00%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               7046      0.00%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 89      0.00%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 12      0.00%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 91      0.00%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 58      0.00%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 19      0.00%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1426      0.00%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1897      0.00%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              17240      0.00%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              17525      0.00%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              21070      0.00%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              19762      0.00%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              25306      0.00%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              17451      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1722      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 32      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 61      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 48      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  4      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows         23570555      4.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value          2086750                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            568751398                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               573664843                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                46594381                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   2044561                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     37358                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               127001734                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      3300                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 993298                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                256820427                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              4876797582                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           7255                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 410088149                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles            1865304412                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             3553094309                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              22609613                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              429235046                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents              580827774                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              805808357                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          7238867754                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                 11668059232                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               4378710568                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 496343230                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            7147923430                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 90944502                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      30                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  30                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                1193758442                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                      10696848911                       # The number of ROB reads (Count)
system.cpu.rob.writes                      7095720279                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               1921913794                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 3504878998                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1540                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    774                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data              138845801                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                 138846575                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   774                       # number of overall hits (Count)
system.l2.overallHits::cpu.data             138845801                       # number of overall hits (Count)
system.l2.overallHits::total                138846575                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  471                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              4427151                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 4427622                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 471                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             4427151                       # number of overall misses (Count)
system.l2.overallMisses::total                4427622                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst      1376031258                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    2567505785066                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       2568881816324                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst     1376031258                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   2567505785066                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      2568881816324                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               1245                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data          143272952                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total             143274197                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1245                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data         143272952                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total            143274197                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.378313                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.030900                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.030903                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.378313                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.030900                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.030903                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 2921510.101911                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 579945.383626                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    580194.473766                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 2921510.101911                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 579945.383626                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   580194.473766                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               903361                       # number of writebacks (Count)
system.l2.writebacks::total                    903361                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              471                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          4427151                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             4427622                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             471                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         4427151                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            4427622                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst   1373003727                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 2539103765926                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   2540476769653                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst   1373003727                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 2539103765926                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  2540476769653                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.378313                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.030900                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.030903                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.378313                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.030900                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.030903                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 2915082.222930                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 573529.966772                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 573779.055586                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 2915082.222930                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 573529.966772                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 573779.055586                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        4428259                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           11                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             11                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst             774                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                774                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           471                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              471                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst   1376031258                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   1376031258                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1245                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1245                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.378313                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.378313                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 2921510.101911                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 2921510.101911                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          471                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          471                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst   1373003727                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   1373003727                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.378313                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.378313                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 2915082.222930                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 2915082.222930                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             735186                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                735186                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           790275                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              790275                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 411918240734                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   411918240734                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        1525461                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1525461                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.518057                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.518057                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 521234.052367                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 521234.052367                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       790275                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          790275                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 406848521725                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 406848521725                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.518057                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.518057                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 514818.919648                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 514818.919648                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data      138110615                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total         138110615                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      3636876                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         3636876                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 2155587544332                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 2155587544332                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data    141747491                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total     141747491                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.025657                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.025657                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 592703.062830                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 592703.062830                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data      3636876                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      3636876                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 2132255244201                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 2132255244201                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.025657                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.025657                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 586287.584235                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 586287.584235                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1238                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1238                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1238                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1238                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks    116155685                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total        116155685                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks    116155685                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total    116155685                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                        32768                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                    233304195                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    4428259                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      52.685309                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       6.435262                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         4.550681                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     32757.014058                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000196                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000139                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.999665                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    6                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   50                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1789                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 8737                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                22186                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                 2296814139                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                2296814139                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst            30208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data        283337728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total           283367936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst        30208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total           30208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks     57815104                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total         57815104                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst               472                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data           4427152                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total              4427624                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks         903361                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              903361                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst               13021                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           122131138                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              122144159                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst           13021                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total              13021                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks         24920876                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              24920876                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks         24920876                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst              13021                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          122131138                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             147065035                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3637349                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        903361                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3524242                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             790275                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            790275                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3637347                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     13282849                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     13282849                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                13282849                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    341183040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    341183040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                341183040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4427622                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4427622    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4427622                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         38505318566                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        58412785414                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        8855225                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4427642                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp          141748738                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty    117059046                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1245                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         30642166                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1525461                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1525461                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1245                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq     141747491                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3736                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    429818858                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total              429822594                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       159424                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port  16603432832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total             16603592256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         4428259                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  57815104                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples         147702456                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000007                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.002619                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0               147701449    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1005      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       2      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total           147702456                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2535079413250                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy       162403885815                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1180914                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy      134533302867                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests     286548395                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests    143274200                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          268                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             737                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          735                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   2.326614                       # Number of seconds simulated (Second)
simTicks                                 2326614014556                       # Number of ticks simulated (Tick)
finalTick                                2541746751137                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  11364.12                       # Real time elapsed on the host (Second)
hostTickRate                                204733351                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4132268                       # Number of bytes of host memory used (Byte)
simInsts                                   2004134974                       # Number of instructions simulated (Count)
simOps                                     3686885019                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   176356                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     324432                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.work_item_type1::samples                     1                       # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::mean             2319946682929                       # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::gmean            2319946682928.997559                       # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::stdev                     nan                       # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::0-1.37439e+11               0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::1.37439e+11-2.74878e+11            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::2.74878e+11-4.12317e+11            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::4.12317e+11-5.49756e+11            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::5.49756e+11-6.87195e+11            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::6.87195e+11-8.24634e+11            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::8.24634e+11-9.62073e+11            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::9.62073e+11-1.09951e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::1.09951e+12-1.23695e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::1.23695e+12-1.37439e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::1.37439e+12-1.51183e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::1.51183e+12-1.64927e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::1.64927e+12-1.78671e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::1.78671e+12-1.92415e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::1.92415e+12-2.06158e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::2.06158e+12-2.19902e+12            0      0.00%      0.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::2.19902e+12-2.33646e+12            1    100.00%    100.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::2.33646e+12-2.4739e+12            0      0.00%    100.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::2.4739e+12-2.61134e+12            0      0.00%    100.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::2.61134e+12-2.74878e+12            0      0.00%    100.00% # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type1::total                       1                       # Run time stat forwork_item_type1 (Unspecified)
system.work_item_type2::samples                     1                       # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::mean             1549876470069                       # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::gmean            1549876470068.999268                       # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::stdev                     nan                       # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::0-1.37439e+11               0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.37439e+11-2.74878e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.74878e+11-4.12317e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::4.12317e+11-5.49756e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::5.49756e+11-6.87195e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::6.87195e+11-8.24634e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::8.24634e+11-9.62073e+11            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::9.62073e+11-1.09951e+12            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.09951e+12-1.23695e+12            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.23695e+12-1.37439e+12            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.37439e+12-1.51183e+12            0      0.00%      0.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.51183e+12-1.64927e+12            1    100.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.64927e+12-1.78671e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.78671e+12-1.92415e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::1.92415e+12-2.06158e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.06158e+12-2.19902e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.19902e+12-2.33646e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.33646e+12-2.4739e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.4739e+12-2.61134e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::2.61134e+12-2.74878e+12            0      0.00%    100.00% # Run time stat forwork_item_type2 (Unspecified)
system.work_item_type2::total                       1                       # Run time stat forwork_item_type2 (Unspecified)
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                       7433271612                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.863529                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.258831                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    2                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      3549372356                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     8192                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     4158406913                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 521893                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             40351067                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          55584070                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                3898                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          7430396555                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.559648                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.498352                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                6225462057     83.78%     83.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 245293766      3.30%     87.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                 217513373      2.93%     90.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                 202200886      2.72%     92.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                 169296682      2.28%     95.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                 164417076      2.21%     97.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                 109662563      1.48%     98.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  58164959      0.78%     99.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  38385193      0.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            7430396555                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 5249392      4.12%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     1      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  14488      0.01%      4.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      4.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      4.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      4.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      4.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      4.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      4.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      4.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      4.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      4.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      4.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd           6548265      5.14%      9.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      9.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      9.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt              1302      0.00%      9.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      9.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      9.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult         19510633     15.30%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     24.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               96017212     75.31%     99.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                102131      0.08%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             40582      0.03%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            18723      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       948392      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    2513131556     60.43%     60.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult    145713855      3.50%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           168      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     28707366      0.69%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          412      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          770      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     59157483      1.42%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         6152      0.00%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     27822194      0.67%     66.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd     29275764      0.70%     67.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp        10236      0.00%     67.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt     82125033      1.97%     69.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      1105236      0.03%     69.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult     27766457      0.67%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt          408      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     70.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead   1165187400     28.02%     98.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     44344153      1.07%     99.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     30479602      0.73%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      2624276      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     4158406913                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.559432                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           127502729                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030661                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads              15267380651                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              3291392599                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      3242828524                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 607854353                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                298342326                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        290565424                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  3967970166                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    316991084                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   2026463                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            5315                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         2875057                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      575884116                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      47266548                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1421136                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       642837                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       2514320      0.89%      0.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      2453277      0.87%      1.76% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         4541      0.00%      1.76% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    247833190     87.88%     89.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond     28205550     10.00%     99.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      1017030      0.36%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      282027908                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        85651      1.54%      1.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        27672      0.50%      2.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect         1477      0.03%      2.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      4925264     88.28%     90.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       519547      9.31%     99.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        19438      0.35%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       5579049                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           33      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         1266      0.13%      0.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           66      0.01%      0.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       989162     99.69%     99.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         1427      0.14%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          314      0.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       992268                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      2428670      0.88%      0.88% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      2425607      0.88%      1.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect         3064      0.00%      1.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond    242907927     87.87%     89.62% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond     27686003     10.01%     99.64% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.64% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       997592      0.36%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    276448863                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect         1036      0.11%      0.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           58      0.01%      0.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       979563     99.77%     99.89% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          847      0.09%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          278      0.03%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       981782                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     37702577     13.37%     13.37% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB    240792079     85.38%     98.75% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      2514320      0.89%     99.64% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      1018932      0.36%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    282027908                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       215823     21.87%     21.87% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       770801     78.12%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           33      0.00%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           74      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       986731                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         247833190                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken    210141961                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            992268                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           3393                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       219696                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        772572                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            282027908                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               219283                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits               253190458                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.897750                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3773                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         1021571                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            1018932                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2639                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      2514320      0.89%      0.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      2453277      0.87%      1.76% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         4541      0.00%      1.76% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    247833190     87.88%     89.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond     28205550     10.00%     99.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      1017030      0.36%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    282027908                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      2499348      8.67%      8.67% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1511      0.01%      8.67% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         4536      0.02%      8.69% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     25314008     87.78%     96.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1017      0.00%     96.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      1017030      3.53%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      28837450                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         1266      0.58%      0.58% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.58% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       216590     98.77%     99.35% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         1427      0.65%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       219283                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         1266      0.58%      0.58% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.58% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       216590     98.77%     99.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         1427      0.65%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       219283                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      1021571                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      1018932                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2639                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          380                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      1021951                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              2543469                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                2543469                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             114800                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                2428670                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             2428670                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        40287158                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            4294                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            988162                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   7424803333                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.472609                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.694800                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      6663743308     89.75%     89.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       175727849      2.37%     92.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2       154281809      2.08%     94.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        13305750      0.18%     94.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        46985066      0.63%     95.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        13645040      0.18%     95.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        24054328      0.32%     95.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        80152010      1.08%     96.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8       252908173      3.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   7424803333                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        2830                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               2428671                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       801857      0.02%      0.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   2493593664     71.06%     71.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult    145593430      4.15%     75.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           98      0.00%     75.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     28180536      0.80%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           80      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          768      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     57818080      1.65%     77.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     77.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt         6144      0.00%     77.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     27675535      0.79%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd     29190966      0.83%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp        10200      0.00%     79.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt     81739759      2.33%     81.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      1105222      0.03%     81.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult     27673116      0.79%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt          408      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     82.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    539104965     15.36%     97.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     43850929      1.25%     99.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     30200604      0.86%     99.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      2483242      0.07%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   3509029603                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     252908173                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts           1923959278                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             3509029603                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP     1923959278                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       3509029603                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.863529                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.258831                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          615639740                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          287708610                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        3279247255                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        569305569                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        46334171                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       801857      0.02%      0.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu   2493593664     71.06%     71.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult    145593430      4.15%     75.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           98      0.00%     75.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     28180536      0.80%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           80      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          768      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu     57818080      1.65%     77.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     77.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         6144      0.00%     77.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc     27675535      0.79%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd     29190966      0.83%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp        10200      0.00%     79.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt     81739759      2.33%     81.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv      1105222      0.03%     81.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult     27673116      0.79%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt          408      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     82.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    539104965     15.36%     97.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     43850929      1.25%     99.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     30200604      0.86%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      2483242      0.07%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   3509029603                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    276448863                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    273019537                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      3429326                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    242907927                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     33540936                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2428671                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2428670                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      412763979                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         412763979                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     412764146                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        412764146                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    201952537                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       201952537                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    201956701                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      201956701                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 12757151096493                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 12757151096493                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 12757151096493                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 12757151096493                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    614716516                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     614716516                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    614720847                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    614720847                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.328530                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.328530                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.328534                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.328534                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 63169.055888                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 63169.055888                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 63167.753451                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 63167.753451                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    633044228                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        10780                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs    112027914                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            6                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       5.650772                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets  1796.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks    116161645                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total         116161645                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     58675335                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      58675335                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     58675335                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     58675335                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data    143277202                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total    143277202                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data    143281366                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    143281366                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 3669706530657                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 3669706530657                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 3670546216696                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 3670546216696                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.233078                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.233078                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.233084                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.233084                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 25612.633967                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 25612.633967                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 25617.750020                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 25617.750020                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements              143281368                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data         1412                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total         1412                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       996592                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       996592                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data         1415                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total         1415                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.002120                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.002120                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 332197.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 332197.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrHits::cpu.data            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrHits::total            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      4156640                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      4156640                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.001413                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.001413                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data      2078320                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total      2078320                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data         1415                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total         1415                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data         1415                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total         1415                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    367958348                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       367958348                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data    200425349                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total     200425349                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 12337428818996                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 12337428818996                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    568383697                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    568383697                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.352623                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.352623                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 61556.229691                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 61556.229691                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     58671844                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     58671844                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data    141753505                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total    141753505                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 3251309307023                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 3251309307023                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.249398                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.249398                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 22936.359189                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 22936.359189                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data          167                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           167                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data         4164                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         4164                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         4331                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         4331                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.961441                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.961441                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data         4164                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total         4164                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data    839686039                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total    839686039                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.961441                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.961441                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 201653.707733                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 201653.707733                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     44805631                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       44805631                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1527188                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1527188                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 419722277497                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 419722277497                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     46332819                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     46332819                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.032961                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.032961                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 274833.404595                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 274833.404595                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3491                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3491                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1523697                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1523697                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 418397223634                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 418397223634                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.032886                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.032886                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 274593.455020                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 274593.455020                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            569344161                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          143281880                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.973595                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          135                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          346                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1372728722                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1372728722                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                173849563                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            6754784912                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 270059545                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles             230703298                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 999237                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved            239672987                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  5596                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             3561902082                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 34482                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          4156380451                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        278433347                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts      1195197057                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       46938077                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.559159                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads     1352688347                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites    1652882799                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads      490906361                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites     206960714                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    5091905407                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites   2758344326                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs        1242135134                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads   1800258067                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           45                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches          244325331                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    7300782675                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 2009600                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1479                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         13614                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 127332852                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                105276                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         7430396555                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.481906                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.762547                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               6784158791     91.30%     91.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                102629920      1.38%     92.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 53012767      0.71%     93.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 31145295      0.42%     93.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 31786719      0.43%     94.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 54434380      0.73%     94.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 27458410      0.37%     95.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 51572372      0.69%     96.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                294197901      3.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           7430396555                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts            1964653563                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.264305                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          282027908                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.037941                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    128593972                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      127316405                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         127316405                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     127316405                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        127316405                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        16447                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           16447                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        16447                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          16447                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   3011710100                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   3011710100                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   3011710100                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   3011710100                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    127332852                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     127332852                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    127332852                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    127332852                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000129                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000129                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000129                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000129                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 183116.075880                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 183116.075880                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 183116.075880                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 183116.075880                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1231                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     246.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        15677                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             15677                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          766                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           766                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          766                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          766                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        15681                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        15681                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        15681                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        15681                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1904886699                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1904886699                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1904886699                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1904886699                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000123                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000123                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000123                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000123                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 121477.373828                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 121477.373828                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 121477.373828                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 121477.373828                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  15677                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    127316405                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       127316405                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        16447                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         16447                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   3011710100                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   3011710100                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    127332852                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    127332852                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000129                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000129                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 183116.075880                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 183116.075880                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          766                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          766                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        15681                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        15681                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1904886699                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1904886699                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000123                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000123                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 121477.373828                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 121477.373828                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           508.677097                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            141864380                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              16190                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            8762.469426                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   508.677097                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.993510                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.993510                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           96                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          253                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          140                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          254681386                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         254681386                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    999237                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                 4530210595                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                106174076                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             3549380548                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               228583                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                575884116                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                47266548                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  2771                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                  20741540                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 81326681                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           3326                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         784470                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       299241                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1083711                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               3533783405                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              3533393948                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                2553043695                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                3695127547                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.475348                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.690922                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     5326562                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6578551                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  270                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3326                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 932392                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  560                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache              107270223                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          569301473                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             79.395906                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev          1519.614304                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              244171631     42.89%     42.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19             52464038      9.22%     52.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29            120059093     21.09%     73.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39             68941735     12.11%     85.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49             42783952      7.52%     92.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59             13538579      2.38%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              2678839      0.47%     95.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               857026      0.15%     95.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                51468      0.01%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                44766      0.01%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               2818      0.00%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               7046      0.00%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 89      0.00%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 12      0.00%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 91      0.00%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 58      0.00%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 19      0.00%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1426      0.00%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1897      0.00%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              17240      0.00%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              17526      0.00%     95.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              21071      0.00%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              19764      0.00%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              25307      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              17451      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1724      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 32      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 61      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 48      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  4      0.00%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows         23576662      4.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value          2086750                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            569301473                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               574222607                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                46938177                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   2048464                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     37436                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               127334349                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      5044                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 999237                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                257512086                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              4895682111                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           7494                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 410746308                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles            1865449319                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             3557374974                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              22614452                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              429251490                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents              580846600                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              805904671                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          7245567076                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                 11681789814                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               4383404312                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 496409155                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            7154397535                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 91169726                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      49                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  49                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                1193920012                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                      10721104541                       # The number of ROB reads (Count)
system.cpu.rob.writes                      7104229346                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               1923959278                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 3509029603                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1636                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  14725                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data              138848069                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                 138862794                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 14725                       # number of overall hits (Count)
system.l2.overallHits::cpu.data             138848069                       # number of overall hits (Count)
system.l2.overallHits::total                138862794                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  956                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              4433298                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 4434254                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 956                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             4433298                       # number of overall misses (Count)
system.l2.overallMisses::total                4434254                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst      1792425174                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    2575557494409                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       2577349919583                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst     1792425174                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   2575557494409                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      2577349919583                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              15681                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data          143281367                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total             143297048                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             15681                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data         143281367                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total            143297048                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.060965                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.030941                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.030944                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.060965                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.030941                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.030944                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 1874921.730126                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 580957.448475                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    581236.419831                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 1874921.730126                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 580957.448475                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   581236.419831                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               904188                       # number of writebacks (Count)
system.l2.writebacks::total                    904188                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              956                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          4433298                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             4434254                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             956                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         4433298                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            4434254                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst   1786282660                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 2547116032774                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   2548902315434                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst   1786282660                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 2547116032774                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  2548902315434                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.060965                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.030941                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.030944                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.060965                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.030941                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.030944                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 1868496.506276                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 574542.030058                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 574820.999301                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 1868496.506276                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 574542.030058                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 574820.999301                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        4435244                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           11                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             11                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst           14725                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              14725                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           956                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              956                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst   1792425174                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   1792425174                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        15681                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          15681                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.060965                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.060965                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 1874921.730126                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 1874921.730126                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          956                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          956                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst   1786282660                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   1786282660                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.060965                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.060965                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 1868496.506276                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 1868496.506276                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             735658                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                735658                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           790362                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              790362                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 411948163847                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   411948163847                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        1526020                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1526020                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.517924                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.517924                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 521214.536943                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 521214.536943                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       790362                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          790362                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 406877885559                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 406877885559                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.517924                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.517924                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 514799.402753                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 514799.402753                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data      138112411                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total         138112411                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      3642936                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         3642936                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 2163609330562                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 2163609330562                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data    141755347                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total     141755347                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.025699                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.025699                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 593919.116493                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 593919.116493                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data      3642936                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      3642936                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 2140238147215                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 2140238147215                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.025699                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.025699                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 587503.636412                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 587503.636412                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks        15664                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            15664                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        15664                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        15664                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks    116161645                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total        116161645                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks    116161645                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total    116161645                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                        32768                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                    286680162                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    4468012                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      64.162800                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       7.303798                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         5.596335                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     32755.099868                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000223                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000171                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.999606                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   25                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  231                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  959                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 8699                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                22854                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                 2297186644                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                2297186644                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst            61248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data        283731136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total           283792384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst        61248                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total           61248                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks     57868032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total         57868032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst               957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data           4433299                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total              4434256                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks         904188                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              904188                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst               26325                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           121950239                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              121976564                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst           26325                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total              26325                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks         24872210                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              24872210                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks         24872210                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst              26325                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          121950239                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             146848774                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3643894                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        904188                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3530399                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             790362                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            790362                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3643891                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     13303096                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     13303096                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                13303096                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    341660416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    341660416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                341660416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4434253                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4434253    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4434253                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         38559352504                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        58500171507                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        8868840                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4434627                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp          141771030                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty    117065833                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        15677                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         30650779                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                1                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               1                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1526020                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1526020                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          15681                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq     141755347                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        47040                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    429844105                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total              429891145                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2006976                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port  16604352832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total             16606359808                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         4435244                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  57868032                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples         147732293                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000007                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.002635                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0               147731273    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1018      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       2      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total           147732293                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2541746751137                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy       162430954994                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          14736318                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy      134541204865                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests     286594094                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests    143297048                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          279                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             738                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          736                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
