\hypertarget{struct_p_i_t___mem_map}{}\section{P\+I\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_p_i_t___mem_map}\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_p_i_t___mem_map_a99390c5764693e07c37d40ead441a7a4}{M\+CR}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_p_i_t___mem_map_ae4fc0749ddebd75252cc2b7b1dab3b91}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}252\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_p_i_t___mem_map_ad664bbe0f8b53ee1e533727db4da3fb2}{LDVAL}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_p_i_t___mem_map_a7d3d1a5913a28cfb4ca0e120ebf37087}{CVAL}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_p_i_t___mem_map_a567cdea5c7d615341f95f1438020a7e1}{TCTRL}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_p_i_t___mem_map_add88e740d4ec7a83e66cf9ad79cd027a}{TFLG}\\
\} \hyperlink{struct_p_i_t___mem_map_aa7a105b8dca38d6f5e0e51d796012bca}{CHANNEL} \mbox{[}4\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_p_i_t___mem_map_ad664bbe0f8b53ee1e533727db4da3fb2}{LDVAL}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_p_i_t___mem_map_a7d3d1a5913a28cfb4ca0e120ebf37087}{CVAL}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_p_i_t___mem_map_a567cdea5c7d615341f95f1438020a7e1}{TCTRL}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_p_i_t___mem_map_add88e740d4ec7a83e66cf9ad79cd027a}{TFLG}\\
\} \hyperlink{struct_p_i_t___mem_map_a778c6f29ecaa2318d34e207de33609a5}{CHANNEL} \mbox{[}4\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_p_i_t___mem_map_ad664bbe0f8b53ee1e533727db4da3fb2}{LDVAL}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_p_i_t___mem_map_a7d3d1a5913a28cfb4ca0e120ebf37087}{CVAL}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_p_i_t___mem_map_a567cdea5c7d615341f95f1438020a7e1}{TCTRL}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_p_i_t___mem_map_add88e740d4ec7a83e66cf9ad79cd027a}{TFLG}\\
\} \hyperlink{struct_p_i_t___mem_map_a71809d1da7af7689c1171788e023b6ef}{CHANNEL} \mbox{[}4\mbox{]}\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+IT -\/ Peripheral register structure 

Definition at line 8690 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!C\+H\+A\+N\+N\+EL@{C\+H\+A\+N\+N\+EL}}
\index{C\+H\+A\+N\+N\+EL@{C\+H\+A\+N\+N\+EL}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+H\+A\+N\+N\+EL}{CHANNEL}}]{\setlength{\rightskip}{0pt plus 5cm}struct \{ ... \}   P\+I\+T\+\_\+\+Mem\+Map\+::\+C\+H\+A\+N\+N\+EL\mbox{[}4\mbox{]}}\hypertarget{struct_p_i_t___mem_map_aa7a105b8dca38d6f5e0e51d796012bca}{}\label{struct_p_i_t___mem_map_aa7a105b8dca38d6f5e0e51d796012bca}
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!C\+H\+A\+N\+N\+EL@{C\+H\+A\+N\+N\+EL}}
\index{C\+H\+A\+N\+N\+EL@{C\+H\+A\+N\+N\+EL}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+H\+A\+N\+N\+EL}{CHANNEL}}]{\setlength{\rightskip}{0pt plus 5cm}struct \{ ... \}   P\+I\+T\+\_\+\+Mem\+Map\+::\+C\+H\+A\+N\+N\+EL\mbox{[}4\mbox{]}}\hypertarget{struct_p_i_t___mem_map_a778c6f29ecaa2318d34e207de33609a5}{}\label{struct_p_i_t___mem_map_a778c6f29ecaa2318d34e207de33609a5}
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!C\+H\+A\+N\+N\+EL@{C\+H\+A\+N\+N\+EL}}
\index{C\+H\+A\+N\+N\+EL@{C\+H\+A\+N\+N\+EL}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+H\+A\+N\+N\+EL}{CHANNEL}}]{\setlength{\rightskip}{0pt plus 5cm}struct \{ ... \}   P\+I\+T\+\_\+\+Mem\+Map\+::\+C\+H\+A\+N\+N\+EL\mbox{[}4\mbox{]}}\hypertarget{struct_p_i_t___mem_map_a71809d1da7af7689c1171788e023b6ef}{}\label{struct_p_i_t___mem_map_a71809d1da7af7689c1171788e023b6ef}
\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!C\+V\+AL@{C\+V\+AL}}
\index{C\+V\+AL@{C\+V\+AL}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+V\+AL}{CVAL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} P\+I\+T\+\_\+\+Mem\+Map\+::\+C\+V\+AL}\hypertarget{struct_p_i_t___mem_map_a7d3d1a5913a28cfb4ca0e120ebf37087}{}\label{struct_p_i_t___mem_map_a7d3d1a5913a28cfb4ca0e120ebf37087}
Current Timer Value Register, array offset\+: 0x104, array step\+: 0x10 

Definition at line 8695 of file M\+K20\+D7.\+h.

\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!L\+D\+V\+AL@{L\+D\+V\+AL}}
\index{L\+D\+V\+AL@{L\+D\+V\+AL}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{L\+D\+V\+AL}{LDVAL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} P\+I\+T\+\_\+\+Mem\+Map\+::\+L\+D\+V\+AL}\hypertarget{struct_p_i_t___mem_map_ad664bbe0f8b53ee1e533727db4da3fb2}{}\label{struct_p_i_t___mem_map_ad664bbe0f8b53ee1e533727db4da3fb2}
Timer Load Value Register, array offset\+: 0x100, array step\+: 0x10 

Definition at line 8694 of file M\+K20\+D7.\+h.

\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{M\+CR}{MCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} P\+I\+T\+\_\+\+Mem\+Map\+::\+M\+CR}\hypertarget{struct_p_i_t___mem_map_a99390c5764693e07c37d40ead441a7a4}{}\label{struct_p_i_t___mem_map_a99390c5764693e07c37d40ead441a7a4}
P\+IT Module Control Register, offset\+: 0x0 

Definition at line 8691 of file M\+K20\+D7.\+h.

\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED_0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} P\+I\+T\+\_\+\+Mem\+Map\+::\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}\hypertarget{struct_p_i_t___mem_map_ae4fc0749ddebd75252cc2b7b1dab3b91}{}\label{struct_p_i_t___mem_map_ae4fc0749ddebd75252cc2b7b1dab3b91}


Definition at line 8692 of file M\+K20\+D7.\+h.

\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!T\+C\+T\+RL@{T\+C\+T\+RL}}
\index{T\+C\+T\+RL@{T\+C\+T\+RL}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{T\+C\+T\+RL}{TCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} P\+I\+T\+\_\+\+Mem\+Map\+::\+T\+C\+T\+RL}\hypertarget{struct_p_i_t___mem_map_a567cdea5c7d615341f95f1438020a7e1}{}\label{struct_p_i_t___mem_map_a567cdea5c7d615341f95f1438020a7e1}
Timer Control Register, array offset\+: 0x108, array step\+: 0x10 

Definition at line 8696 of file M\+K20\+D7.\+h.

\index{P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}!T\+F\+LG@{T\+F\+LG}}
\index{T\+F\+LG@{T\+F\+LG}!P\+I\+T\+\_\+\+Mem\+Map@{P\+I\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{T\+F\+LG}{TFLG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} P\+I\+T\+\_\+\+Mem\+Map\+::\+T\+F\+LG}\hypertarget{struct_p_i_t___mem_map_add88e740d4ec7a83e66cf9ad79cd027a}{}\label{struct_p_i_t___mem_map_add88e740d4ec7a83e66cf9ad79cd027a}
Timer Flag Register, array offset\+: 0x10C, array step\+: 0x10 

Definition at line 8697 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
