{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540567754001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540567754017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 12:29:13 2018 " "Processing started: Fri Oct 26 12:29:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540567754017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567754017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM16 -c RAM16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM16 -c RAM16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567754017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540567754776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540567754776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM16-RAM_BH " "Found design unit 1: RAM16-RAM_BH" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540567767533 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM16 " "Found entity 1: RAM16" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540567767533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM16 " "Elaborating entity \"RAM16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540567767752 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[0\] RAM16.vhd(33) " "Inferred latch for \"DATAOUT\[0\]\" at RAM16.vhd(33)" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767783 "|RAM16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[1\] RAM16.vhd(33) " "Inferred latch for \"DATAOUT\[1\]\" at RAM16.vhd(33)" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767783 "|RAM16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[2\] RAM16.vhd(33) " "Inferred latch for \"DATAOUT\[2\]\" at RAM16.vhd(33)" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767783 "|RAM16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[3\] RAM16.vhd(33) " "Inferred latch for \"DATAOUT\[3\]\" at RAM16.vhd(33)" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767783 "|RAM16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[4\] RAM16.vhd(33) " "Inferred latch for \"DATAOUT\[4\]\" at RAM16.vhd(33)" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767783 "|RAM16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[5\] RAM16.vhd(33) " "Inferred latch for \"DATAOUT\[5\]\" at RAM16.vhd(33)" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767783 "|RAM16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[6\] RAM16.vhd(33) " "Inferred latch for \"DATAOUT\[6\]\" at RAM16.vhd(33)" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767783 "|RAM16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[7\] RAM16.vhd(33) " "Inferred latch for \"DATAOUT\[7\]\" at RAM16.vhd(33)" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767783 "|RAM16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[8\] RAM16.vhd(33) " "Inferred latch for \"DATAOUT\[8\]\" at RAM16.vhd(33)" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767783 "|RAM16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[9\] RAM16.vhd(33) " "Inferred latch for \"DATAOUT\[9\]\" at RAM16.vhd(33)" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767783 "|RAM16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[10\] RAM16.vhd(33) " "Inferred latch for \"DATAOUT\[10\]\" at RAM16.vhd(33)" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767783 "|RAM16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[11\] RAM16.vhd(33) " "Inferred latch for \"DATAOUT\[11\]\" at RAM16.vhd(33)" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767783 "|RAM16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[12\] RAM16.vhd(33) " "Inferred latch for \"DATAOUT\[12\]\" at RAM16.vhd(33)" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767783 "|RAM16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[13\] RAM16.vhd(33) " "Inferred latch for \"DATAOUT\[13\]\" at RAM16.vhd(33)" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767783 "|RAM16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[14\] RAM16.vhd(33) " "Inferred latch for \"DATAOUT\[14\]\" at RAM16.vhd(33)" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767783 "|RAM16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAOUT\[15\] RAM16.vhd(33) " "Inferred latch for \"DATAOUT\[15\]\" at RAM16.vhd(33)" {  } { { "RAM16.vhd" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/RAM16.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567767783 "|RAM16"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540567768712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540567768712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540567768712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540567768712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540567768712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540567768712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540567768712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540567768712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540567768712 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1540567768712 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1540567768712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540567769836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:RAM_rtl_0 " "Instantiated megafunction \"altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540567769868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540567769868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540567769868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540567769868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540567769868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540567769868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540567769868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540567769868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540567769868 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540567769868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ka1 " "Found entity 1: altsyncram_4ka1" {  } { { "db/altsyncram_4ka1.tdf" "" { Text "C:/Users/Pichau/Documents/LaboratórioVHDL/RAM16/db/altsyncram_4ka1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540567770102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567770102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540567770770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540567771930 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540567771930 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540567773590 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540567773590 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540567773590 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1540567773590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540567773590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540567773622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 12:29:33 2018 " "Processing ended: Fri Oct 26 12:29:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540567773622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540567773622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540567773622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540567773622 ""}
