// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

//
// This file contains Slow Corner delays for the design using part EP4CE22F17C6,
// with speed grade 6, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "m68hc11")
  (DATE "03/30/2020 12:45:19")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Flag_Z\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1132:1132:1132) (1223:1223:1223))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Flag_N\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1358:1358:1358) (1429:1429:1429))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ACCB_D\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1798:1798:1798) (1840:1840:1840))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ACCB_D\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2326:2326:2326) (2384:2384:2384))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ACCB_D\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (908:908:908) (982:982:982))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ACCB_D\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1526:1526:1526) (1537:1537:1537))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ACCB_D\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1195:1195:1195) (1264:1264:1264))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ACCB_D\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2180:2180:2180) (2283:2283:2283))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ACCB_D\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1865:1865:1865) (1955:1955:1955))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ACCB_D\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1396:1396:1396) (1480:1480:1480))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Q\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2082:2082:2082) (2178:2178:2178))
        (IOPATH i o (3880:3880:3880) (3931:3931:3931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Q\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (488:488:488) (513:513:513))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Q\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (480:480:480) (503:503:503))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Q\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (489:489:489) (513:513:513))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Q\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (546:546:546) (575:575:575))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Q\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (363:363:363) (409:409:409))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Q\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (484:484:484) (507:507:507))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Q\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (353:353:353) (392:392:392))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Yupa\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2082:2082:2082) (2178:2178:2178))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Yupa\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (363:363:363) (409:409:409))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Yupa\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (473:473:473) (496:496:496))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Yupa\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (529:529:529) (561:561:561))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Yupa\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (482:482:482) (505:505:505))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Yupa\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (352:352:352) (394:394:394))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Yupa\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (487:487:487) (510:510:510))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Yupa\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (353:353:353) (392:392:392))
        (IOPATH i o (2514:2514:2514) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2185:2185:2185) (2226:2226:2226))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1547:1547:1547) (1588:1588:1588))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1409:1409:1409) (1428:1428:1428))
        (IOPATH i o (2514:2514:2514) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1610:1610:1610) (1660:1660:1660))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1645:1645:1645) (1710:1710:1710))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2096:2096:2096) (2220:2220:2220))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1884:1884:1884) (1900:1900:1900))
        (IOPATH i o (3880:3880:3880) (3931:3931:3931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1839:1839:1839) (1849:1849:1849))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1988:1988:1988) (2047:2047:2047))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1625:1625:1625) (1646:1646:1646))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1876:1876:1876) (1838:1838:1838))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1709:1709:1709) (1762:1762:1762))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1251:1251:1251) (1298:1298:1298))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2021:2021:2021) (2031:2031:2031))
        (IOPATH i o (2608:2608:2608) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1734:1734:1734) (1803:1803:1803))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2657:2657:2657) (2781:2781:2781))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2512:2512:2512) (2657:2657:2657))
        (IOPATH i o (3880:3880:3880) (3931:3931:3931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2480:2480:2480) (2526:2526:2526))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2029:2029:2029) (2142:2142:2142))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2282:2282:2282) (2395:2395:2395))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2167:2167:2167) (2324:2324:2324))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2623:2623:2623) (2792:2792:2792))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2449:2449:2449) (2543:2543:2543))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2494:2494:2494) (2616:2616:2616))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1378:1378:1378) (1545:1545:1545))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2099:2099:2099) (2252:2252:2252))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2196:2196:2196) (2254:2254:2254))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2524:2524:2524) (2623:2623:2623))
        (IOPATH i o (2593:2593:2593) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLK\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLK\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (154:154:154) (138:138:138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[0\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (223:223:223) (252:252:252))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\RESET\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (514:514:514) (679:679:679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\RESET\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (154:154:154) (138:138:138))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1545:1545:1545))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1550:1550:1550))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|B4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1545:1545:1545))
        (PORT asdata (524:524:524) (557:557:557))
        (PORT clrn (1567:1567:1567) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst3\|SELECTOR\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (377:377:377))
        (PORT datac (235:235:235) (312:312:312))
        (PORT datad (252:252:252) (327:327:327))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (392:392:392))
        (PORT datab (248:248:248) (290:290:290))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1545:1545:1545))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1550:1550:1550))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (328:328:328))
        (PORT datab (451:451:451) (518:518:518))
        (PORT datac (599:599:599) (655:655:655))
        (PORT datad (620:620:620) (671:671:671))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (596:596:596) (617:617:617))
        (PORT datad (615:615:615) (625:625:625))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (600:600:600))
        (PORT datab (581:581:581) (604:604:604))
        (PORT datac (595:595:595) (610:610:610))
        (PORT datad (174:174:174) (198:198:198))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (619:619:619))
        (PORT datab (579:579:579) (600:600:600))
        (PORT datac (203:203:203) (240:240:240))
        (PORT datad (571:571:571) (586:586:586))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (677:677:677))
        (PORT datab (580:580:580) (595:595:595))
        (PORT datac (194:194:194) (226:226:226))
        (PORT datad (314:314:314) (334:334:334))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|liga\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (345:345:345))
        (PORT datab (400:400:400) (437:437:437))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1545:1545:1545))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1550:1550:1550))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (281:281:281))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1545:1545:1545))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1550:1550:1550))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[3\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (687:687:687))
        (PORT datab (242:242:242) (322:322:322))
        (PORT datac (352:352:352) (379:379:379))
        (PORT datad (591:591:591) (600:600:600))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (584:584:584))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (606:606:606) (617:617:617))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1545:1545:1545))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1550:1550:1550))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (603:603:603))
        (PORT datab (579:579:579) (601:601:601))
        (PORT datac (600:600:600) (605:605:605))
        (PORT datad (573:573:573) (576:576:576))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (614:614:614) (629:629:629))
        (PORT datac (202:202:202) (239:239:239))
        (PORT datad (931:931:931) (944:944:944))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (642:642:642) (662:662:662))
        (PORT datac (390:390:390) (419:419:419))
        (PORT datad (181:181:181) (210:210:210))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|nCRI\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\inst7\|inst2\|nCRI\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1476:1476:1476) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (648:648:648))
        (PORT datab (241:241:241) (281:281:281))
        (PORT datac (598:598:598) (619:619:619))
        (PORT datad (618:618:618) (629:629:629))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (645:645:645))
        (PORT datab (628:628:628) (650:650:650))
        (PORT datac (544:544:544) (566:566:566))
        (PORT datad (614:614:614) (624:624:624))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (618:618:618))
        (PORT datab (578:578:578) (599:599:599))
        (PORT datac (598:598:598) (612:612:612))
        (PORT datad (173:173:173) (197:197:197))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datac (174:174:174) (207:207:207))
        (PORT datad (338:338:338) (358:358:358))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|nCBD\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\inst7\|inst2\|nCBD\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1447:1447:1447) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (280:280:280))
        (PORT datad (211:211:211) (243:243:243))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (413:413:413))
        (PORT datab (221:221:221) (259:259:259))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (201:201:201) (230:230:230))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (602:602:602))
        (PORT datab (642:642:642) (664:664:664))
        (PORT datac (389:389:389) (419:419:419))
        (PORT datad (182:182:182) (211:211:211))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|PC\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (363:363:363))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (PORT ena (1644:1644:1644) (1712:1712:1712))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (515:515:515))
        (PORT datab (806:806:806) (920:920:920))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (PORT ena (1644:1644:1644) (1712:1712:1712))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[2\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (471:471:471))
        (PORT datab (805:805:805) (921:921:921))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (PORT ena (1644:1644:1644) (1712:1712:1712))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (351:351:351))
        (PORT datab (804:804:804) (922:922:922))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (PORT ena (1644:1644:1644) (1712:1712:1712))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (481:481:481))
        (PORT datab (804:804:804) (923:923:923))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (PORT ena (1644:1644:1644) (1712:1712:1712))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[5\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (353:353:353))
        (PORT datab (805:805:805) (925:925:925))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (PORT ena (1644:1644:1644) (1712:1712:1712))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[6\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (353:353:353))
        (PORT datab (806:806:806) (924:924:924))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (PORT ena (1644:1644:1644) (1712:1712:1712))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1116:1116:1116))
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (PORT ena (1644:1644:1644) (1712:1712:1712))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[8\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (672:672:672))
        (PORT datab (810:810:810) (924:924:924))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (PORT ena (1644:1644:1644) (1712:1712:1712))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[9\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1116:1116:1116))
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (PORT ena (1644:1644:1644) (1712:1712:1712))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[10\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1117:1117:1117))
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (PORT ena (1644:1644:1644) (1712:1712:1712))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[11\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1115:1115:1115))
        (PORT datab (414:414:414) (494:494:494))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (PORT ena (1644:1644:1644) (1712:1712:1712))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[12\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1114:1114:1114))
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (PORT ena (1644:1644:1644) (1712:1712:1712))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[13\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1114:1114:1114))
        (PORT datab (424:424:424) (504:504:504))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (PORT ena (1644:1644:1644) (1712:1712:1712))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[14\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1115:1115:1115))
        (PORT datab (283:283:283) (365:365:365))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (PORT ena (1644:1644:1644) (1712:1712:1712))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|address_reg_b\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (466:466:466) (534:534:534))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1551:1551:1551))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[15\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (374:374:374))
        (PORT datab (812:812:812) (928:928:928))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (PORT ena (1644:1644:1644) (1712:1712:1712))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1551:1551:1551))
        (PORT asdata (823:823:823) (903:903:903))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1551:1551:1551))
        (PORT asdata (934:934:934) (994:994:994))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1293:1293:1293))
        (PORT datad (900:900:900) (972:972:972))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode739w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (489:489:489) (566:566:566))
        (PORT datac (484:484:484) (567:567:567))
        (PORT datad (464:464:464) (533:533:533))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1532:1532:1532) (1664:1664:1664))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1562:1562:1562))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1576:1576:1576) (1560:1560:1560))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1546:1546:1546) (1696:1696:1696))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1562:1562:1562))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1575:1575:1575) (1559:1559:1559))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1827:1827:1827) (1963:1963:1963))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1575:1575:1575) (1559:1559:1559))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (987:987:987) (1086:1086:1086))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1550:1550:1550))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1565:1565:1565) (1547:1547:1547))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1586:1586:1586) (1746:1746:1746))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1550:1550:1550))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1565:1565:1565) (1548:1548:1548))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1311:1311:1311) (1408:1408:1408))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1563:1563:1563))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1577:1577:1577) (1560:1560:1560))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1768:1768:1768) (1877:1877:1877))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1549:1549:1549))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1564:1564:1564) (1547:1547:1547))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (675:675:675) (737:737:737))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1551:1551:1551))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1566:1566:1566) (1685:1685:1685))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1550:1550:1550))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1565:1565:1565) (1548:1548:1548))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1750:1750:1750) (1851:1851:1851))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1562:1562:1562))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1576:1576:1576) (1560:1560:1560))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1260:1260:1260) (1373:1373:1373))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1558:1558:1558) (1541:1541:1541))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2049:2049:2049) (2218:2218:2218))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1563:1563:1563))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1578:1578:1578) (1561:1561:1561))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1177:1177:1177) (1298:1298:1298))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1558:1558:1558) (1541:1541:1541))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1386:1386:1386))
        (PORT clk (1882:1882:1882) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1131:1131:1131))
        (PORT d[1] (753:753:753) (824:824:824))
        (PORT d[2] (1079:1079:1079) (1193:1193:1193))
        (PORT d[3] (1344:1344:1344) (1483:1483:1483))
        (PORT d[4] (2865:2865:2865) (3095:3095:3095))
        (PORT d[5] (1350:1350:1350) (1437:1437:1437))
        (PORT d[6] (1973:1973:1973) (2173:2173:2173))
        (PORT d[7] (1901:1901:1901) (2080:2080:2080))
        (PORT d[8] (2727:2727:2727) (2951:2951:2951))
        (PORT d[9] (1300:1300:1300) (1376:1376:1376))
        (PORT d[10] (2070:2070:2070) (2188:2188:2188))
        (PORT d[11] (1430:1430:1430) (1478:1478:1478))
        (PORT d[12] (1685:1685:1685) (1811:1811:1811))
        (PORT clk (1879:1879:1879) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1910:1910:1910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1911:1911:1911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2169:2169:2169))
        (PORT d[1] (1887:1887:1887) (2039:2039:2039))
        (PORT d[2] (2181:2181:2181) (2330:2330:2330))
        (PORT d[3] (1964:1964:1964) (2120:2120:2120))
        (PORT d[4] (1930:1930:1930) (2080:2080:2080))
        (PORT d[5] (1951:1951:1951) (2055:2055:2055))
        (PORT d[6] (1923:1923:1923) (2046:2046:2046))
        (PORT d[7] (2303:2303:2303) (2515:2515:2515))
        (PORT d[8] (1994:1994:1994) (2146:2146:2146))
        (PORT d[9] (1928:1928:1928) (2102:2102:2102))
        (PORT d[10] (1976:1976:1976) (2155:2155:2155))
        (PORT d[11] (2124:2124:2124) (2257:2257:2257))
        (PORT d[12] (2119:2119:2119) (2241:2241:2241))
        (PORT clk (1848:1848:1848) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1832:1832:1832))
        (PORT d[0] (1447:1447:1447) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode717w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (488:488:488))
        (PORT datac (420:420:420) (489:489:489))
        (PORT datad (421:421:421) (480:480:480))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1502:1502:1502))
        (PORT clk (1880:1880:1880) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1104:1104:1104))
        (PORT d[1] (1011:1011:1011) (1079:1079:1079))
        (PORT d[2] (817:817:817) (924:924:924))
        (PORT d[3] (1362:1362:1362) (1500:1500:1500))
        (PORT d[4] (2570:2570:2570) (2798:2798:2798))
        (PORT d[5] (1056:1056:1056) (1147:1147:1147))
        (PORT d[6] (1701:1701:1701) (1867:1867:1867))
        (PORT d[7] (1844:1844:1844) (2012:2012:2012))
        (PORT d[8] (2877:2877:2877) (3095:3095:3095))
        (PORT d[9] (1046:1046:1046) (1131:1131:1131))
        (PORT d[10] (2081:2081:2081) (2198:2198:2198))
        (PORT d[11] (1503:1503:1503) (1617:1617:1617))
        (PORT d[12] (1687:1687:1687) (1821:1821:1821))
        (PORT clk (1877:1877:1877) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1909:1909:1909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1910:1910:1910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2182:2182:2182))
        (PORT d[1] (1902:1902:1902) (2078:2078:2078))
        (PORT d[2] (2147:2147:2147) (2273:2273:2273))
        (PORT d[3] (1934:1934:1934) (2072:2072:2072))
        (PORT d[4] (1915:1915:1915) (2030:2030:2030))
        (PORT d[5] (1960:1960:1960) (2072:2072:2072))
        (PORT d[6] (1914:1914:1914) (2062:2062:2062))
        (PORT d[7] (2271:2271:2271) (2475:2475:2475))
        (PORT d[8] (1965:1965:1965) (2095:2095:2095))
        (PORT d[9] (1950:1950:1950) (2126:2126:2126))
        (PORT d[10] (2007:2007:2007) (2196:2196:2196))
        (PORT d[11] (1926:1926:1926) (2098:2098:2098))
        (PORT d[12] (1971:1971:1971) (2138:2138:2138))
        (PORT clk (1847:1847:1847) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1830:1830:1830))
        (PORT d[0] (1136:1136:1136) (1151:1151:1151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[1\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (941:941:941))
        (PORT datab (230:230:230) (272:272:272))
        (PORT datac (1494:1494:1494) (1561:1561:1561))
        (PORT datad (1477:1477:1477) (1539:1539:1539))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode706w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (491:491:491) (570:570:570))
        (PORT datac (482:482:482) (563:563:563))
        (PORT datad (446:446:446) (522:522:522))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1526:1526:1526))
        (PORT clk (1875:1875:1875) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1048:1048:1048) (1140:1140:1140))
        (PORT d[1] (1032:1032:1032) (1108:1108:1108))
        (PORT d[2] (800:800:800) (881:881:881))
        (PORT d[3] (1057:1057:1057) (1180:1180:1180))
        (PORT d[4] (2581:2581:2581) (2799:2799:2799))
        (PORT d[5] (1302:1302:1302) (1386:1386:1386))
        (PORT d[6] (1707:1707:1707) (1870:1870:1870))
        (PORT d[7] (1625:1625:1625) (1784:1784:1784))
        (PORT d[8] (2749:2749:2749) (2978:2978:2978))
        (PORT d[9] (1343:1343:1343) (1419:1419:1419))
        (PORT d[10] (1847:1847:1847) (1984:1984:1984))
        (PORT d[11] (1763:1763:1763) (1860:1860:1860))
        (PORT d[12] (1648:1648:1648) (1770:1770:1770))
        (PORT clk (1872:1872:1872) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1905:1905:1905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1906:1906:1906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1835:1835:1835))
        (PORT d[1] (1603:1603:1603) (1751:1751:1751))
        (PORT d[2] (2171:2171:2171) (2304:2304:2304))
        (PORT d[3] (1671:1671:1671) (1789:1789:1789))
        (PORT d[4] (1699:1699:1699) (1826:1826:1826))
        (PORT d[5] (1387:1387:1387) (1502:1502:1502))
        (PORT d[6] (1957:1957:1957) (2107:2107:2107))
        (PORT d[7] (1610:1610:1610) (1741:1741:1741))
        (PORT d[8] (1681:1681:1681) (1813:1813:1813))
        (PORT d[9] (1662:1662:1662) (1813:1813:1813))
        (PORT d[10] (1948:1948:1948) (2096:2096:2096))
        (PORT d[11] (1657:1657:1657) (1812:1812:1812))
        (PORT d[12] (1667:1667:1667) (1827:1827:1827))
        (PORT clk (1843:1843:1843) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1825:1825:1825))
        (PORT d[0] (1340:1340:1340) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode684w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (491:491:491) (569:569:569))
        (PORT datac (480:480:480) (562:562:562))
        (PORT datad (447:447:447) (522:522:522))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (941:941:941) (972:972:972))
        (PORT clk (1863:1863:1863) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (2023:2023:2023))
        (PORT d[1] (2004:2004:2004) (2224:2224:2224))
        (PORT d[2] (2083:2083:2083) (2280:2280:2280))
        (PORT d[3] (1464:1464:1464) (1546:1546:1546))
        (PORT d[4] (2514:2514:2514) (2727:2727:2727))
        (PORT d[5] (2288:2288:2288) (2414:2414:2414))
        (PORT d[6] (2353:2353:2353) (2497:2497:2497))
        (PORT d[7] (1214:1214:1214) (1326:1326:1326))
        (PORT d[8] (2083:2083:2083) (2240:2240:2240))
        (PORT d[9] (1478:1478:1478) (1596:1596:1596))
        (PORT d[10] (1846:1846:1846) (2004:2004:2004))
        (PORT d[11] (2071:2071:2071) (2227:2227:2227))
        (PORT d[12] (1911:1911:1911) (2045:2045:2045))
        (PORT clk (1860:1860:1860) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1683:1683:1683))
        (PORT d[1] (1721:1721:1721) (1899:1899:1899))
        (PORT d[2] (1804:1804:1804) (1897:1897:1897))
        (PORT d[3] (1300:1300:1300) (1427:1427:1427))
        (PORT d[4] (1874:1874:1874) (1997:1997:1997))
        (PORT d[5] (1297:1297:1297) (1411:1411:1411))
        (PORT d[6] (1627:1627:1627) (1737:1737:1737))
        (PORT d[7] (1536:1536:1536) (1622:1622:1622))
        (PORT d[8] (1486:1486:1486) (1592:1592:1592))
        (PORT d[9] (1230:1230:1230) (1339:1339:1339))
        (PORT d[10] (1338:1338:1338) (1433:1433:1433))
        (PORT d[11] (1561:1561:1561) (1651:1651:1651))
        (PORT d[12] (1554:1554:1554) (1671:1671:1671))
        (PORT clk (1831:1831:1831) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1813:1813:1813))
        (PORT d[0] (1084:1084:1084) (1060:1060:1060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[1\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (938:938:938))
        (PORT datac (1169:1169:1169) (1230:1230:1230))
        (PORT datad (831:831:831) (832:832:832))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode666w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (574:574:574))
        (PORT datac (486:486:486) (568:568:568))
        (PORT datad (451:451:451) (526:526:526))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (911:911:911) (923:923:923))
        (PORT clk (1872:1872:1872) (1902:1902:1902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (2104:2104:2104))
        (PORT d[1] (1686:1686:1686) (1836:1836:1836))
        (PORT d[2] (1753:1753:1753) (1894:1894:1894))
        (PORT d[3] (811:811:811) (914:914:914))
        (PORT d[4] (2260:2260:2260) (2402:2402:2402))
        (PORT d[5] (1864:1864:1864) (2021:2021:2021))
        (PORT d[6] (2068:2068:2068) (2199:2199:2199))
        (PORT d[7] (1023:1023:1023) (1130:1130:1130))
        (PORT d[8] (2012:2012:2012) (2179:2179:2179))
        (PORT d[9] (1626:1626:1626) (1754:1754:1754))
        (PORT d[10] (1769:1769:1769) (1919:1919:1919))
        (PORT d[11] (1979:1979:1979) (2151:2151:2151))
        (PORT d[12] (1370:1370:1370) (1490:1490:1490))
        (PORT clk (1869:1869:1869) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1142:1142:1142))
        (PORT d[1] (1071:1071:1071) (1157:1157:1157))
        (PORT d[2] (1289:1289:1289) (1396:1396:1396))
        (PORT d[3] (1052:1052:1052) (1139:1139:1139))
        (PORT d[4] (1078:1078:1078) (1155:1155:1155))
        (PORT d[5] (1590:1590:1590) (1695:1695:1695))
        (PORT d[6] (1255:1255:1255) (1342:1342:1342))
        (PORT d[7] (1088:1088:1088) (1194:1194:1194))
        (PORT d[8] (1064:1064:1064) (1168:1168:1168))
        (PORT d[9] (1069:1069:1069) (1176:1176:1176))
        (PORT d[10] (1593:1593:1593) (1672:1672:1672))
        (PORT d[11] (1248:1248:1248) (1347:1347:1347))
        (PORT d[12] (1044:1044:1044) (1149:1149:1149))
        (PORT clk (1840:1840:1840) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (PORT d[0] (864:864:864) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode695w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (483:483:483) (565:565:565))
        (PORT datac (478:478:478) (566:566:566))
        (PORT datad (459:459:459) (532:532:532))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1600:1600:1600))
        (PORT clk (1873:1873:1873) (1902:1902:1902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1328:1328:1328))
        (PORT d[1] (1558:1558:1558) (1687:1687:1687))
        (PORT d[2] (1440:1440:1440) (1582:1582:1582))
        (PORT d[3] (2076:2076:2076) (2158:2158:2158))
        (PORT d[4] (2933:2933:2933) (3207:3207:3207))
        (PORT d[5] (1622:1622:1622) (1765:1765:1765))
        (PORT d[6] (2915:2915:2915) (3082:3082:3082))
        (PORT d[7] (1993:1993:1993) (2151:2151:2151))
        (PORT d[8] (2972:2972:2972) (3193:3193:3193))
        (PORT d[9] (1435:1435:1435) (1481:1481:1481))
        (PORT d[10] (2008:2008:2008) (2225:2225:2225))
        (PORT d[11] (1489:1489:1489) (1605:1605:1605))
        (PORT d[12] (1807:1807:1807) (1940:1940:1940))
        (PORT clk (1870:1870:1870) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1903:1903:1903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2547:2547:2547))
        (PORT d[1] (2059:2059:2059) (2248:2248:2248))
        (PORT d[2] (2370:2370:2370) (2494:2494:2494))
        (PORT d[3] (2326:2326:2326) (2526:2526:2526))
        (PORT d[4] (2417:2417:2417) (2573:2573:2573))
        (PORT d[5] (2176:2176:2176) (2359:2359:2359))
        (PORT d[6] (2059:2059:2059) (2264:2264:2264))
        (PORT d[7] (2119:2119:2119) (2297:2297:2297))
        (PORT d[8] (1900:1900:1900) (2050:2050:2050))
        (PORT d[9] (2166:2166:2166) (2339:2339:2339))
        (PORT d[10] (2222:2222:2222) (2357:2357:2357))
        (PORT d[11] (2156:2156:2156) (2322:2322:2322))
        (PORT d[12] (2082:2082:2082) (2216:2216:2216))
        (PORT clk (1840:1840:1840) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1823:1823:1823))
        (PORT d[0] (1414:1414:1414) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[1\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (943:943:943))
        (PORT datab (914:914:914) (936:936:936))
        (PORT datad (1458:1458:1458) (1479:1479:1479))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[1\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1013:1013:1013))
        (PORT datab (1216:1216:1216) (1299:1299:1299))
        (PORT datac (174:174:174) (207:207:207))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst6\|mem\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1885:1885:1885))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (716:716:716) (807:807:807))
        (PORT datad (257:257:257) (326:326:326))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (600:600:600) (664:664:664))
        (PORT datad (1170:1170:1170) (1216:1216:1216))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode728w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (578:578:578))
        (PORT datac (484:484:484) (571:571:571))
        (PORT datad (449:449:449) (530:530:530))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1283:1283:1283))
        (PORT clk (1859:1859:1859) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (1951:1951:1951))
        (PORT d[1] (1670:1670:1670) (1855:1855:1855))
        (PORT d[2] (1755:1755:1755) (1937:1937:1937))
        (PORT d[3] (1489:1489:1489) (1565:1565:1565))
        (PORT d[4] (3012:3012:3012) (3304:3304:3304))
        (PORT d[5] (2004:2004:2004) (2157:2157:2157))
        (PORT d[6] (2660:2660:2660) (2855:2855:2855))
        (PORT d[7] (1494:1494:1494) (1624:1624:1624))
        (PORT d[8] (2382:2382:2382) (2561:2561:2561))
        (PORT d[9] (1796:1796:1796) (1908:1908:1908))
        (PORT d[10] (1847:1847:1847) (2029:2029:2029))
        (PORT d[11] (2035:2035:2035) (2179:2179:2179))
        (PORT d[12] (1862:1862:1862) (1994:1994:1994))
        (PORT clk (1856:1856:1856) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1890:1890:1890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1891:1891:1891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (1942:1942:1942))
        (PORT d[1] (1707:1707:1707) (1888:1888:1888))
        (PORT d[2] (2093:2093:2093) (2188:2188:2188))
        (PORT d[3] (1769:1769:1769) (1928:1928:1928))
        (PORT d[4] (1784:1784:1784) (1887:1887:1887))
        (PORT d[5] (1608:1608:1608) (1723:1723:1723))
        (PORT d[6] (1981:1981:1981) (2156:2156:2156))
        (PORT d[7] (1800:1800:1800) (1898:1898:1898))
        (PORT d[8] (1766:1766:1766) (1884:1884:1884))
        (PORT d[9] (1874:1874:1874) (2034:2034:2034))
        (PORT d[10] (1621:1621:1621) (1731:1731:1731))
        (PORT d[11] (1837:1837:1837) (1934:1934:1934))
        (PORT d[12] (1544:1544:1544) (1678:1678:1678))
        (PORT clk (1828:1828:1828) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1809:1809:1809))
        (PORT d[0] (1399:1399:1399) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1810:1810:1810))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1810:1810:1810))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1810:1810:1810))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode750w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (488:488:488) (573:573:573))
        (PORT datac (478:478:478) (565:565:565))
        (PORT datad (445:445:445) (525:525:525))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (1857:1857:1857))
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1378:1378:1378))
        (PORT d[1] (1280:1280:1280) (1415:1415:1415))
        (PORT d[2] (1416:1416:1416) (1575:1575:1575))
        (PORT d[3] (1774:1774:1774) (1862:1862:1862))
        (PORT d[4] (2997:2997:2997) (3286:3286:3286))
        (PORT d[5] (1735:1735:1735) (1841:1841:1841))
        (PORT d[6] (2896:2896:2896) (3069:3069:3069))
        (PORT d[7] (2130:2130:2130) (2288:2288:2288))
        (PORT d[8] (2923:2923:2923) (3138:3138:3138))
        (PORT d[9] (1419:1419:1419) (1472:1472:1472))
        (PORT d[10] (1849:1849:1849) (2031:2031:2031))
        (PORT d[11] (1272:1272:1272) (1382:1382:1382))
        (PORT d[12] (1853:1853:1853) (1975:1975:1975))
        (PORT clk (1868:1868:1868) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2608:2608:2608))
        (PORT d[1] (2041:2041:2041) (2243:2243:2243))
        (PORT d[2] (2121:2121:2121) (2276:2276:2276))
        (PORT d[3] (2325:2325:2325) (2526:2526:2526))
        (PORT d[4] (2399:2399:2399) (2561:2561:2561))
        (PORT d[5] (2185:2185:2185) (2356:2356:2356))
        (PORT d[6] (2028:2028:2028) (2204:2204:2204))
        (PORT d[7] (2117:2117:2117) (2278:2278:2278))
        (PORT d[8] (1914:1914:1914) (2064:2064:2064))
        (PORT d[9] (2166:2166:2166) (2336:2336:2336))
        (PORT d[10] (2114:2114:2114) (2294:2294:2294))
        (PORT d[11] (2125:2125:2125) (2256:2256:2256))
        (PORT d[12] (2147:2147:2147) (2297:2297:2297))
        (PORT clk (1839:1839:1839) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1821:1821:1821))
        (PORT d[0] (1425:1425:1425) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[1\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (943:943:943))
        (PORT datab (1672:1672:1672) (1699:1699:1699))
        (PORT datac (1064:1064:1064) (1064:1064:1064))
        (PORT datad (1602:1602:1602) (1597:1597:1597))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[1\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (245:245:245))
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (394:394:394) (422:422:422))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|valor_interno\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (224:224:224) (253:253:253))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst8\|valor_interno\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1551:1551:1551))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[5\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (318:318:318))
        (PORT datab (378:378:378) (445:445:445))
        (PORT datac (359:359:359) (427:427:427))
        (PORT datad (219:219:219) (254:254:254))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (440:440:440))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1920:1920:1920))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1550:1550:1550))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1600:1600:1600))
        (PORT clk (1866:1866:1866) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1362:1362:1362))
        (PORT d[1] (1285:1285:1285) (1391:1391:1391))
        (PORT d[2] (1497:1497:1497) (1664:1664:1664))
        (PORT d[3] (1796:1796:1796) (1887:1887:1887))
        (PORT d[4] (2986:2986:2986) (3259:3259:3259))
        (PORT d[5] (1703:1703:1703) (1805:1805:1805))
        (PORT d[6] (2912:2912:2912) (3125:3125:3125))
        (PORT d[7] (1835:1835:1835) (2000:2000:2000))
        (PORT d[8] (2682:2682:2682) (2883:2883:2883))
        (PORT d[9] (1453:1453:1453) (1557:1557:1557))
        (PORT d[10] (1845:1845:1845) (2024:2024:2024))
        (PORT d[11] (1832:1832:1832) (1994:1994:1994))
        (PORT d[12] (1894:1894:1894) (2015:2015:2015))
        (PORT clk (1863:1863:1863) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1897:1897:1897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2327:2327:2327))
        (PORT d[1] (2067:2067:2067) (2267:2267:2267))
        (PORT d[2] (2419:2419:2419) (2588:2588:2588))
        (PORT d[3] (1909:1909:1909) (2059:2059:2059))
        (PORT d[4] (2177:2177:2177) (2284:2284:2284))
        (PORT d[5] (1904:1904:1904) (2045:2045:2045))
        (PORT d[6] (2009:2009:2009) (2204:2204:2204))
        (PORT d[7] (1871:1871:1871) (2031:2031:2031))
        (PORT d[8] (1884:1884:1884) (2038:2038:2038))
        (PORT d[9] (1863:1863:1863) (2012:2012:2012))
        (PORT d[10] (1962:1962:1962) (2102:2102:2102))
        (PORT d[11] (2139:2139:2139) (2259:2259:2259))
        (PORT d[12] (2145:2145:2145) (2297:2297:2297))
        (PORT clk (1835:1835:1835) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1816:1816:1816))
        (PORT d[0] (1421:1421:1421) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1817:1817:1817))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1817:1817:1817))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1817:1817:1817))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1547:1547:1547))
        (PORT clk (1860:1860:1860) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1682:1682:1682))
        (PORT d[1] (1626:1626:1626) (1747:1747:1747))
        (PORT d[2] (1747:1747:1747) (1914:1914:1914))
        (PORT d[3] (1481:1481:1481) (1547:1547:1547))
        (PORT d[4] (2998:2998:2998) (3273:3273:3273))
        (PORT d[5] (1770:1770:1770) (1886:1886:1886))
        (PORT d[6] (2030:2030:2030) (2234:2234:2234))
        (PORT d[7] (1798:1798:1798) (1950:1950:1950))
        (PORT d[8] (2650:2650:2650) (2848:2848:2848))
        (PORT d[9] (1704:1704:1704) (1792:1792:1792))
        (PORT d[10] (1694:1694:1694) (1869:1869:1869))
        (PORT d[11] (1528:1528:1528) (1662:1662:1662))
        (PORT d[12] (1873:1873:1873) (1994:1994:1994))
        (PORT clk (1857:1857:1857) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1891:1891:1891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2294:2294:2294))
        (PORT d[1] (2000:2000:2000) (2186:2186:2186))
        (PORT d[2] (2389:2389:2389) (2498:2498:2498))
        (PORT d[3] (2040:2040:2040) (2221:2221:2221))
        (PORT d[4] (2149:2149:2149) (2271:2271:2271))
        (PORT d[5] (1894:1894:1894) (2055:2055:2055))
        (PORT d[6] (1985:1985:1985) (2117:2117:2117))
        (PORT d[7] (1780:1780:1780) (1935:1935:1935))
        (PORT d[8] (2099:2099:2099) (2247:2247:2247))
        (PORT d[9] (1772:1772:1772) (1900:1900:1900))
        (PORT d[10] (1952:1952:1952) (2077:2077:2077))
        (PORT d[11] (1806:1806:1806) (1953:1953:1953))
        (PORT d[12] (1865:1865:1865) (1997:1997:1997))
        (PORT clk (1829:1829:1829) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1810:1810:1810))
        (PORT d[0] (1416:1416:1416) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[2\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (938:938:938))
        (PORT datab (1669:1669:1669) (1695:1695:1695))
        (PORT datac (1403:1403:1403) (1411:1411:1411))
        (PORT datad (1340:1340:1340) (1346:1346:1346))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1619:1619:1619))
        (PORT clk (1874:1874:1874) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1655:1655:1655))
        (PORT d[1] (1218:1218:1218) (1304:1304:1304))
        (PORT d[2] (1449:1449:1449) (1612:1612:1612))
        (PORT d[3] (2050:2050:2050) (2152:2152:2152))
        (PORT d[4] (3430:3430:3430) (3690:3690:3690))
        (PORT d[5] (1516:1516:1516) (1602:1602:1602))
        (PORT d[6] (2904:2904:2904) (3078:3078:3078))
        (PORT d[7] (2416:2416:2416) (2569:2569:2569))
        (PORT d[8] (1867:1867:1867) (2006:2006:2006))
        (PORT d[9] (1433:1433:1433) (1508:1508:1508))
        (PORT d[10] (2017:2017:2017) (2162:2162:2162))
        (PORT d[11] (1500:1500:1500) (1633:1633:1633))
        (PORT d[12] (1776:1776:1776) (1889:1889:1889))
        (PORT clk (1871:1871:1871) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1905:1905:1905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2611:2611:2611))
        (PORT d[1] (2315:2315:2315) (2504:2504:2504))
        (PORT d[2] (2366:2366:2366) (2498:2498:2498))
        (PORT d[3] (1941:1941:1941) (2101:2101:2101))
        (PORT d[4] (2420:2420:2420) (2595:2595:2595))
        (PORT d[5] (2182:2182:2182) (2369:2369:2369))
        (PORT d[6] (2071:2071:2071) (2256:2256:2256))
        (PORT d[7] (2128:2128:2128) (2306:2306:2306))
        (PORT d[8] (2382:2382:2382) (2525:2525:2525))
        (PORT d[9] (2391:2391:2391) (2551:2551:2551))
        (PORT d[10] (2382:2382:2382) (2583:2583:2583))
        (PORT d[11] (2136:2136:2136) (2320:2320:2320))
        (PORT d[12] (1830:1830:1830) (1977:1977:1977))
        (PORT clk (1842:1842:1842) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1824:1824:1824))
        (PORT d[0] (1445:1445:1445) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1257:1257:1257))
        (PORT clk (1882:1882:1882) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (987:987:987) (1048:1048:1048))
        (PORT d[1] (977:977:977) (1052:1052:1052))
        (PORT d[2] (1326:1326:1326) (1427:1427:1427))
        (PORT d[3] (1372:1372:1372) (1517:1517:1517))
        (PORT d[4] (2859:2859:2859) (3104:3104:3104))
        (PORT d[5] (1028:1028:1028) (1092:1092:1092))
        (PORT d[6] (1715:1715:1715) (1894:1894:1894))
        (PORT d[7] (2153:2153:2153) (2349:2349:2349))
        (PORT d[8] (1893:1893:1893) (2029:2029:2029))
        (PORT d[9] (1008:1008:1008) (1071:1071:1071))
        (PORT d[10] (2067:2067:2067) (2175:2175:2175))
        (PORT d[11] (1199:1199:1199) (1242:1242:1242))
        (PORT d[12] (1616:1616:1616) (1753:1753:1753))
        (PORT clk (1879:1879:1879) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1912:1912:1912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1913:1913:1913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2450:2450:2450))
        (PORT d[1] (2118:2118:2118) (2255:2255:2255))
        (PORT d[2] (2167:2167:2167) (2289:2289:2289))
        (PORT d[3] (1969:1969:1969) (2127:2127:2127))
        (PORT d[4] (1940:1940:1940) (2072:2072:2072))
        (PORT d[5] (1681:1681:1681) (1810:1810:1810))
        (PORT d[6] (1874:1874:1874) (1992:1992:1992))
        (PORT d[7] (2281:2281:2281) (2481:2481:2481))
        (PORT d[8] (2249:2249:2249) (2397:2397:2397))
        (PORT d[9] (2262:2262:2262) (2448:2448:2448))
        (PORT d[10] (1749:1749:1749) (1907:1907:1907))
        (PORT d[11] (2380:2380:2380) (2519:2519:2519))
        (PORT d[12] (1960:1960:1960) (2140:2140:2140))
        (PORT clk (1850:1850:1850) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1832:1832:1832))
        (PORT d[0] (1156:1156:1156) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[2\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (942:942:942))
        (PORT datab (230:230:230) (272:272:272))
        (PORT datac (1510:1510:1510) (1610:1610:1610))
        (PORT datad (1674:1674:1674) (1706:1706:1706))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1258:1258:1258))
        (PORT clk (1872:1872:1872) (1902:1902:1902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1455:1455:1455))
        (PORT d[1] (1072:1072:1072) (1151:1151:1151))
        (PORT d[2] (1133:1133:1133) (1233:1233:1233))
        (PORT d[3] (1035:1035:1035) (1148:1148:1148))
        (PORT d[4] (2359:2359:2359) (2574:2574:2574))
        (PORT d[5] (1334:1334:1334) (1459:1459:1459))
        (PORT d[6] (1704:1704:1704) (1889:1889:1889))
        (PORT d[7] (1597:1597:1597) (1751:1751:1751))
        (PORT d[8] (2595:2595:2595) (2801:2801:2801))
        (PORT d[9] (1334:1334:1334) (1452:1452:1452))
        (PORT d[10] (1857:1857:1857) (1972:1972:1972))
        (PORT d[11] (1796:1796:1796) (1905:1905:1905))
        (PORT d[12] (1694:1694:1694) (1813:1813:1813))
        (PORT clk (1869:1869:1869) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1825:1825:1825))
        (PORT d[1] (1574:1574:1574) (1718:1718:1718))
        (PORT d[2] (1907:1907:1907) (2016:2016:2016))
        (PORT d[3] (1664:1664:1664) (1798:1798:1798))
        (PORT d[4] (1668:1668:1668) (1770:1770:1770))
        (PORT d[5] (1642:1642:1642) (1735:1735:1735))
        (PORT d[6] (1929:1929:1929) (2054:2054:2054))
        (PORT d[7] (2334:2334:2334) (2559:2559:2559))
        (PORT d[8] (1654:1654:1654) (1758:1758:1758))
        (PORT d[9] (1641:1641:1641) (1797:1797:1797))
        (PORT d[10] (1939:1939:1939) (2095:2095:2095))
        (PORT d[11] (1645:1645:1645) (1799:1799:1799))
        (PORT d[12] (1710:1710:1710) (1871:1871:1871))
        (PORT clk (1840:1840:1840) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (PORT d[0] (1379:1379:1379) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1491:1491:1491))
        (PORT clk (1877:1877:1877) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1164:1164:1164))
        (PORT d[1] (1069:1069:1069) (1180:1180:1180))
        (PORT d[2] (1119:1119:1119) (1244:1244:1244))
        (PORT d[3] (1080:1080:1080) (1204:1204:1204))
        (PORT d[4] (2584:2584:2584) (2812:2812:2812))
        (PORT d[5] (1328:1328:1328) (1438:1438:1438))
        (PORT d[6] (1991:1991:1991) (2163:2163:2163))
        (PORT d[7] (1886:1886:1886) (2035:2035:2035))
        (PORT d[8] (2731:2731:2731) (2935:2935:2935))
        (PORT d[9] (1279:1279:1279) (1368:1368:1368))
        (PORT d[10] (1901:1901:1901) (2032:2032:2032))
        (PORT d[11] (1787:1787:1787) (1872:1872:1872))
        (PORT d[12] (1727:1727:1727) (1861:1861:1861))
        (PORT clk (1874:1874:1874) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1907:1907:1907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1908:1908:1908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2159:2159:2159))
        (PORT d[1] (1580:1580:1580) (1731:1731:1731))
        (PORT d[2] (1914:1914:1914) (2047:2047:2047))
        (PORT d[3] (1668:1668:1668) (1805:1805:1805))
        (PORT d[4] (1653:1653:1653) (1797:1797:1797))
        (PORT d[5] (1699:1699:1699) (1813:1813:1813))
        (PORT d[6] (1936:1936:1936) (2086:2086:2086))
        (PORT d[7] (1669:1669:1669) (1803:1803:1803))
        (PORT d[8] (1957:1957:1957) (2088:2088:2088))
        (PORT d[9] (1982:1982:1982) (2151:2151:2151))
        (PORT d[10] (1986:1986:1986) (2172:2172:2172))
        (PORT d[11] (2062:2062:2062) (2182:2182:2182))
        (PORT d[12] (1668:1668:1668) (1828:1828:1828))
        (PORT clk (1845:1845:1845) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1827:1827:1827))
        (PORT d[0] (1386:1386:1386) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[2\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (937:937:937))
        (PORT datac (1384:1384:1384) (1406:1406:1406))
        (PORT datad (1433:1433:1433) (1478:1478:1478))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1232:1232:1232))
        (PORT clk (1869:1869:1869) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1429:1429:1429))
        (PORT d[1] (1358:1358:1358) (1466:1466:1466))
        (PORT d[2] (1148:1148:1148) (1251:1251:1251))
        (PORT d[3] (1054:1054:1054) (1166:1166:1166))
        (PORT d[4] (2585:2585:2585) (2795:2795:2795))
        (PORT d[5] (1332:1332:1332) (1441:1441:1441))
        (PORT d[6] (1700:1700:1700) (1881:1881:1881))
        (PORT d[7] (1563:1563:1563) (1690:1690:1690))
        (PORT d[8] (2604:2604:2604) (2817:2817:2817))
        (PORT d[9] (1647:1647:1647) (1769:1769:1769))
        (PORT d[10] (1530:1530:1530) (1666:1666:1666))
        (PORT d[11] (1769:1769:1769) (1900:1900:1900))
        (PORT d[12] (1708:1708:1708) (1812:1812:1812))
        (PORT clk (1866:1866:1866) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1900:1900:1900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (1848:1848:1848))
        (PORT d[1] (1597:1597:1597) (1709:1709:1709))
        (PORT d[2] (2155:2155:2155) (2269:2269:2269))
        (PORT d[3] (1633:1633:1633) (1750:1750:1750))
        (PORT d[4] (1652:1652:1652) (1806:1806:1806))
        (PORT d[5] (1681:1681:1681) (1785:1785:1785))
        (PORT d[6] (1919:1919:1919) (2066:2066:2066))
        (PORT d[7] (1575:1575:1575) (1693:1693:1693))
        (PORT d[8] (1676:1676:1676) (1802:1802:1802))
        (PORT d[9] (1666:1666:1666) (1818:1818:1818))
        (PORT d[10] (1959:1959:1959) (2106:2106:2106))
        (PORT d[11] (1663:1663:1663) (1793:1793:1793))
        (PORT d[12] (1668:1668:1668) (1826:1826:1826))
        (PORT clk (1837:1837:1837) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1819:1819:1819))
        (PORT d[0] (1313:1313:1313) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1246:1246:1246))
        (PORT clk (1883:1883:1883) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (988:988:988) (1065:1065:1065))
        (PORT d[1] (978:978:978) (1053:1053:1053))
        (PORT d[2] (1357:1357:1357) (1445:1445:1445))
        (PORT d[3] (1587:1587:1587) (1720:1720:1720))
        (PORT d[4] (2889:2889:2889) (3141:3141:3141))
        (PORT d[5] (1340:1340:1340) (1431:1431:1431))
        (PORT d[6] (2119:2119:2119) (2280:2280:2280))
        (PORT d[7] (2178:2178:2178) (2381:2381:2381))
        (PORT d[8] (1639:1639:1639) (1777:1777:1777))
        (PORT d[9] (1218:1218:1218) (1282:1282:1282))
        (PORT d[10] (1746:1746:1746) (1870:1870:1870))
        (PORT d[11] (1794:1794:1794) (1904:1904:1904))
        (PORT d[12] (1826:1826:1826) (1948:1948:1948))
        (PORT clk (1880:1880:1880) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1912:1912:1912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1913:1913:1913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2451:2451:2451))
        (PORT d[1] (2097:2097:2097) (2233:2233:2233))
        (PORT d[2] (2123:2123:2123) (2237:2237:2237))
        (PORT d[3] (2135:2135:2135) (2282:2282:2282))
        (PORT d[4] (2109:2109:2109) (2241:2241:2241))
        (PORT d[5] (1717:1717:1717) (1833:1833:1833))
        (PORT d[6] (1848:1848:1848) (1968:1968:1968))
        (PORT d[7] (2311:2311:2311) (2531:2531:2531))
        (PORT d[8] (2277:2277:2277) (2448:2448:2448))
        (PORT d[9] (2208:2208:2208) (2379:2379:2379))
        (PORT d[10] (1892:1892:1892) (2039:2039:2039))
        (PORT d[11] (1938:1938:1938) (2092:2092:2092))
        (PORT d[12] (2350:2350:2350) (2456:2456:2456))
        (PORT clk (1850:1850:1850) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1833:1833:1833))
        (PORT d[0] (1561:1561:1561) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[2\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (938:938:938))
        (PORT datac (1367:1367:1367) (1380:1380:1380))
        (PORT datad (1715:1715:1715) (1755:1755:1755))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[2\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (1019:1019:1019))
        (PORT datab (1214:1214:1214) (1298:1298:1298))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[2\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (396:396:396) (423:423:423))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst8\|valor_interno\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1551:1551:1551))
        (PORT asdata (707:707:707) (725:725:725))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[6\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (323:323:323))
        (PORT datab (411:411:411) (471:471:471))
        (PORT datac (567:567:567) (626:626:626))
        (PORT datad (218:218:218) (254:254:254))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (580:580:580) (611:611:611))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1920:1920:1920))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1550:1550:1550))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (388:388:388))
        (PORT datab (942:942:942) (1003:1003:1003))
        (PORT datac (855:855:855) (926:926:926))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1547:1547:1547))
        (PORT clk (1869:1869:1869) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2860:2860:2860))
        (PORT d[1] (2039:2039:2039) (2238:2238:2238))
        (PORT d[2] (2448:2448:2448) (2722:2722:2722))
        (PORT d[3] (2022:2022:2022) (2203:2203:2203))
        (PORT d[4] (1028:1028:1028) (1104:1104:1104))
        (PORT d[5] (2612:2612:2612) (2885:2885:2885))
        (PORT d[6] (731:731:731) (792:792:792))
        (PORT d[7] (1657:1657:1657) (1789:1789:1789))
        (PORT d[8] (1081:1081:1081) (1174:1174:1174))
        (PORT d[9] (1651:1651:1651) (1800:1800:1800))
        (PORT d[10] (1336:1336:1336) (1439:1439:1439))
        (PORT d[11] (2038:2038:2038) (2236:2236:2236))
        (PORT d[12] (1401:1401:1401) (1526:1526:1526))
        (PORT clk (1866:1866:1866) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1847:1847:1847))
        (PORT d[1] (1912:1912:1912) (2021:2021:2021))
        (PORT d[2] (1609:1609:1609) (1762:1762:1762))
        (PORT d[3] (1681:1681:1681) (1815:1815:1815))
        (PORT d[4] (1702:1702:1702) (1847:1847:1847))
        (PORT d[5] (1629:1629:1629) (1777:1777:1777))
        (PORT d[6] (1877:1877:1877) (2012:2012:2012))
        (PORT d[7] (1995:1995:1995) (2131:2131:2131))
        (PORT d[8] (1919:1919:1919) (2060:2060:2060))
        (PORT d[9] (1636:1636:1636) (1760:1760:1760))
        (PORT d[10] (1944:1944:1944) (2047:2047:2047))
        (PORT d[11] (1708:1708:1708) (1863:1863:1863))
        (PORT d[12] (1646:1646:1646) (1794:1794:1794))
        (PORT clk (1836:1836:1836) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1819:1819:1819))
        (PORT d[0] (1346:1346:1346) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (987:987:987) (997:997:997))
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2385:2385:2385))
        (PORT d[1] (1495:1495:1495) (1657:1657:1657))
        (PORT d[2] (1798:1798:1798) (1973:1973:1973))
        (PORT d[3] (1103:1103:1103) (1202:1202:1202))
        (PORT d[4] (1940:1940:1940) (2054:2054:2054))
        (PORT d[5] (2153:2153:2153) (2342:2342:2342))
        (PORT d[6] (1758:1758:1758) (1860:1860:1860))
        (PORT d[7] (1024:1024:1024) (1119:1119:1119))
        (PORT d[8] (1691:1691:1691) (1826:1826:1826))
        (PORT d[9] (1914:1914:1914) (2042:2042:2042))
        (PORT d[10] (1441:1441:1441) (1554:1554:1554))
        (PORT d[11] (2373:2373:2373) (2539:2539:2539))
        (PORT d[12] (1390:1390:1390) (1516:1516:1516))
        (PORT clk (1868:1868:1868) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1158:1158:1158))
        (PORT d[1] (1049:1049:1049) (1139:1139:1139))
        (PORT d[2] (1002:1002:1002) (1098:1098:1098))
        (PORT d[3] (1022:1022:1022) (1101:1101:1101))
        (PORT d[4] (1378:1378:1378) (1457:1457:1457))
        (PORT d[5] (1058:1058:1058) (1146:1146:1146))
        (PORT d[6] (1082:1082:1082) (1163:1163:1163))
        (PORT d[7] (1129:1129:1129) (1241:1241:1241))
        (PORT d[8] (1275:1275:1275) (1371:1371:1371))
        (PORT d[9] (1391:1391:1391) (1523:1523:1523))
        (PORT d[10] (1070:1070:1070) (1156:1156:1156))
        (PORT d[11] (1891:1891:1891) (1981:1981:1981))
        (PORT d[12] (1020:1020:1020) (1118:1118:1118))
        (PORT clk (1839:1839:1839) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1821:1821:1821))
        (PORT d[0] (807:807:807) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[3\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (875:875:875))
        (PORT datab (547:547:547) (563:563:563))
        (PORT datac (1429:1429:1429) (1455:1455:1455))
        (PORT datad (1124:1124:1124) (1119:1119:1119))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (944:944:944) (1005:1005:1005))
        (PORT datac (259:259:259) (349:349:349))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (994:994:994) (1005:1005:1005))
        (PORT clk (1870:1870:1870) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2395:2395:2395))
        (PORT d[1] (1677:1677:1677) (1826:1826:1826))
        (PORT d[2] (1768:1768:1768) (1938:1938:1938))
        (PORT d[3] (1108:1108:1108) (1219:1219:1219))
        (PORT d[4] (1632:1632:1632) (1751:1751:1751))
        (PORT d[5] (2265:2265:2265) (2436:2436:2436))
        (PORT d[6] (1739:1739:1739) (1854:1854:1854))
        (PORT d[7] (1028:1028:1028) (1133:1133:1133))
        (PORT d[8] (1567:1567:1567) (1702:1702:1702))
        (PORT d[9] (1676:1676:1676) (1831:1831:1831))
        (PORT d[10] (1084:1084:1084) (1171:1171:1171))
        (PORT d[11] (2645:2645:2645) (2822:2822:2822))
        (PORT d[12] (1112:1112:1112) (1221:1221:1221))
        (PORT clk (1867:1867:1867) (1896:1896:1896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1900:1900:1900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1467:1467:1467))
        (PORT d[1] (1026:1026:1026) (1116:1116:1116))
        (PORT d[2] (1053:1053:1053) (1154:1154:1154))
        (PORT d[3] (1302:1302:1302) (1384:1384:1384))
        (PORT d[4] (1021:1021:1021) (1107:1107:1107))
        (PORT d[5] (1059:1059:1059) (1150:1150:1150))
        (PORT d[6] (1362:1362:1362) (1442:1442:1442))
        (PORT d[7] (1143:1143:1143) (1238:1238:1238))
        (PORT d[8] (1259:1259:1259) (1330:1330:1330))
        (PORT d[9] (1072:1072:1072) (1156:1156:1156))
        (PORT d[10] (1080:1080:1080) (1175:1175:1175))
        (PORT d[11] (1575:1575:1575) (1638:1638:1638))
        (PORT d[12] (1050:1050:1050) (1157:1157:1157))
        (PORT clk (1838:1838:1838) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1820:1820:1820))
        (PORT d[0] (805:805:805) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1346:1346:1346))
        (PORT clk (1863:1863:1863) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2910:2910:2910))
        (PORT d[1] (2050:2050:2050) (2185:2185:2185))
        (PORT d[2] (2492:2492:2492) (2782:2782:2782))
        (PORT d[3] (1728:1728:1728) (1887:1887:1887))
        (PORT d[4] (1221:1221:1221) (1312:1312:1312))
        (PORT d[5] (2709:2709:2709) (2920:2920:2920))
        (PORT d[6] (1114:1114:1114) (1183:1183:1183))
        (PORT d[7] (1338:1338:1338) (1478:1478:1478))
        (PORT d[8] (1357:1357:1357) (1448:1448:1448))
        (PORT d[9] (1927:1927:1927) (2080:2080:2080))
        (PORT d[10] (1019:1019:1019) (1113:1113:1113))
        (PORT d[11] (2909:2909:2909) (3096:3096:3096))
        (PORT d[12] (1069:1069:1069) (1165:1165:1165))
        (PORT clk (1860:1860:1860) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1836:1836:1836))
        (PORT d[1] (1666:1666:1666) (1734:1734:1734))
        (PORT d[2] (1574:1574:1574) (1706:1706:1706))
        (PORT d[3] (1646:1646:1646) (1760:1760:1760))
        (PORT d[4] (1804:1804:1804) (1925:1925:1925))
        (PORT d[5] (1670:1670:1670) (1793:1793:1793))
        (PORT d[6] (1603:1603:1603) (1725:1725:1725))
        (PORT d[7] (1686:1686:1686) (1818:1818:1818))
        (PORT d[8] (1626:1626:1626) (1737:1737:1737))
        (PORT d[9] (1623:1623:1623) (1769:1769:1769))
        (PORT d[10] (1614:1614:1614) (1708:1708:1708))
        (PORT d[11] (1662:1662:1662) (1808:1808:1808))
        (PORT d[12] (1875:1875:1875) (2017:2017:2017))
        (PORT clk (1831:1831:1831) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1813:1813:1813))
        (PORT d[0] (1394:1394:1394) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[3\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (873:873:873))
        (PORT datac (943:943:943) (977:977:977))
        (PORT datad (1208:1208:1208) (1238:1238:1238))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (899:899:899) (916:916:916))
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (2149:2149:2149))
        (PORT d[1] (1710:1710:1710) (1877:1877:1877))
        (PORT d[2] (1773:1773:1773) (1922:1922:1922))
        (PORT d[3] (775:775:775) (874:874:874))
        (PORT d[4] (1978:1978:1978) (2092:2092:2092))
        (PORT d[5] (2201:2201:2201) (2391:2391:2391))
        (PORT d[6] (1642:1642:1642) (1785:1785:1785))
        (PORT d[7] (1035:1035:1035) (1125:1125:1125))
        (PORT d[8] (2002:2002:2002) (2160:2160:2160))
        (PORT d[9] (1658:1658:1658) (1794:1794:1794))
        (PORT d[10] (1420:1420:1420) (1540:1540:1540))
        (PORT d[11] (2616:2616:2616) (2787:2787:2787))
        (PORT d[12] (1384:1384:1384) (1509:1509:1509))
        (PORT clk (1868:1868:1868) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (773:773:773) (842:842:842))
        (PORT d[1] (782:782:782) (849:849:849))
        (PORT d[2] (1303:1303:1303) (1403:1403:1403))
        (PORT d[3] (1014:1014:1014) (1084:1084:1084))
        (PORT d[4] (1345:1345:1345) (1437:1437:1437))
        (PORT d[5] (747:747:747) (822:822:822))
        (PORT d[6] (992:992:992) (1046:1046:1046))
        (PORT d[7] (799:799:799) (881:881:881))
        (PORT d[8] (985:985:985) (1051:1051:1051))
        (PORT d[9] (1364:1364:1364) (1491:1491:1491))
        (PORT d[10] (1573:1573:1573) (1649:1649:1649))
        (PORT d[11] (1577:1577:1577) (1676:1676:1676))
        (PORT d[12] (752:752:752) (834:834:834))
        (PORT clk (1839:1839:1839) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1821:1821:1821))
        (PORT d[0] (487:487:487) (456:456:456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (935:935:935) (978:978:978))
        (PORT clk (1869:1869:1869) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2450:2450:2450))
        (PORT d[1] (1426:1426:1426) (1592:1592:1592))
        (PORT d[2] (1770:1770:1770) (1940:1940:1940))
        (PORT d[3] (1417:1417:1417) (1546:1546:1546))
        (PORT d[4] (1659:1659:1659) (1755:1755:1755))
        (PORT d[5] (2426:2426:2426) (2612:2612:2612))
        (PORT d[6] (1397:1397:1397) (1488:1488:1488))
        (PORT d[7] (1086:1086:1086) (1189:1189:1189))
        (PORT d[8] (1687:1687:1687) (1818:1818:1818))
        (PORT d[9] (1952:1952:1952) (2099:2099:2099))
        (PORT d[10] (1083:1083:1083) (1170:1170:1170))
        (PORT d[11] (2216:2216:2216) (2393:2393:2393))
        (PORT d[12] (1084:1084:1084) (1188:1188:1188))
        (PORT clk (1866:1866:1866) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1175:1175:1175))
        (PORT d[1] (1356:1356:1356) (1458:1458:1458))
        (PORT d[2] (1022:1022:1022) (1127:1127:1127))
        (PORT d[3] (1072:1072:1072) (1163:1163:1163))
        (PORT d[4] (1033:1033:1033) (1135:1135:1135))
        (PORT d[5] (1044:1044:1044) (1148:1148:1148))
        (PORT d[6] (1034:1034:1034) (1136:1136:1136))
        (PORT d[7] (1144:1144:1144) (1239:1239:1239))
        (PORT d[8] (1259:1259:1259) (1330:1330:1330))
        (PORT d[9] (1073:1073:1073) (1157:1157:1157))
        (PORT d[10] (1387:1387:1387) (1485:1485:1485))
        (PORT d[11] (1896:1896:1896) (1994:1994:1994))
        (PORT d[12] (1072:1072:1072) (1179:1179:1179))
        (PORT clk (1836:1836:1836) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1819:1819:1819))
        (PORT d[0] (1077:1077:1077) (1052:1052:1052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[3\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (932:932:932))
        (PORT datab (729:729:729) (800:800:800))
        (PORT datad (1075:1075:1075) (1099:1099:1099))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[3\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (422:422:422))
        (PORT datab (665:665:665) (733:733:733))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (384:384:384))
        (PORT datab (941:941:941) (1001:1001:1001))
        (PORT datac (856:856:856) (924:924:924))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (952:952:952) (991:991:991))
        (PORT clk (1863:1863:1863) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2121:2121:2121))
        (PORT d[1] (1681:1681:1681) (1882:1882:1882))
        (PORT d[2] (1783:1783:1783) (1992:1992:1992))
        (PORT d[3] (1783:1783:1783) (1900:1900:1900))
        (PORT d[4] (2205:2205:2205) (2396:2396:2396))
        (PORT d[5] (2613:2613:2613) (2803:2803:2803))
        (PORT d[6] (1999:1999:1999) (2137:2137:2137))
        (PORT d[7] (1505:1505:1505) (1606:1606:1606))
        (PORT d[8] (1779:1779:1779) (1909:1909:1909))
        (PORT d[9] (2038:2038:2038) (2156:2156:2156))
        (PORT d[10] (1545:1545:1545) (1699:1699:1699))
        (PORT d[11] (2407:2407:2407) (2574:2574:2574))
        (PORT d[12] (1573:1573:1573) (1698:1698:1698))
        (PORT clk (1860:1860:1860) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1388:1388:1388))
        (PORT d[1] (1414:1414:1414) (1550:1550:1550))
        (PORT d[2] (1430:1430:1430) (1521:1521:1521))
        (PORT d[3] (1643:1643:1643) (1797:1797:1797))
        (PORT d[4] (2156:2156:2156) (2319:2319:2319))
        (PORT d[5] (1245:1245:1245) (1319:1319:1319))
        (PORT d[6] (1202:1202:1202) (1267:1267:1267))
        (PORT d[7] (1201:1201:1201) (1273:1273:1273))
        (PORT d[8] (1210:1210:1210) (1272:1272:1272))
        (PORT d[9] (1208:1208:1208) (1290:1290:1290))
        (PORT d[10] (1278:1278:1278) (1342:1342:1342))
        (PORT d[11] (1858:1858:1858) (1957:1957:1957))
        (PORT d[12] (1590:1590:1590) (1698:1698:1698))
        (PORT clk (1831:1831:1831) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1813:1813:1813))
        (PORT d[0] (1314:1314:1314) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1649:1649:1649))
        (PORT clk (1862:1862:1862) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2416:2416:2416))
        (PORT d[1] (2233:2233:2233) (2430:2430:2430))
        (PORT d[2] (2105:2105:2105) (2327:2327:2327))
        (PORT d[3] (2591:2591:2591) (2773:2773:2773))
        (PORT d[4] (1612:1612:1612) (1730:1730:1730))
        (PORT d[5] (2441:2441:2441) (2655:2655:2655))
        (PORT d[6] (1434:1434:1434) (1507:1507:1507))
        (PORT d[7] (2093:2093:2093) (2240:2240:2240))
        (PORT d[8] (1170:1170:1170) (1246:1246:1246))
        (PORT d[9] (1998:1998:1998) (2144:2144:2144))
        (PORT d[10] (1506:1506:1506) (1628:1628:1628))
        (PORT d[11] (2988:2988:2988) (3230:3230:3230))
        (PORT d[12] (1471:1471:1471) (1537:1537:1537))
        (PORT clk (1859:1859:1859) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2445:2445:2445))
        (PORT d[1] (1734:1734:1734) (1916:1916:1916))
        (PORT d[2] (2431:2431:2431) (2560:2560:2560))
        (PORT d[3] (1773:1773:1773) (1939:1939:1939))
        (PORT d[4] (2349:2349:2349) (2510:2510:2510))
        (PORT d[5] (2137:2137:2137) (2299:2299:2299))
        (PORT d[6] (2025:2025:2025) (2108:2108:2108))
        (PORT d[7] (1727:1727:1727) (1870:1870:1870))
        (PORT d[8] (2035:2035:2035) (2177:2177:2177))
        (PORT d[9] (2043:2043:2043) (2184:2184:2184))
        (PORT d[10] (2110:2110:2110) (2206:2206:2206))
        (PORT d[11] (2017:2017:2017) (2153:2153:2153))
        (PORT d[12] (2106:2106:2106) (2242:2242:2242))
        (PORT clk (1831:1831:1831) (1812:1812:1812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1812:1812:1812))
        (PORT d[0] (1366:1366:1366) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[3\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (409:409:409))
        (PORT datab (731:731:731) (802:802:802))
        (PORT datac (805:805:805) (802:802:802))
        (PORT datad (1414:1414:1414) (1457:1457:1457))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[3\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (201:201:201) (240:240:240))
        (PORT datac (719:719:719) (816:816:816))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|valor_interno\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (225:225:225) (253:253:253))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst8\|valor_interno\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1551:1551:1551))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (601:601:601))
        (PORT datab (682:682:682) (740:740:740))
        (PORT datac (632:632:632) (714:714:714))
        (PORT datad (590:590:590) (604:604:604))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[8\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (615:615:615))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1920:1920:1920))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1550:1550:1550))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1549:1549:1549))
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2885:2885:2885))
        (PORT d[1] (2015:2015:2015) (2185:2185:2185))
        (PORT d[2] (2393:2393:2393) (2671:2671:2671))
        (PORT d[3] (2033:2033:2033) (2196:2196:2196))
        (PORT d[4] (1343:1343:1343) (1450:1450:1450))
        (PORT d[5] (2605:2605:2605) (2908:2908:2908))
        (PORT d[6] (995:995:995) (1049:1049:1049))
        (PORT d[7] (1983:1983:1983) (2136:2136:2136))
        (PORT d[8] (1036:1036:1036) (1111:1111:1111))
        (PORT d[9] (1877:1877:1877) (2011:2011:2011))
        (PORT d[10] (1325:1325:1325) (1442:1442:1442))
        (PORT d[11] (2309:2309:2309) (2520:2520:2520))
        (PORT d[12] (1392:1392:1392) (1518:1518:1518))
        (PORT clk (1868:1868:1868) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (2121:2121:2121))
        (PORT d[1] (1899:1899:1899) (1999:1999:1999))
        (PORT d[2] (1874:1874:1874) (2026:2026:2026))
        (PORT d[3] (1923:1923:1923) (2068:2068:2068))
        (PORT d[4] (1885:1885:1885) (2043:2043:2043))
        (PORT d[5] (1995:1995:1995) (2133:2133:2133))
        (PORT d[6] (2222:2222:2222) (2400:2400:2400))
        (PORT d[7] (1998:1998:1998) (2156:2156:2156))
        (PORT d[8] (1930:1930:1930) (2044:2044:2044))
        (PORT d[9] (1832:1832:1832) (1979:1979:1979))
        (PORT d[10] (1896:1896:1896) (2016:2016:2016))
        (PORT d[11] (2040:2040:2040) (2217:2217:2217))
        (PORT d[12] (1853:1853:1853) (2000:2000:2000))
        (PORT clk (1839:1839:1839) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1821:1821:1821))
        (PORT d[0] (1058:1058:1058) (1045:1045:1045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1553:1553:1553))
        (PORT clk (1855:1855:1855) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2239:2239:2239))
        (PORT d[1] (1994:1994:1994) (2184:2184:2184))
        (PORT d[2] (2838:2838:2838) (2977:2977:2977))
        (PORT d[3] (2053:2053:2053) (2196:2196:2196))
        (PORT d[4] (1568:1568:1568) (1715:1715:1715))
        (PORT d[5] (2566:2566:2566) (2760:2760:2760))
        (PORT d[6] (1796:1796:1796) (1919:1919:1919))
        (PORT d[7] (1498:1498:1498) (1607:1607:1607))
        (PORT d[8] (1503:1503:1503) (1610:1610:1610))
        (PORT d[9] (1801:1801:1801) (1960:1960:1960))
        (PORT d[10] (1418:1418:1418) (1480:1480:1480))
        (PORT d[11] (2427:2427:2427) (2632:2632:2632))
        (PORT d[12] (953:953:953) (1012:1012:1012))
        (PORT clk (1852:1852:1852) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1886:1886:1886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1742:1742:1742))
        (PORT d[1] (1712:1712:1712) (1879:1879:1879))
        (PORT d[2] (2035:2035:2035) (2123:2123:2123))
        (PORT d[3] (1988:1988:1988) (2172:2172:2172))
        (PORT d[4] (1814:1814:1814) (1949:1949:1949))
        (PORT d[5] (1569:1569:1569) (1689:1689:1689))
        (PORT d[6] (1498:1498:1498) (1610:1610:1610))
        (PORT d[7] (1517:1517:1517) (1630:1630:1630))
        (PORT d[8] (1725:1725:1725) (1830:1830:1830))
        (PORT d[9] (2039:2039:2039) (2197:2197:2197))
        (PORT d[10] (1843:1843:1843) (1915:1915:1915))
        (PORT d[11] (1464:1464:1464) (1564:1564:1564))
        (PORT d[12] (1498:1498:1498) (1617:1617:1617))
        (PORT clk (1823:1823:1823) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1805:1805:1805))
        (PORT d[0] (1320:1320:1320) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (406:406:406))
        (PORT datab (732:732:732) (800:800:800))
        (PORT datac (1636:1636:1636) (1677:1677:1677))
        (PORT datad (1314:1314:1314) (1332:1332:1332))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1513:1513:1513))
        (PORT clk (1865:1865:1865) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2978:2978:2978))
        (PORT d[1] (2043:2043:2043) (2193:2193:2193))
        (PORT d[2] (2483:2483:2483) (2765:2765:2765))
        (PORT d[3] (1733:1733:1733) (1871:1871:1871))
        (PORT d[4] (1298:1298:1298) (1383:1383:1383))
        (PORT d[5] (2634:2634:2634) (2842:2842:2842))
        (PORT d[6] (1131:1131:1131) (1214:1214:1214))
        (PORT d[7] (1719:1719:1719) (1875:1875:1875))
        (PORT d[8] (1009:1009:1009) (1108:1108:1108))
        (PORT d[9] (1877:1877:1877) (2023:2023:2023))
        (PORT d[10] (1023:1023:1023) (1122:1122:1122))
        (PORT d[11] (2903:2903:2903) (3094:3094:3094))
        (PORT d[12] (1076:1076:1076) (1180:1180:1180))
        (PORT clk (1862:1862:1862) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1834:1834:1834))
        (PORT d[1] (1933:1933:1933) (2014:2014:2014))
        (PORT d[2] (1860:1860:1860) (1996:1996:1996))
        (PORT d[3] (1634:1634:1634) (1760:1760:1760))
        (PORT d[4] (1669:1669:1669) (1796:1796:1796))
        (PORT d[5] (1681:1681:1681) (1818:1818:1818))
        (PORT d[6] (1611:1611:1611) (1735:1735:1735))
        (PORT d[7] (1710:1710:1710) (1822:1822:1822))
        (PORT d[8] (1659:1659:1659) (1770:1770:1770))
        (PORT d[9] (1624:1624:1624) (1770:1770:1770))
        (PORT d[10] (1966:1966:1966) (2084:2084:2084))
        (PORT d[11] (2011:2011:2011) (2186:2186:2186))
        (PORT d[12] (1640:1640:1640) (1765:1765:1765))
        (PORT clk (1833:1833:1833) (1815:1815:1815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1815:1815:1815))
        (PORT d[0] (1364:1364:1364) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1485:1485:1485) (1518:1518:1518))
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2869:2869:2869))
        (PORT d[1] (1781:1781:1781) (1960:1960:1960))
        (PORT d[2] (2461:2461:2461) (2751:2751:2751))
        (PORT d[3] (1999:1999:1999) (2177:2177:2177))
        (PORT d[4] (1321:1321:1321) (1427:1427:1427))
        (PORT d[5] (2509:2509:2509) (2779:2779:2779))
        (PORT d[6] (996:996:996) (1069:1069:1069))
        (PORT d[7] (1626:1626:1626) (1753:1753:1753))
        (PORT d[8] (1043:1043:1043) (1112:1112:1112))
        (PORT d[9] (1660:1660:1660) (1810:1810:1810))
        (PORT d[10] (1353:1353:1353) (1475:1475:1475))
        (PORT d[11] (2066:2066:2066) (2266:2266:2266))
        (PORT d[12] (1419:1419:1419) (1550:1550:1550))
        (PORT clk (1868:1868:1868) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2155:2155:2155))
        (PORT d[1] (1874:1874:1874) (2008:2008:2008))
        (PORT d[2] (1906:1906:1906) (2040:2040:2040))
        (PORT d[3] (1954:1954:1954) (2099:2099:2099))
        (PORT d[4] (1870:1870:1870) (2028:2028:2028))
        (PORT d[5] (1927:1927:1927) (2074:2074:2074))
        (PORT d[6] (2483:2483:2483) (2648:2648:2648))
        (PORT d[7] (1990:1990:1990) (2138:2138:2138))
        (PORT d[8] (1926:1926:1926) (2055:2055:2055))
        (PORT d[9] (2092:2092:2092) (2208:2208:2208))
        (PORT d[10] (1908:1908:1908) (2054:2054:2054))
        (PORT d[11] (2027:2027:2027) (2180:2180:2180))
        (PORT d[12] (2150:2150:2150) (2275:2275:2275))
        (PORT clk (1839:1839:1839) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1821:1821:1821))
        (PORT d[0] (1372:1372:1372) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (871:871:871))
        (PORT datab (545:545:545) (562:562:562))
        (PORT datac (1480:1480:1480) (1525:1525:1525))
        (PORT datad (1699:1699:1699) (1728:1728:1728))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1268:1268:1268))
        (PORT clk (1860:1860:1860) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (2122:2122:2122))
        (PORT d[1] (2031:2031:2031) (2218:2218:2218))
        (PORT d[2] (2053:2053:2053) (2257:2257:2257))
        (PORT d[3] (2048:2048:2048) (2187:2187:2187))
        (PORT d[4] (1895:1895:1895) (2062:2062:2062))
        (PORT d[5] (2172:2172:2172) (2373:2373:2373))
        (PORT d[6] (1722:1722:1722) (1829:1829:1829))
        (PORT d[7] (1492:1492:1492) (1571:1571:1571))
        (PORT d[8] (1788:1788:1788) (1902:1902:1902))
        (PORT d[9] (2076:2076:2076) (2226:2226:2226))
        (PORT d[10] (1848:1848:1848) (2003:2003:2003))
        (PORT d[11] (2414:2414:2414) (2615:2615:2615))
        (PORT d[12] (1202:1202:1202) (1274:1274:1274))
        (PORT clk (1857:1857:1857) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1890:1890:1890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1891:1891:1891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1387:1387:1387))
        (PORT d[1] (1427:1427:1427) (1583:1583:1583))
        (PORT d[2] (2058:2058:2058) (2170:2170:2170))
        (PORT d[3] (1737:1737:1737) (1926:1926:1926))
        (PORT d[4] (2112:2112:2112) (2265:2265:2265))
        (PORT d[5] (1276:1276:1276) (1374:1374:1374))
        (PORT d[6] (1690:1690:1690) (1828:1828:1828))
        (PORT d[7] (1415:1415:1415) (1531:1531:1531))
        (PORT d[8] (1228:1228:1228) (1281:1281:1281))
        (PORT d[9] (1493:1493:1493) (1588:1588:1588))
        (PORT d[10] (1289:1289:1289) (1371:1371:1371))
        (PORT d[11] (1785:1785:1785) (1922:1922:1922))
        (PORT d[12] (1221:1221:1221) (1321:1321:1321))
        (PORT clk (1828:1828:1828) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1810:1810:1810))
        (PORT d[0] (1119:1119:1119) (1119:1119:1119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1538:1538:1538))
        (PORT clk (1855:1855:1855) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2494:2494:2494))
        (PORT d[1] (2223:2223:2223) (2388:2388:2388))
        (PORT d[2] (2087:2087:2087) (2324:2324:2324))
        (PORT d[3] (2380:2380:2380) (2520:2520:2520))
        (PORT d[4] (1279:1279:1279) (1383:1383:1383))
        (PORT d[5] (2414:2414:2414) (2640:2640:2640))
        (PORT d[6] (1457:1457:1457) (1559:1559:1559))
        (PORT d[7] (1545:1545:1545) (1691:1691:1691))
        (PORT d[8] (1517:1517:1517) (1610:1610:1610))
        (PORT d[9] (2090:2090:2090) (2264:2264:2264))
        (PORT d[10] (1235:1235:1235) (1342:1342:1342))
        (PORT d[11] (2710:2710:2710) (2936:2936:2936))
        (PORT d[12] (1376:1376:1376) (1459:1459:1459))
        (PORT clk (1852:1852:1852) (1881:1881:1881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1886:1886:1886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1886:1886:1886))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (2017:2017:2017))
        (PORT d[1] (1739:1739:1739) (1927:1927:1927))
        (PORT d[2] (2060:2060:2060) (2164:2164:2164))
        (PORT d[3] (1747:1747:1747) (1928:1928:1928))
        (PORT d[4] (2025:2025:2025) (2169:2169:2169))
        (PORT d[5] (1882:1882:1882) (2029:2029:2029))
        (PORT d[6] (1851:1851:1851) (1954:1954:1954))
        (PORT d[7] (1862:1862:1862) (1984:1984:1984))
        (PORT d[8] (1738:1738:1738) (1861:1861:1861))
        (PORT d[9] (1794:1794:1794) (1914:1914:1914))
        (PORT d[10] (1848:1848:1848) (1937:1937:1937))
        (PORT d[11] (1742:1742:1742) (1850:1850:1850))
        (PORT d[12] (1795:1795:1795) (1917:1917:1917))
        (PORT clk (1823:1823:1823) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1805:1805:1805))
        (PORT d[0] (1485:1485:1485) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (868:868:868))
        (PORT datac (1134:1134:1134) (1124:1124:1124))
        (PORT datad (1281:1281:1281) (1302:1302:1302))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1545:1545:1545))
        (PORT clk (1860:1860:1860) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2271:2271:2271))
        (PORT d[1] (2271:2271:2271) (2474:2474:2474))
        (PORT d[2] (2362:2362:2362) (2589:2589:2589))
        (PORT d[3] (2638:2638:2638) (2820:2820:2820))
        (PORT d[4] (1569:1569:1569) (1691:1691:1691))
        (PORT d[5] (2522:2522:2522) (2745:2745:2745))
        (PORT d[6] (1174:1174:1174) (1253:1253:1253))
        (PORT d[7] (1840:1840:1840) (2007:2007:2007))
        (PORT d[8] (1210:1210:1210) (1281:1281:1281))
        (PORT d[9] (1841:1841:1841) (2000:2000:2000))
        (PORT d[10] (1518:1518:1518) (1624:1624:1624))
        (PORT d[11] (3013:3013:3013) (3239:3239:3239))
        (PORT d[12] (1627:1627:1627) (1726:1726:1726))
        (PORT clk (1857:1857:1857) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1890:1890:1890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1891:1891:1891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1891:1891:1891))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2441:2441:2441))
        (PORT d[1] (1724:1724:1724) (1892:1892:1892))
        (PORT d[2] (2457:2457:2457) (2586:2586:2586))
        (PORT d[3] (1767:1767:1767) (1959:1959:1959))
        (PORT d[4] (2320:2320:2320) (2476:2476:2476))
        (PORT d[5] (1846:1846:1846) (1985:1985:1985))
        (PORT d[6] (2075:2075:2075) (2162:2162:2162))
        (PORT d[7] (1977:1977:1977) (2126:2126:2126))
        (PORT d[8] (2031:2031:2031) (2170:2170:2170))
        (PORT d[9] (1782:1782:1782) (1918:1918:1918))
        (PORT d[10] (1893:1893:1893) (1987:1987:1987))
        (PORT d[11] (2268:2268:2268) (2400:2400:2400))
        (PORT d[12] (1828:1828:1828) (1957:1957:1957))
        (PORT clk (1828:1828:1828) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1810:1810:1810))
        (PORT d[0] (1466:1466:1466) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1237:1237:1237))
        (PORT clk (1861:1861:1861) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2952:2952:2952))
        (PORT d[1] (1912:1912:1912) (2094:2094:2094))
        (PORT d[2] (2461:2461:2461) (2734:2734:2734))
        (PORT d[3] (1722:1722:1722) (1879:1879:1879))
        (PORT d[4] (1344:1344:1344) (1445:1445:1445))
        (PORT d[5] (2758:2758:2758) (2975:2975:2975))
        (PORT d[6] (1093:1093:1093) (1160:1160:1160))
        (PORT d[7] (1395:1395:1395) (1514:1514:1514))
        (PORT d[8] (1387:1387:1387) (1494:1494:1494))
        (PORT d[9] (1958:1958:1958) (2121:2121:2121))
        (PORT d[10] (1032:1032:1032) (1115:1115:1115))
        (PORT d[11] (2870:2870:2870) (3037:3037:3037))
        (PORT d[12] (1087:1087:1087) (1174:1174:1174))
        (PORT clk (1858:1858:1858) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1891:1891:1891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1500:1500:1500))
        (PORT d[1] (1907:1907:1907) (1980:1980:1980))
        (PORT d[2] (1314:1314:1314) (1442:1442:1442))
        (PORT d[3] (1374:1374:1374) (1484:1484:1484))
        (PORT d[4] (1307:1307:1307) (1418:1418:1418))
        (PORT d[5] (1593:1593:1593) (1710:1710:1710))
        (PORT d[6] (1325:1325:1325) (1451:1451:1451))
        (PORT d[7] (1432:1432:1432) (1549:1549:1549))
        (PORT d[8] (1637:1637:1637) (1762:1762:1762))
        (PORT d[9] (1357:1357:1357) (1464:1464:1464))
        (PORT d[10] (1654:1654:1654) (1739:1739:1739))
        (PORT d[11] (2021:2021:2021) (2175:2175:2175))
        (PORT d[12] (1883:1883:1883) (2026:2026:2026))
        (PORT clk (1829:1829:1829) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1811:1811:1811))
        (PORT d[0] (1086:1086:1086) (1087:1087:1087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (872:872:872))
        (PORT datac (1516:1516:1516) (1626:1626:1626))
        (PORT datad (1188:1188:1188) (1234:1234:1234))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (425:425:425))
        (PORT datab (665:665:665) (736:736:736))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[4\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (247:247:247))
        (PORT datab (200:200:200) (240:240:240))
        (PORT datac (719:719:719) (819:819:819))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|valor_interno\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (222:222:222) (250:250:250))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst8\|valor_interno\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1551:1551:1551))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[8\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (604:604:604))
        (PORT datab (628:628:628) (677:677:677))
        (PORT datac (677:677:677) (766:766:766))
        (PORT datad (590:590:590) (603:603:603))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[9\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (621:621:621))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1920:1920:1920))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1550:1550:1550))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1253:1253:1253))
        (PORT clk (1861:1861:1861) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (2068:2068:2068))
        (PORT d[1] (1956:1956:1956) (2113:2113:2113))
        (PORT d[2] (1817:1817:1817) (2028:2028:2028))
        (PORT d[3] (1759:1759:1759) (1875:1875:1875))
        (PORT d[4] (1917:1917:1917) (2088:2088:2088))
        (PORT d[5] (2279:2279:2279) (2451:2451:2451))
        (PORT d[6] (1761:1761:1761) (1965:1965:1965))
        (PORT d[7] (1190:1190:1190) (1270:1270:1270))
        (PORT d[8] (1787:1787:1787) (1915:1915:1915))
        (PORT d[9] (2057:2057:2057) (2179:2179:2179))
        (PORT d[10] (1494:1494:1494) (1600:1600:1600))
        (PORT d[11] (2422:2422:2422) (2597:2597:2597))
        (PORT d[12] (1204:1204:1204) (1301:1301:1301))
        (PORT clk (1858:1858:1858) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1337:1337:1337) (1410:1410:1410))
        (PORT d[1] (1427:1427:1427) (1582:1582:1582))
        (PORT d[2] (1738:1738:1738) (1845:1845:1845))
        (PORT d[3] (1930:1930:1930) (2081:2081:2081))
        (PORT d[4] (2112:2112:2112) (2266:2266:2266))
        (PORT d[5] (1302:1302:1302) (1405:1405:1405))
        (PORT d[6] (1680:1680:1680) (1818:1818:1818))
        (PORT d[7] (1212:1212:1212) (1301:1301:1301))
        (PORT d[8] (1424:1424:1424) (1502:1502:1502))
        (PORT d[9] (1199:1199:1199) (1298:1298:1298))
        (PORT d[10] (1289:1289:1289) (1370:1370:1370))
        (PORT d[11] (1749:1749:1749) (1869:1869:1869))
        (PORT d[12] (1757:1757:1757) (1890:1890:1890))
        (PORT clk (1830:1830:1830) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1811:1811:1811))
        (PORT d[0] (1033:1033:1033) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1306:1306:1306) (1318:1318:1318))
        (PORT clk (1858:1858:1858) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (2202:2202:2202))
        (PORT d[1] (1936:1936:1936) (2130:2130:2130))
        (PORT d[2] (2069:2069:2069) (2291:2291:2291))
        (PORT d[3] (2073:2073:2073) (2211:2211:2211))
        (PORT d[4] (1889:1889:1889) (2051:2051:2051))
        (PORT d[5] (2869:2869:2869) (3083:3083:3083))
        (PORT d[6] (1788:1788:1788) (1890:1890:1890))
        (PORT d[7] (1524:1524:1524) (1606:1606:1606))
        (PORT d[8] (1482:1482:1482) (1588:1588:1588))
        (PORT d[9] (1814:1814:1814) (1973:1973:1973))
        (PORT d[10] (1145:1145:1145) (1210:1210:1210))
        (PORT d[11] (2423:2423:2423) (2624:2624:2624))
        (PORT d[12] (1188:1188:1188) (1263:1263:1263))
        (PORT clk (1855:1855:1855) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1889:1889:1889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1890:1890:1890))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1890:1890:1890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1890:1890:1890))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1890:1890:1890))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1709:1709:1709))
        (PORT d[1] (1722:1722:1722) (1904:1904:1904))
        (PORT d[2] (1772:1772:1772) (1858:1858:1858))
        (PORT d[3] (2027:2027:2027) (2198:2198:2198))
        (PORT d[4] (2109:2109:2109) (2261:2261:2261))
        (PORT d[5] (1563:1563:1563) (1678:1678:1678))
        (PORT d[6] (1552:1552:1552) (1632:1632:1632))
        (PORT d[7] (1504:1504:1504) (1599:1599:1599))
        (PORT d[8] (1494:1494:1494) (1545:1545:1545))
        (PORT d[9] (1494:1494:1494) (1593:1593:1593))
        (PORT d[10] (1898:1898:1898) (2002:2002:2002))
        (PORT d[11] (1771:1771:1771) (1893:1893:1893))
        (PORT d[12] (1480:1480:1480) (1577:1577:1577))
        (PORT clk (1827:1827:1827) (1808:1808:1808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1808:1808:1808))
        (PORT d[0] (1291:1291:1291) (1273:1273:1273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (967:967:967))
        (PORT datab (908:908:908) (972:972:972))
        (PORT datac (1057:1057:1057) (1046:1046:1046))
        (PORT datad (1041:1041:1041) (1058:1058:1058))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (945:945:945) (1007:1007:1007))
        (PORT datac (257:257:257) (346:346:346))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (980:980:980) (1015:1015:1015))
        (PORT clk (1867:1867:1867) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2427:2427:2427))
        (PORT d[1] (1721:1721:1721) (1867:1867:1867))
        (PORT d[2] (1762:1762:1762) (1919:1919:1919))
        (PORT d[3] (1425:1425:1425) (1558:1558:1558))
        (PORT d[4] (1667:1667:1667) (1752:1752:1752))
        (PORT d[5] (2433:2433:2433) (2620:2620:2620))
        (PORT d[6] (1396:1396:1396) (1487:1487:1487))
        (PORT d[7] (1360:1360:1360) (1478:1478:1478))
        (PORT d[8] (1674:1674:1674) (1789:1789:1789))
        (PORT d[9] (1923:1923:1923) (2067:2067:2067))
        (PORT d[10] (1123:1123:1123) (1226:1226:1226))
        (PORT d[11] (2287:2287:2287) (2466:2466:2466))
        (PORT d[12] (1082:1082:1082) (1181:1181:1181))
        (PORT clk (1864:1864:1864) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1897:1897:1897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1490:1490:1490))
        (PORT d[1] (1332:1332:1332) (1445:1445:1445))
        (PORT d[2] (1267:1267:1267) (1375:1375:1375))
        (PORT d[3] (1361:1361:1361) (1453:1453:1453))
        (PORT d[4] (1610:1610:1610) (1704:1704:1704))
        (PORT d[5] (1374:1374:1374) (1473:1473:1473))
        (PORT d[6] (1309:1309:1309) (1411:1411:1411))
        (PORT d[7] (1396:1396:1396) (1504:1504:1504))
        (PORT d[8] (1335:1335:1335) (1446:1446:1446))
        (PORT d[9] (1370:1370:1370) (1458:1458:1458))
        (PORT d[10] (1328:1328:1328) (1453:1453:1453))
        (PORT d[11] (1589:1589:1589) (1678:1678:1678))
        (PORT d[12] (1320:1320:1320) (1420:1420:1420))
        (PORT clk (1835:1835:1835) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1817:1817:1817))
        (PORT d[0] (1232:1232:1232) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1335:1335:1335))
        (PORT clk (1865:1865:1865) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2739:2739:2739))
        (PORT d[1] (1731:1731:1731) (1893:1893:1893))
        (PORT d[2] (2170:2170:2170) (2430:2430:2430))
        (PORT d[3] (1428:1428:1428) (1539:1539:1539))
        (PORT d[4] (1623:1623:1623) (1734:1734:1734))
        (PORT d[5] (2437:2437:2437) (2649:2649:2649))
        (PORT d[6] (1432:1432:1432) (1503:1503:1503))
        (PORT d[7] (1363:1363:1363) (1462:1462:1462))
        (PORT d[8] (1349:1349:1349) (1451:1451:1451))
        (PORT d[9] (1940:1940:1940) (2103:2103:2103))
        (PORT d[10] (1327:1327:1327) (1424:1424:1424))
        (PORT d[11] (2217:2217:2217) (2412:2412:2412))
        (PORT d[12] (792:792:792) (863:863:863))
        (PORT clk (1862:1862:1862) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1489:1489:1489))
        (PORT d[1] (1404:1404:1404) (1502:1502:1502))
        (PORT d[2] (1567:1567:1567) (1677:1677:1677))
        (PORT d[3] (1326:1326:1326) (1428:1428:1428))
        (PORT d[4] (1317:1317:1317) (1429:1429:1429))
        (PORT d[5] (1351:1351:1351) (1463:1463:1463))
        (PORT d[6] (1314:1314:1314) (1412:1412:1412))
        (PORT d[7] (1427:1427:1427) (1541:1541:1541))
        (PORT d[8] (1373:1373:1373) (1459:1459:1459))
        (PORT d[9] (1298:1298:1298) (1419:1419:1419))
        (PORT d[10] (1351:1351:1351) (1460:1460:1460))
        (PORT d[11] (1689:1689:1689) (1826:1826:1826))
        (PORT d[12] (1354:1354:1354) (1477:1477:1477))
        (PORT clk (1833:1833:1833) (1815:1815:1815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1815:1815:1815))
        (PORT d[0] (1089:1089:1089) (1058:1058:1058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[5\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (966:966:966))
        (PORT datab (964:964:964) (980:980:980))
        (PORT datac (683:683:683) (738:738:738))
        (PORT datad (1225:1225:1225) (1245:1245:1245))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (710:710:710) (741:741:741))
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (2124:2124:2124))
        (PORT d[1] (1724:1724:1724) (1883:1883:1883))
        (PORT d[2] (1712:1712:1712) (1867:1867:1867))
        (PORT d[3] (1073:1073:1073) (1174:1174:1174))
        (PORT d[4] (1947:1947:1947) (2069:2069:2069))
        (PORT d[5] (2129:2129:2129) (2283:2283:2283))
        (PORT d[6] (1732:1732:1732) (1830:1830:1830))
        (PORT d[7] (729:729:729) (811:811:811))
        (PORT d[8] (1968:1968:1968) (2104:2104:2104))
        (PORT d[9] (1906:1906:1906) (2031:2031:2031))
        (PORT d[10] (1443:1443:1443) (1562:1562:1562))
        (PORT d[11] (2609:2609:2609) (2778:2778:2778))
        (PORT d[12] (1388:1388:1388) (1513:1513:1513))
        (PORT clk (1868:1868:1868) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1160:1160:1160))
        (PORT d[1] (1300:1300:1300) (1392:1392:1392))
        (PORT d[2] (1295:1295:1295) (1380:1380:1380))
        (PORT d[3] (1057:1057:1057) (1127:1127:1127))
        (PORT d[4] (1398:1398:1398) (1480:1480:1480))
        (PORT d[5] (1074:1074:1074) (1150:1150:1150))
        (PORT d[6] (1074:1074:1074) (1154:1154:1154))
        (PORT d[7] (1120:1120:1120) (1214:1214:1214))
        (PORT d[8] (1239:1239:1239) (1313:1313:1313))
        (PORT d[9] (1050:1050:1050) (1133:1133:1133))
        (PORT d[10] (1089:1089:1089) (1168:1168:1168))
        (PORT d[11] (1892:1892:1892) (1981:1981:1981))
        (PORT d[12] (1032:1032:1032) (1118:1118:1118))
        (PORT clk (1839:1839:1839) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1821:1821:1821))
        (PORT d[0] (850:850:850) (813:813:813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1235:1235:1235) (1247:1247:1247))
        (PORT clk (1862:1862:1862) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2084:2084:2084))
        (PORT d[1] (1730:1730:1730) (1916:1916:1916))
        (PORT d[2] (2031:2031:2031) (2231:2231:2231))
        (PORT d[3] (1733:1733:1733) (1850:1850:1850))
        (PORT d[4] (1891:1891:1891) (2053:2053:2053))
        (PORT d[5] (2305:2305:2305) (2481:2481:2481))
        (PORT d[6] (2043:2043:2043) (2181:2181:2181))
        (PORT d[7] (1503:1503:1503) (1579:1579:1579))
        (PORT d[8] (1779:1779:1779) (1908:1908:1908))
        (PORT d[9] (2029:2029:2029) (2146:2146:2146))
        (PORT d[10] (1473:1473:1473) (1576:1576:1576))
        (PORT d[11] (2135:2135:2135) (2319:2319:2319))
        (PORT d[12] (1232:1232:1232) (1333:1333:1333))
        (PORT clk (1859:1859:1859) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1415:1415:1415))
        (PORT d[1] (1431:1431:1431) (1571:1571:1571))
        (PORT d[2] (1771:1771:1771) (1864:1864:1864))
        (PORT d[3] (1752:1752:1752) (1906:1906:1906))
        (PORT d[4] (1444:1444:1444) (1529:1529:1529))
        (PORT d[5] (1250:1250:1250) (1330:1330:1330))
        (PORT d[6] (1619:1619:1619) (1733:1733:1733))
        (PORT d[7] (1235:1235:1235) (1326:1326:1326))
        (PORT d[8] (1187:1187:1187) (1275:1275:1275))
        (PORT d[9] (1212:1212:1212) (1281:1281:1281))
        (PORT d[10] (1286:1286:1286) (1364:1364:1364))
        (PORT d[11] (1886:1886:1886) (1989:1989:1989))
        (PORT d[12] (1591:1591:1591) (1699:1699:1699))
        (PORT clk (1831:1831:1831) (1812:1812:1812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1812:1812:1812))
        (PORT d[0] (1106:1106:1106) (1083:1083:1083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (964:964:964))
        (PORT datab (911:911:911) (975:975:975))
        (PORT datac (648:648:648) (666:666:666))
        (PORT datad (1076:1076:1076) (1060:1060:1060))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (1038:1038:1038))
        (PORT clk (1872:1872:1872) (1902:1902:1902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (2033:2033:2033))
        (PORT d[1] (1474:1474:1474) (1634:1634:1634))
        (PORT d[2] (1786:1786:1786) (1943:1943:1943))
        (PORT d[3] (1064:1064:1064) (1152:1152:1152))
        (PORT d[4] (2276:2276:2276) (2412:2412:2412))
        (PORT d[5] (2185:2185:2185) (2338:2338:2338))
        (PORT d[6] (2061:2061:2061) (2185:2185:2185))
        (PORT d[7] (1015:1015:1015) (1123:1123:1123))
        (PORT d[8] (1984:1984:1984) (2147:2147:2147))
        (PORT d[9] (1655:1655:1655) (1789:1789:1789))
        (PORT d[10] (1402:1402:1402) (1522:1522:1522))
        (PORT d[11] (1748:1748:1748) (1912:1912:1912))
        (PORT d[12] (1415:1415:1415) (1546:1546:1546))
        (PORT clk (1869:1869:1869) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1125:1125:1125))
        (PORT d[1] (1086:1086:1086) (1167:1167:1167))
        (PORT d[2] (1332:1332:1332) (1443:1443:1443))
        (PORT d[3] (1023:1023:1023) (1098:1098:1098))
        (PORT d[4] (1104:1104:1104) (1188:1188:1188))
        (PORT d[5] (1352:1352:1352) (1437:1437:1437))
        (PORT d[6] (1313:1313:1313) (1400:1400:1400))
        (PORT d[7] (1283:1283:1283) (1354:1354:1354))
        (PORT d[8] (1057:1057:1057) (1145:1145:1145))
        (PORT d[9] (1355:1355:1355) (1462:1462:1462))
        (PORT d[10] (1346:1346:1346) (1458:1458:1458))
        (PORT d[11] (1080:1080:1080) (1167:1167:1167))
        (PORT d[12] (1023:1023:1023) (1107:1107:1107))
        (PORT clk (1840:1840:1840) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (PORT d[0] (861:861:861) (834:834:834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1326:1326:1326))
        (PORT clk (1863:1863:1863) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2729:2729:2729))
        (PORT d[1] (1999:1999:1999) (2145:2145:2145))
        (PORT d[2] (2163:2163:2163) (2435:2435:2435))
        (PORT d[3] (1409:1409:1409) (1546:1546:1546))
        (PORT d[4] (1344:1344:1344) (1468:1468:1468))
        (PORT d[5] (2460:2460:2460) (2673:2673:2673))
        (PORT d[6] (1421:1421:1421) (1512:1512:1512))
        (PORT d[7] (1361:1361:1361) (1457:1457:1457))
        (PORT d[8] (1368:1368:1368) (1476:1476:1476))
        (PORT d[9] (1654:1654:1654) (1809:1809:1809))
        (PORT d[10] (755:755:755) (832:832:832))
        (PORT d[11] (2067:2067:2067) (2267:2267:2267))
        (PORT d[12] (805:805:805) (887:887:887))
        (PORT clk (1860:1860:1860) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1486:1486:1486))
        (PORT d[1] (1336:1336:1336) (1441:1441:1441))
        (PORT d[2] (1559:1559:1559) (1668:1668:1668))
        (PORT d[3] (1348:1348:1348) (1448:1448:1448))
        (PORT d[4] (1316:1316:1316) (1445:1445:1445))
        (PORT d[5] (1520:1520:1520) (1614:1614:1614))
        (PORT d[6] (1344:1344:1344) (1462:1462:1462))
        (PORT d[7] (1424:1424:1424) (1544:1544:1544))
        (PORT d[8] (1347:1347:1347) (1437:1437:1437))
        (PORT d[9] (1506:1506:1506) (1599:1599:1599))
        (PORT d[10] (1379:1379:1379) (1495:1495:1495))
        (PORT d[11] (1932:1932:1932) (2067:2067:2067))
        (PORT d[12] (1385:1385:1385) (1517:1517:1517))
        (PORT clk (1831:1831:1831) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1813:1813:1813))
        (PORT d[0] (1085:1085:1085) (1087:1087:1087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (963:963:963))
        (PORT datab (957:957:957) (985:985:985))
        (PORT datac (681:681:681) (735:735:735))
        (PORT datad (1156:1156:1156) (1185:1185:1185))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (248:248:248))
        (PORT datab (222:222:222) (262:262:262))
        (PORT datac (740:740:740) (835:835:835))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[5\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (174:174:174) (208:208:208))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|valor_interno\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (216:216:216) (249:249:249))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst8\|valor_interno\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1551:1551:1551))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[9\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (604:604:604))
        (PORT datab (564:564:564) (622:622:622))
        (PORT datac (672:672:672) (752:752:752))
        (PORT datad (590:590:590) (603:603:603))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[10\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (408:408:408) (438:438:438))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1545:1545:1545))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1550:1550:1550))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (988:988:988) (1008:1008:1008))
        (PORT clk (1869:1869:1869) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1740:1740:1740))
        (PORT d[1] (1720:1720:1720) (1889:1889:1889))
        (PORT d[2] (1441:1441:1441) (1565:1565:1565))
        (PORT d[3] (783:783:783) (862:862:862))
        (PORT d[4] (2295:2295:2295) (2506:2506:2506))
        (PORT d[5] (1682:1682:1682) (1807:1807:1807))
        (PORT d[6] (2358:2358:2358) (2505:2505:2505))
        (PORT d[7] (1313:1313:1313) (1425:1425:1425))
        (PORT d[8] (2139:2139:2139) (2319:2319:2319))
        (PORT d[9] (1913:1913:1913) (2033:2033:2033))
        (PORT d[10] (1684:1684:1684) (1822:1822:1822))
        (PORT d[11] (2024:2024:2024) (2195:2195:2195))
        (PORT d[12] (1398:1398:1398) (1518:1518:1518))
        (PORT clk (1866:1866:1866) (1896:1896:1896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1900:1900:1900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1549:1549:1549))
        (PORT d[1] (1380:1380:1380) (1490:1490:1490))
        (PORT d[2] (1628:1628:1628) (1755:1755:1755))
        (PORT d[3] (1328:1328:1328) (1423:1423:1423))
        (PORT d[4] (1402:1402:1402) (1513:1513:1513))
        (PORT d[5] (1605:1605:1605) (1665:1665:1665))
        (PORT d[6] (1528:1528:1528) (1608:1608:1608))
        (PORT d[7] (1385:1385:1385) (1460:1460:1460))
        (PORT d[8] (1632:1632:1632) (1727:1727:1727))
        (PORT d[9] (1374:1374:1374) (1499:1499:1499))
        (PORT d[10] (1964:1964:1964) (2113:2113:2113))
        (PORT d[11] (1365:1365:1365) (1471:1471:1471))
        (PORT d[12] (1371:1371:1371) (1491:1491:1491))
        (PORT clk (1838:1838:1838) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1819:1819:1819))
        (PORT d[0] (1122:1122:1122) (1115:1115:1115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1245:1245:1245))
        (PORT clk (1861:1861:1861) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (1981:1981:1981))
        (PORT d[1] (1842:1842:1842) (2003:2003:2003))
        (PORT d[2] (1793:1793:1793) (2000:2000:2000))
        (PORT d[3] (1200:1200:1200) (1279:1279:1279))
        (PORT d[4] (2542:2542:2542) (2764:2764:2764))
        (PORT d[5] (1695:1695:1695) (1814:1814:1814))
        (PORT d[6] (2645:2645:2645) (2836:2836:2836))
        (PORT d[7] (1486:1486:1486) (1612:1612:1612))
        (PORT d[8] (2369:2369:2369) (2545:2545:2545))
        (PORT d[9] (1786:1786:1786) (1921:1921:1921))
        (PORT d[10] (1848:1848:1848) (2030:2030:2030))
        (PORT d[11] (1835:1835:1835) (1985:1985:1985))
        (PORT d[12] (1871:1871:1871) (2021:2021:2021))
        (PORT clk (1858:1858:1858) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (1906:1906:1906))
        (PORT d[1] (1721:1721:1721) (1890:1890:1890))
        (PORT d[2] (2092:2092:2092) (2181:2181:2181))
        (PORT d[3] (1747:1747:1747) (1909:1909:1909))
        (PORT d[4] (1860:1860:1860) (1982:1982:1982))
        (PORT d[5] (1598:1598:1598) (1734:1734:1734))
        (PORT d[6] (1641:1641:1641) (1770:1770:1770))
        (PORT d[7] (1792:1792:1792) (1877:1877:1877))
        (PORT d[8] (1779:1779:1779) (1887:1887:1887))
        (PORT d[9] (1828:1828:1828) (1984:1984:1984))
        (PORT d[10] (1640:1640:1640) (1742:1742:1742))
        (PORT d[11] (1836:1836:1836) (1933:1933:1933))
        (PORT d[12] (1566:1566:1566) (1702:1702:1702))
        (PORT clk (1830:1830:1830) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1811:1811:1811))
        (PORT d[0] (1380:1380:1380) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (664:664:664))
        (PORT datab (1300:1300:1300) (1384:1384:1384))
        (PORT datac (611:611:611) (621:621:621))
        (PORT datad (750:750:750) (741:741:741))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (1005:1005:1005))
        (PORT clk (1870:1870:1870) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1797:1797:1797))
        (PORT d[1] (1426:1426:1426) (1587:1587:1587))
        (PORT d[2] (1429:1429:1429) (1535:1535:1535))
        (PORT d[3] (706:706:706) (768:768:768))
        (PORT d[4] (2287:2287:2287) (2437:2437:2437))
        (PORT d[5] (1835:1835:1835) (1974:1974:1974))
        (PORT d[6] (1395:1395:1395) (1537:1537:1537))
        (PORT d[7] (1320:1320:1320) (1434:1434:1434))
        (PORT d[8] (2302:2302:2302) (2485:2485:2485))
        (PORT d[9] (1316:1316:1316) (1426:1426:1426))
        (PORT d[10] (1515:1515:1515) (1636:1636:1636))
        (PORT d[11] (1756:1756:1756) (1920:1920:1920))
        (PORT d[12] (1672:1672:1672) (1786:1786:1786))
        (PORT clk (1867:1867:1867) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1155:1155:1155))
        (PORT d[1] (1077:1077:1077) (1169:1169:1169))
        (PORT d[2] (1602:1602:1602) (1725:1725:1725))
        (PORT d[3] (1058:1058:1058) (1150:1150:1150))
        (PORT d[4] (1086:1086:1086) (1184:1184:1184))
        (PORT d[5] (1296:1296:1296) (1402:1402:1402))
        (PORT d[6] (1502:1502:1502) (1599:1599:1599))
        (PORT d[7] (1647:1647:1647) (1781:1781:1781))
        (PORT d[8] (1605:1605:1605) (1675:1675:1675))
        (PORT d[9] (1654:1654:1654) (1762:1762:1762))
        (PORT d[10] (1591:1591:1591) (1674:1674:1674))
        (PORT d[11] (1515:1515:1515) (1613:1613:1613))
        (PORT d[12] (1036:1036:1036) (1145:1145:1145))
        (PORT clk (1839:1839:1839) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1820:1820:1820))
        (PORT d[0] (1025:1025:1025) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1322:1322:1322))
        (PORT clk (1863:1863:1863) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1829:1829:1829))
        (PORT d[1] (1971:1971:1971) (2166:2166:2166))
        (PORT d[2] (1787:1787:1787) (1978:1978:1978))
        (PORT d[3] (1464:1464:1464) (1542:1542:1542))
        (PORT d[4] (2482:2482:2482) (2680:2680:2680))
        (PORT d[5] (2001:2001:2001) (2146:2146:2146))
        (PORT d[6] (2361:2361:2361) (2531:2531:2531))
        (PORT d[7] (1176:1176:1176) (1279:1279:1279))
        (PORT d[8] (2082:2082:2082) (2239:2239:2239))
        (PORT d[9] (1701:1701:1701) (1808:1808:1808))
        (PORT d[10] (1769:1769:1769) (1895:1895:1895))
        (PORT d[11] (2107:2107:2107) (2258:2258:2258))
        (PORT d[12] (1538:1538:1538) (1664:1664:1664))
        (PORT clk (1860:1860:1860) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1654:1654:1654))
        (PORT d[1] (1410:1410:1410) (1569:1569:1569))
        (PORT d[2] (1763:1763:1763) (1848:1848:1848))
        (PORT d[3] (1445:1445:1445) (1601:1601:1601))
        (PORT d[4] (1883:1883:1883) (2026:2026:2026))
        (PORT d[5] (1290:1290:1290) (1397:1397:1397))
        (PORT d[6] (1363:1363:1363) (1469:1469:1469))
        (PORT d[7] (1498:1498:1498) (1603:1603:1603))
        (PORT d[8] (1445:1445:1445) (1524:1524:1524))
        (PORT d[9] (1202:1202:1202) (1285:1285:1285))
        (PORT d[10] (1310:1310:1310) (1397:1397:1397))
        (PORT d[11] (1287:1287:1287) (1377:1377:1377))
        (PORT d[12] (1250:1250:1250) (1357:1357:1357))
        (PORT clk (1832:1832:1832) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1813:1813:1813))
        (PORT d[0] (1038:1038:1038) (1000:1000:1000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[6\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (917:917:917))
        (PORT datac (840:840:840) (851:851:851))
        (PORT datad (1077:1077:1077) (1077:1077:1077))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1028:1028:1028))
        (PORT clk (1868:1868:1868) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1710:1710:1710))
        (PORT d[1] (1462:1462:1462) (1618:1618:1618))
        (PORT d[2] (1462:1462:1462) (1591:1591:1591))
        (PORT d[3] (991:991:991) (1058:1058:1058))
        (PORT d[4] (2596:2596:2596) (2823:2823:2823))
        (PORT d[5] (1570:1570:1570) (1706:1706:1706))
        (PORT d[6] (2341:2341:2341) (2489:2489:2489))
        (PORT d[7] (1339:1339:1339) (1476:1476:1476))
        (PORT d[8] (2312:2312:2312) (2505:2505:2505))
        (PORT d[9] (1675:1675:1675) (1799:1799:1799))
        (PORT d[10] (1857:1857:1857) (2011:2011:2011))
        (PORT d[11] (2071:2071:2071) (2203:2203:2203))
        (PORT d[12] (1671:1671:1671) (1785:1785:1785))
        (PORT clk (1865:1865:1865) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1430:1430:1430) (1524:1524:1524))
        (PORT d[1] (1412:1412:1412) (1499:1499:1499))
        (PORT d[2] (1584:1584:1584) (1707:1707:1707))
        (PORT d[3] (1359:1359:1359) (1470:1470:1470))
        (PORT d[4] (1376:1376:1376) (1479:1479:1479))
        (PORT d[5] (1371:1371:1371) (1470:1470:1470))
        (PORT d[6] (1595:1595:1595) (1709:1709:1709))
        (PORT d[7] (1356:1356:1356) (1487:1487:1487))
        (PORT d[8] (1395:1395:1395) (1497:1497:1497))
        (PORT d[9] (1417:1417:1417) (1552:1552:1552))
        (PORT d[10] (1982:1982:1982) (2158:2158:2158))
        (PORT d[11] (1336:1336:1336) (1453:1453:1453))
        (PORT d[12] (1402:1402:1402) (1537:1537:1537))
        (PORT clk (1836:1836:1836) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1818:1818:1818))
        (PORT d[0] (1110:1110:1110) (1098:1098:1098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1307:1307:1307))
        (PORT clk (1857:1857:1857) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1724:1724:1724))
        (PORT d[1] (1639:1639:1639) (1743:1743:1743))
        (PORT d[2] (1797:1797:1797) (1963:1963:1963))
        (PORT d[3] (1485:1485:1485) (1569:1569:1569))
        (PORT d[4] (3011:3011:3011) (3303:3303:3303))
        (PORT d[5] (2010:2010:2010) (2137:2137:2137))
        (PORT d[6] (2020:2020:2020) (2245:2245:2245))
        (PORT d[7] (1522:1522:1522) (1660:1660:1660))
        (PORT d[8] (2383:2383:2383) (2562:2562:2562))
        (PORT d[9] (1715:1715:1715) (1835:1835:1835))
        (PORT d[10] (1892:1892:1892) (2078:2078:2078))
        (PORT d[11] (1786:1786:1786) (1927:1927:1927))
        (PORT d[12] (1553:1553:1553) (1686:1686:1686))
        (PORT clk (1854:1854:1854) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1889:1889:1889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1890:1890:1890))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1890:1890:1890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1890:1890:1890))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1890:1890:1890))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (1996:1996:1996))
        (PORT d[1] (2017:2017:2017) (2217:2217:2217))
        (PORT d[2] (2377:2377:2377) (2470:2470:2470))
        (PORT d[3] (1617:1617:1617) (1730:1730:1730))
        (PORT d[4] (1789:1789:1789) (1909:1909:1909))
        (PORT d[5] (1593:1593:1593) (1734:1734:1734))
        (PORT d[6] (2001:2001:2001) (2157:2157:2157))
        (PORT d[7] (1830:1830:1830) (1936:1936:1936))
        (PORT d[8] (1793:1793:1793) (1919:1919:1919))
        (PORT d[9] (1490:1490:1490) (1619:1619:1619))
        (PORT d[10] (1649:1649:1649) (1767:1767:1767))
        (PORT d[11] (1851:1851:1851) (1960:1960:1960))
        (PORT d[12] (1854:1854:1854) (2006:2006:2006))
        (PORT clk (1827:1827:1827) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1807:1807:1807))
        (PORT d[0] (1359:1359:1359) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (914:914:914))
        (PORT datac (937:937:937) (958:958:958))
        (PORT datad (1092:1092:1092) (1074:1074:1074))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[6\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (1009:1009:1009))
        (PORT datab (705:705:705) (812:812:812))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1198:1198:1198))
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (2048:2048:2048))
        (PORT d[1] (1695:1695:1695) (1859:1859:1859))
        (PORT d[2] (1399:1399:1399) (1521:1521:1521))
        (PORT d[3] (781:781:781) (857:857:857))
        (PORT d[4] (2265:2265:2265) (2411:2411:2411))
        (PORT d[5] (1954:1954:1954) (2075:2075:2075))
        (PORT d[6] (2047:2047:2047) (2176:2176:2176))
        (PORT d[7] (1030:1030:1030) (1146:1146:1146))
        (PORT d[8] (2282:2282:2282) (2440:2440:2440))
        (PORT d[9] (1668:1668:1668) (1784:1784:1784))
        (PORT d[10] (1830:1830:1830) (1944:1944:1944))
        (PORT d[11] (1980:1980:1980) (2136:2136:2136))
        (PORT d[12] (1704:1704:1704) (1824:1824:1824))
        (PORT clk (1868:1868:1868) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1178:1178:1178))
        (PORT d[1] (1098:1098:1098) (1193:1193:1193))
        (PORT d[2] (1594:1594:1594) (1702:1702:1702))
        (PORT d[3] (1050:1050:1050) (1158:1158:1158))
        (PORT d[4] (1111:1111:1111) (1215:1215:1215))
        (PORT d[5] (1283:1283:1283) (1384:1384:1384))
        (PORT d[6] (1286:1286:1286) (1377:1377:1377))
        (PORT d[7] (1642:1642:1642) (1787:1787:1787))
        (PORT d[8] (1103:1103:1103) (1187:1187:1187))
        (PORT d[9] (1069:1069:1069) (1171:1171:1171))
        (PORT d[10] (1621:1621:1621) (1703:1703:1703))
        (PORT d[11] (1070:1070:1070) (1179:1179:1179))
        (PORT d[12] (1031:1031:1031) (1131:1131:1131))
        (PORT clk (1839:1839:1839) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1821:1821:1821))
        (PORT d[0] (1039:1039:1039) (995:995:995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (1004:1004:1004))
        (PORT clk (1866:1866:1866) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1464:1464:1464))
        (PORT d[1] (1348:1348:1348) (1430:1430:1430))
        (PORT d[2] (1111:1111:1111) (1217:1217:1217))
        (PORT d[3] (775:775:775) (872:872:872))
        (PORT d[4] (2312:2312:2312) (2526:2526:2526))
        (PORT d[5] (1567:1567:1567) (1699:1699:1699))
        (PORT d[6] (2341:2341:2341) (2490:2490:2490))
        (PORT d[7] (1332:1332:1332) (1462:1462:1462))
        (PORT d[8] (2600:2600:2600) (2809:2809:2809))
        (PORT d[9] (1674:1674:1674) (1798:1798:1798))
        (PORT d[10] (1537:1537:1537) (1648:1648:1648))
        (PORT d[11] (2085:2085:2085) (2209:2209:2209))
        (PORT d[12] (1401:1401:1401) (1518:1518:1518))
        (PORT clk (1863:1863:1863) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1525:1525:1525))
        (PORT d[1] (1317:1317:1317) (1438:1438:1438))
        (PORT d[2] (2155:2155:2155) (2306:2306:2306))
        (PORT d[3] (1356:1356:1356) (1467:1467:1467))
        (PORT d[4] (1418:1418:1418) (1549:1549:1549))
        (PORT d[5] (1935:1935:1935) (2035:2035:2035))
        (PORT d[6] (1562:1562:1562) (1663:1663:1663))
        (PORT d[7] (1336:1336:1336) (1466:1466:1466))
        (PORT d[8] (1406:1406:1406) (1518:1518:1518))
        (PORT d[9] (1369:1369:1369) (1498:1498:1498))
        (PORT d[10] (1968:1968:1968) (2122:2122:2122))
        (PORT d[11] (1359:1359:1359) (1490:1490:1490))
        (PORT d[12] (1383:1383:1383) (1522:1522:1522))
        (PORT clk (1836:1836:1836) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1816:1816:1816))
        (PORT d[0] (1076:1076:1076) (1059:1059:1059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1817:1817:1817))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1817:1817:1817))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1817:1817:1817))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (905:905:905))
        (PORT datab (968:968:968) (1070:1070:1070))
        (PORT datac (616:616:616) (631:631:631))
        (PORT datad (904:904:904) (944:944:944))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[6\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (656:656:656))
        (PORT datab (241:241:241) (281:281:281))
        (PORT datac (607:607:607) (619:619:619))
        (PORT datad (517:517:517) (526:526:526))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|valor_interno\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (240:240:240))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst8\|valor_interno\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1551:1551:1551))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[10\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (760:760:760))
        (PORT datab (243:243:243) (290:290:290))
        (PORT datac (541:541:541) (592:592:592))
        (PORT datad (239:239:239) (280:280:280))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[11\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1093:1093:1093))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1920:1920:1920))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1550:1550:1550))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (937:937:937) (967:967:967))
        (PORT clk (1864:1864:1864) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1488:1488:1488))
        (PORT d[1] (1383:1383:1383) (1468:1468:1468))
        (PORT d[2] (1122:1122:1122) (1202:1202:1202))
        (PORT d[3] (776:776:776) (874:874:874))
        (PORT d[4] (2293:2293:2293) (2507:2507:2507))
        (PORT d[5] (1559:1559:1559) (1678:1678:1678))
        (PORT d[6] (1692:1692:1692) (1860:1860:1860))
        (PORT d[7] (1607:1607:1607) (1750:1750:1750))
        (PORT d[8] (2593:2593:2593) (2777:2777:2777))
        (PORT d[9] (1656:1656:1656) (1795:1795:1795))
        (PORT d[10] (1847:1847:1847) (1983:1983:1983))
        (PORT d[11] (2084:2084:2084) (2195:2195:2195))
        (PORT d[12] (1681:1681:1681) (1814:1814:1814))
        (PORT clk (1861:1861:1861) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (1851:1851:1851))
        (PORT d[1] (1331:1331:1331) (1447:1447:1447))
        (PORT d[2] (2199:2199:2199) (2329:2329:2329))
        (PORT d[3] (1365:1365:1365) (1483:1483:1483))
        (PORT d[4] (1366:1366:1366) (1500:1500:1500))
        (PORT d[5] (1718:1718:1718) (1834:1834:1834))
        (PORT d[6] (1911:1911:1911) (2039:2039:2039))
        (PORT d[7] (1367:1367:1367) (1506:1506:1506))
        (PORT d[8] (1380:1380:1380) (1488:1488:1488))
        (PORT d[9] (1644:1644:1644) (1786:1786:1786))
        (PORT d[10] (1900:1900:1900) (2043:2043:2043))
        (PORT d[11] (1630:1630:1630) (1762:1762:1762))
        (PORT d[12] (1361:1361:1361) (1498:1498:1498))
        (PORT clk (1833:1833:1833) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1814:1814:1814))
        (PORT d[0] (1101:1101:1101) (1110:1110:1110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1564:1564:1564))
        (PORT clk (1882:1882:1882) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (758:758:758) (822:822:822))
        (PORT d[1] (978:978:978) (1052:1052:1052))
        (PORT d[2] (1361:1361:1361) (1458:1458:1458))
        (PORT d[3] (1367:1367:1367) (1508:1508:1508))
        (PORT d[4] (2844:2844:2844) (3071:3071:3071))
        (PORT d[5] (1007:1007:1007) (1073:1073:1073))
        (PORT d[6] (1959:1959:1959) (2124:2124:2124))
        (PORT d[7] (1844:1844:1844) (2015:2015:2015))
        (PORT d[8] (1887:1887:1887) (2026:2026:2026))
        (PORT d[9] (1043:1043:1043) (1101:1101:1101))
        (PORT d[10] (1844:1844:1844) (1975:1975:1975))
        (PORT d[11] (1832:1832:1832) (1968:1968:1968))
        (PORT d[12] (1959:1959:1959) (2076:2076:2076))
        (PORT clk (1879:1879:1879) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1911:1911:1911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1912:1912:1912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2170:2170:2170))
        (PORT d[1] (1880:1880:1880) (2037:2037:2037))
        (PORT d[2] (1908:1908:1908) (2036:2036:2036))
        (PORT d[3] (1904:1904:1904) (2054:2054:2054))
        (PORT d[4] (2094:2094:2094) (2238:2238:2238))
        (PORT d[5] (1679:1679:1679) (1787:1787:1787))
        (PORT d[6] (1916:1916:1916) (2046:2046:2046))
        (PORT d[7] (2274:2274:2274) (2472:2472:2472))
        (PORT d[8] (2265:2265:2265) (2417:2417:2417))
        (PORT d[9] (1930:1930:1930) (2093:2093:2093))
        (PORT d[10] (1919:1919:1919) (2060:2060:2060))
        (PORT d[11] (2102:2102:2102) (2241:2241:2241))
        (PORT d[12] (1987:1987:1987) (2171:2171:2171))
        (PORT clk (1849:1849:1849) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1832:1832:1832))
        (PORT d[0] (1411:1411:1411) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (914:914:914))
        (PORT datab (657:657:657) (682:682:682))
        (PORT datac (944:944:944) (976:976:976))
        (PORT datad (1203:1203:1203) (1258:1258:1258))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1256:1256:1256))
        (PORT clk (1856:1856:1856) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1686:1686:1686))
        (PORT d[1] (1638:1638:1638) (1742:1742:1742))
        (PORT d[2] (1767:1767:1767) (1936:1936:1936))
        (PORT d[3] (1481:1481:1481) (1544:1544:1544))
        (PORT d[4] (3007:3007:3007) (3297:3297:3297))
        (PORT d[5] (2025:2025:2025) (2137:2137:2137))
        (PORT d[6] (2639:2639:2639) (2834:2834:2834))
        (PORT d[7] (1801:1801:1801) (1932:1932:1932))
        (PORT d[8] (2695:2695:2695) (2883:2883:2883))
        (PORT d[9] (1741:1741:1741) (1866:1866:1866))
        (PORT d[10] (1899:1899:1899) (2050:2050:2050))
        (PORT d[11] (1788:1788:1788) (1910:1910:1910))
        (PORT d[12] (1573:1573:1573) (1691:1691:1691))
        (PORT clk (1853:1853:1853) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1887:1887:1887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1888:1888:1888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (2007:2007:2007))
        (PORT d[1] (1852:1852:1852) (2015:2015:2015))
        (PORT d[2] (2386:2386:2386) (2492:2492:2492))
        (PORT d[3] (2057:2057:2057) (2235:2235:2235))
        (PORT d[4] (1860:1860:1860) (1980:1980:1980))
        (PORT d[5] (1594:1594:1594) (1735:1735:1735))
        (PORT d[6] (1983:1983:1983) (2177:2177:2177))
        (PORT d[7] (1831:1831:1831) (1937:1937:1937))
        (PORT d[8] (1771:1771:1771) (1896:1896:1896))
        (PORT d[9] (1818:1818:1818) (1955:1955:1955))
        (PORT d[10] (1628:1628:1628) (1743:1743:1743))
        (PORT d[11] (1834:1834:1834) (1940:1940:1940))
        (PORT d[12] (1887:1887:1887) (2045:2045:2045))
        (PORT clk (1825:1825:1825) (1806:1806:1806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1806:1806:1806))
        (PORT d[0] (1379:1379:1379) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1212:1212:1212))
        (PORT clk (1863:1863:1863) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1685:1685:1685) (1844:1844:1844))
        (PORT d[1] (1670:1670:1670) (1838:1838:1838))
        (PORT d[2] (2077:2077:2077) (2295:2295:2295))
        (PORT d[3] (1453:1453:1453) (1544:1544:1544))
        (PORT d[4] (2447:2447:2447) (2626:2626:2626))
        (PORT d[5] (2328:2328:2328) (2485:2485:2485))
        (PORT d[6] (2341:2341:2341) (2506:2506:2506))
        (PORT d[7] (1512:1512:1512) (1618:1618:1618))
        (PORT d[8] (2087:2087:2087) (2242:2242:2242))
        (PORT d[9] (1736:1736:1736) (1828:1828:1828))
        (PORT d[10] (1670:1670:1670) (1837:1837:1837))
        (PORT d[11] (2131:2131:2131) (2282:2282:2282))
        (PORT d[12] (1511:1511:1511) (1631:1631:1631))
        (PORT clk (1860:1860:1860) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1606:1606:1606))
        (PORT d[1] (1425:1425:1425) (1577:1577:1577))
        (PORT d[2] (1777:1777:1777) (1892:1892:1892))
        (PORT d[3] (1611:1611:1611) (1751:1751:1751))
        (PORT d[4] (1862:1862:1862) (2001:2001:2001))
        (PORT d[5] (1283:1283:1283) (1381:1381:1381))
        (PORT d[6] (1646:1646:1646) (1759:1759:1759))
        (PORT d[7] (1490:1490:1490) (1580:1580:1580))
        (PORT d[8] (1474:1474:1474) (1564:1564:1564))
        (PORT d[9] (1450:1450:1450) (1519:1519:1519))
        (PORT d[10] (1330:1330:1330) (1412:1412:1412))
        (PORT d[11] (1864:1864:1864) (1966:1966:1966))
        (PORT d[12] (1567:1567:1567) (1674:1674:1674))
        (PORT clk (1832:1832:1832) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1813:1813:1813))
        (PORT d[0] (1081:1081:1081) (1061:1061:1061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[7\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (916:916:916))
        (PORT datab (1677:1677:1677) (1699:1699:1699))
        (PORT datac (1100:1100:1100) (1095:1095:1095))
        (PORT datad (1088:1088:1088) (1106:1106:1106))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1523:1523:1523))
        (PORT clk (1863:1863:1863) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1644:1644:1644))
        (PORT d[1] (1588:1588:1588) (1710:1710:1710))
        (PORT d[2] (1458:1458:1458) (1626:1626:1626))
        (PORT d[3] (1759:1759:1759) (1830:1830:1830))
        (PORT d[4] (2682:2682:2682) (2959:2959:2959))
        (PORT d[5] (1566:1566:1566) (1726:1726:1726))
        (PORT d[6] (2896:2896:2896) (3063:3063:3063))
        (PORT d[7] (1835:1835:1835) (1994:1994:1994))
        (PORT d[8] (2681:2681:2681) (2882:2882:2882))
        (PORT d[9] (1703:1703:1703) (1807:1807:1807))
        (PORT d[10] (1837:1837:1837) (2003:2003:2003))
        (PORT d[11] (1774:1774:1774) (1914:1914:1914))
        (PORT d[12] (1592:1592:1592) (1721:1721:1721))
        (PORT clk (1860:1860:1860) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2245:2245:2245))
        (PORT d[1] (2310:2310:2310) (2496:2496:2496))
        (PORT d[2] (2390:2390:2390) (2499:2499:2499))
        (PORT d[3] (2041:2041:2041) (2222:2222:2222))
        (PORT d[4] (2070:2070:2070) (2242:2242:2242))
        (PORT d[5] (1884:1884:1884) (2044:2044:2044))
        (PORT d[6] (1952:1952:1952) (2102:2102:2102))
        (PORT d[7] (1798:1798:1798) (1917:1917:1917))
        (PORT d[8] (2104:2104:2104) (2229:2229:2229))
        (PORT d[9] (1794:1794:1794) (1941:1941:1941))
        (PORT d[10] (1934:1934:1934) (2066:2066:2066))
        (PORT d[11] (1862:1862:1862) (2009:2009:2009))
        (PORT d[12] (1843:1843:1843) (1999:1999:1999))
        (PORT clk (1832:1832:1832) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1813:1813:1813))
        (PORT d[0] (1440:1440:1440) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1556:1556:1556))
        (PORT clk (1869:1869:1869) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1366:1366:1366))
        (PORT d[1] (1333:1333:1333) (1467:1467:1467))
        (PORT d[2] (1466:1466:1466) (1616:1616:1616))
        (PORT d[3] (1775:1775:1775) (1866:1866:1866))
        (PORT d[4] (2972:2972:2972) (3244:3244:3244))
        (PORT d[5] (1587:1587:1587) (1732:1732:1732))
        (PORT d[6] (2935:2935:2935) (3150:3150:3150))
        (PORT d[7] (2087:2087:2087) (2236:2236:2236))
        (PORT d[8] (2986:2986:2986) (3197:3197:3197))
        (PORT d[9] (1988:1988:1988) (2085:2085:2085))
        (PORT d[10] (1876:1876:1876) (2062:2062:2062))
        (PORT d[11] (1785:1785:1785) (1942:1942:1942))
        (PORT d[12] (1922:1922:1922) (2047:2047:2047))
        (PORT clk (1866:1866:1866) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1900:1900:1900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2302:2302:2302))
        (PORT d[1] (2338:2338:2338) (2526:2526:2526))
        (PORT d[2] (2096:2096:2096) (2252:2252:2252))
        (PORT d[3] (2344:2344:2344) (2543:2543:2543))
        (PORT d[4] (2146:2146:2146) (2308:2308:2308))
        (PORT d[5] (1890:1890:1890) (2057:2057:2057))
        (PORT d[6] (2007:2007:2007) (2185:2185:2185))
        (PORT d[7] (1844:1844:1844) (2005:2005:2005))
        (PORT d[8] (2158:2158:2158) (2304:2304:2304))
        (PORT d[9] (2130:2130:2130) (2282:2282:2282))
        (PORT d[10] (1940:1940:1940) (2079:2079:2079))
        (PORT d[11] (2118:2118:2118) (2241:2241:2241))
        (PORT d[12] (2156:2156:2156) (2298:2298:2298))
        (PORT clk (1837:1837:1837) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1819:1819:1819))
        (PORT d[0] (1528:1528:1528) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (918:918:918))
        (PORT datac (1345:1345:1345) (1315:1315:1315))
        (PORT datad (1337:1337:1337) (1350:1350:1350))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (941:941:941) (979:979:979))
        (PORT clk (1862:1862:1862) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1810:1810:1810))
        (PORT d[1] (1917:1917:1917) (2042:2042:2042))
        (PORT d[2] (2044:2044:2044) (2236:2236:2236))
        (PORT d[3] (1497:1497:1497) (1571:1571:1571))
        (PORT d[4] (2519:2519:2519) (2740:2740:2740))
        (PORT d[5] (2287:2287:2287) (2413:2413:2413))
        (PORT d[6] (2342:2342:2342) (2514:2514:2514))
        (PORT d[7] (1492:1492:1492) (1596:1596:1596))
        (PORT d[8] (2396:2396:2396) (2562:2562:2562))
        (PORT d[9] (1802:1802:1802) (1925:1925:1925))
        (PORT d[10] (1579:1579:1579) (1734:1734:1734))
        (PORT d[11] (2017:2017:2017) (2162:2162:2162))
        (PORT d[12] (1910:1910:1910) (2045:2045:2045))
        (PORT clk (1859:1859:1859) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1681:1681:1681))
        (PORT d[1] (1696:1696:1696) (1860:1860:1860))
        (PORT d[2] (2080:2080:2080) (2188:2188:2188))
        (PORT d[3] (1757:1757:1757) (1934:1934:1934))
        (PORT d[4] (1573:1573:1573) (1692:1692:1692))
        (PORT d[5] (1297:1297:1297) (1413:1413:1413))
        (PORT d[6] (2015:2015:2015) (2190:2190:2190))
        (PORT d[7] (1811:1811:1811) (1965:1965:1965))
        (PORT d[8] (1514:1514:1514) (1624:1624:1624))
        (PORT d[9] (1829:1829:1829) (1985:1985:1985))
        (PORT d[10] (1317:1317:1317) (1409:1409:1409))
        (PORT d[11] (1544:1544:1544) (1631:1631:1631))
        (PORT d[12] (1586:1586:1586) (1718:1718:1718))
        (PORT clk (1830:1830:1830) (1812:1812:1812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1812:1812:1812))
        (PORT d[0] (1067:1067:1067) (1061:1061:1061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1738:1738:1738))
        (PORT clk (1873:1873:1873) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1636:1636:1636))
        (PORT d[1] (1588:1588:1588) (1721:1721:1721))
        (PORT d[2] (1723:1723:1723) (1871:1871:1871))
        (PORT d[3] (2021:2021:2021) (2100:2100:2100))
        (PORT d[4] (3407:3407:3407) (3665:3665:3665))
        (PORT d[5] (1462:1462:1462) (1566:1566:1566))
        (PORT d[6] (2153:2153:2153) (2315:2315:2315))
        (PORT d[7] (2115:2115:2115) (2297:2297:2297))
        (PORT d[8] (2973:2973:2973) (3193:3193:3193))
        (PORT d[9] (1441:1441:1441) (1525:1525:1525))
        (PORT d[10] (1822:1822:1822) (1976:1976:1976))
        (PORT d[11] (1547:1547:1547) (1684:1684:1684))
        (PORT d[12] (2224:2224:2224) (2346:2346:2346))
        (PORT clk (1870:1870:1870) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2636:2636:2636))
        (PORT d[1] (2263:2263:2263) (2446:2446:2446))
        (PORT d[2] (2249:2249:2249) (2425:2425:2425))
        (PORT d[3] (1966:1966:1966) (2165:2165:2165))
        (PORT d[4] (2153:2153:2153) (2305:2305:2305))
        (PORT d[5] (2181:2181:2181) (2368:2368:2368))
        (PORT d[6] (2070:2070:2070) (2255:2255:2255))
        (PORT d[7] (2128:2128:2128) (2305:2305:2305))
        (PORT d[8] (2169:2169:2169) (2334:2334:2334))
        (PORT d[9] (2145:2145:2145) (2315:2315:2315))
        (PORT d[10] (2386:2386:2386) (2565:2565:2565))
        (PORT d[11] (2144:2144:2144) (2324:2324:2324))
        (PORT d[12] (1877:1877:1877) (2022:2022:2022))
        (PORT clk (1841:1841:1841) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1823:1823:1823))
        (PORT d[0] (1494:1494:1494) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (913:913:913))
        (PORT datac (791:791:791) (773:773:773))
        (PORT datad (1608:1608:1608) (1629:1629:1629))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (1005:1005:1005))
        (PORT datab (708:708:708) (813:813:813))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (243:243:243))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (174:174:174) (208:208:208))
        (PORT datad (550:550:550) (553:553:553))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst8\|valor_interno\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1552:1552:1552))
        (PORT asdata (929:929:929) (953:953:953))
        (PORT clrn (1567:1567:1567) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[11\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (323:323:323))
        (PORT datab (373:373:373) (439:439:439))
        (PORT datac (360:360:360) (421:421:421))
        (PORT datad (218:218:218) (250:250:250))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (278:278:278))
        (PORT datab (236:236:236) (280:280:280))
        (PORT datac (358:358:358) (393:393:393))
        (PORT datad (205:205:205) (234:234:234))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (262:262:262))
        (PORT datac (553:553:553) (559:559:559))
        (PORT datad (558:558:558) (568:568:568))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|instruccion\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1545:1545:1545))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst3\|SELECTOR\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (375:375:375))
        (PORT datad (252:252:252) (327:327:327))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1545:1545:1545))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1550:1550:1550))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1574:1574:1574))
        (PORT clk (1862:1862:1862) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (2194:2194:2194))
        (PORT d[1] (2031:2031:2031) (2243:2243:2243))
        (PORT d[2] (2398:2398:2398) (2628:2628:2628))
        (PORT d[3] (2611:2611:2611) (2793:2793:2793))
        (PORT d[4] (961:961:961) (1041:1041:1041))
        (PORT d[5] (2516:2516:2516) (2727:2727:2727))
        (PORT d[6] (1428:1428:1428) (1497:1497:1497))
        (PORT d[7] (1819:1819:1819) (1983:1983:1983))
        (PORT d[8] (920:920:920) (982:982:982))
        (PORT d[9] (1809:1809:1809) (1964:1964:1964))
        (PORT d[10] (1531:1531:1531) (1630:1630:1630))
        (PORT d[11] (2998:2998:2998) (3225:3225:3225))
        (PORT d[12] (1628:1628:1628) (1727:1727:1727))
        (PORT clk (1859:1859:1859) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2719:2719:2719))
        (PORT d[1] (1732:1732:1732) (1900:1900:1900))
        (PORT d[2] (2146:2146:2146) (2283:2283:2283))
        (PORT d[3] (2039:2039:2039) (2220:2220:2220))
        (PORT d[4] (2343:2343:2343) (2501:2501:2501))
        (PORT d[5] (2165:2165:2165) (2330:2330:2330))
        (PORT d[6] (2140:2140:2140) (2262:2262:2262))
        (PORT d[7] (1761:1761:1761) (1922:1922:1922))
        (PORT d[8] (2034:2034:2034) (2176:2176:2176))
        (PORT d[9] (2297:2297:2297) (2438:2438:2438))
        (PORT d[10] (2189:2189:2189) (2279:2279:2279))
        (PORT d[11] (2289:2289:2289) (2418:2418:2418))
        (PORT d[12] (2117:2117:2117) (2283:2283:2283))
        (PORT clk (1830:1830:1830) (1812:1812:1812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1812:1812:1812))
        (PORT d[0] (1401:1401:1401) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1533:1533:1533))
        (PORT clk (1857:1857:1857) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2504:2504:2504))
        (PORT d[1] (1974:1974:1974) (2173:2173:2173))
        (PORT d[2] (2137:2137:2137) (2329:2329:2329))
        (PORT d[3] (2023:2023:2023) (2161:2161:2161))
        (PORT d[4] (1638:1638:1638) (1784:1784:1784))
        (PORT d[5] (2593:2593:2593) (2791:2791:2791))
        (PORT d[6] (1787:1787:1787) (1889:1889:1889))
        (PORT d[7] (1477:1477:1477) (1571:1571:1571))
        (PORT d[8] (1503:1503:1503) (1610:1610:1610))
        (PORT d[9] (2051:2051:2051) (2199:2199:2199))
        (PORT d[10] (1203:1203:1203) (1285:1285:1285))
        (PORT d[11] (2418:2418:2418) (2623:2623:2623))
        (PORT d[12] (917:917:917) (987:987:987))
        (PORT clk (1854:1854:1854) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1887:1887:1887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1888:1888:1888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1730:1730:1730))
        (PORT d[1] (1720:1720:1720) (1888:1888:1888))
        (PORT d[2] (2046:2046:2046) (2171:2171:2171))
        (PORT d[3] (1727:1727:1727) (1907:1907:1907))
        (PORT d[4] (2100:2100:2100) (2238:2238:2238))
        (PORT d[5] (1595:1595:1595) (1720:1720:1720))
        (PORT d[6] (1666:1666:1666) (1820:1820:1820))
        (PORT d[7] (1540:1540:1540) (1652:1652:1652))
        (PORT d[8] (1438:1438:1438) (1540:1540:1540))
        (PORT d[9] (2062:2062:2062) (2222:2222:2222))
        (PORT d[10] (1873:1873:1873) (1972:1972:1972))
        (PORT d[11] (1830:1830:1830) (1971:1971:1971))
        (PORT d[12] (1489:1489:1489) (1611:1611:1611))
        (PORT clk (1825:1825:1825) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1807:1807:1807))
        (PORT d[0] (1349:1349:1349) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (518:518:518))
        (PORT datab (650:650:650) (674:674:674))
        (PORT datac (1579:1579:1579) (1610:1610:1610))
        (PORT datad (1356:1356:1356) (1370:1370:1370))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1571:1571:1571))
        (PORT clk (1858:1858:1858) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2479:2479:2479))
        (PORT d[1] (2262:2262:2262) (2446:2446:2446))
        (PORT d[2] (2120:2120:2120) (2358:2358:2358))
        (PORT d[3] (2316:2316:2316) (2468:2468:2468))
        (PORT d[4] (1266:1266:1266) (1385:1385:1385))
        (PORT d[5] (2845:2845:2845) (3059:3059:3059))
        (PORT d[6] (1442:1442:1442) (1524:1524:1524))
        (PORT d[7] (1813:1813:1813) (1973:1973:1973))
        (PORT d[8] (1192:1192:1192) (1271:1271:1271))
        (PORT d[9] (2026:2026:2026) (2220:2220:2220))
        (PORT d[10] (1213:1213:1213) (1320:1320:1320))
        (PORT d[11] (2718:2718:2718) (2946:2946:2946))
        (PORT d[12] (1652:1652:1652) (1764:1764:1764))
        (PORT clk (1855:1855:1855) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1889:1889:1889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1890:1890:1890))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1890:1890:1890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1890:1890:1890))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1890:1890:1890))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2416:2416:2416))
        (PORT d[1] (1714:1714:1714) (1902:1902:1902))
        (PORT d[2] (2160:2160:2160) (2298:2298:2298))
        (PORT d[3] (1763:1763:1763) (1954:1954:1954))
        (PORT d[4] (2325:2325:2325) (2468:2468:2468))
        (PORT d[5] (1872:1872:1872) (2016:2016:2016))
        (PORT d[6] (1770:1770:1770) (1896:1896:1896))
        (PORT d[7] (2008:2008:2008) (2180:2180:2180))
        (PORT d[8] (2023:2023:2023) (2149:2149:2149))
        (PORT d[9] (2308:2308:2308) (2466:2466:2466))
        (PORT d[10] (2145:2145:2145) (2233:2233:2233))
        (PORT d[11] (1739:1739:1739) (1864:1864:1864))
        (PORT d[12] (1786:1786:1786) (1930:1930:1930))
        (PORT clk (1827:1827:1827) (1808:1808:1808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1808:1808:1808))
        (PORT d[0] (1414:1414:1414) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1809:1809:1809))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1368:1368:1368))
        (PORT clk (1870:1870:1870) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2669:2669:2669))
        (PORT d[1] (1758:1758:1758) (1945:1945:1945))
        (PORT d[2] (2478:2478:2478) (2770:2770:2770))
        (PORT d[3] (2018:2018:2018) (2176:2176:2176))
        (PORT d[4] (732:732:732) (805:805:805))
        (PORT d[5] (2592:2592:2592) (2869:2869:2869))
        (PORT d[6] (749:749:749) (809:809:809))
        (PORT d[7] (1674:1674:1674) (1837:1837:1837))
        (PORT d[8] (745:745:745) (813:813:813))
        (PORT d[9] (1639:1639:1639) (1799:1799:1799))
        (PORT d[10] (1322:1322:1322) (1437:1437:1437))
        (PORT d[11] (2344:2344:2344) (2534:2534:2534))
        (PORT d[12] (1390:1390:1390) (1494:1494:1494))
        (PORT clk (1867:1867:1867) (1896:1896:1896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1900:1900:1900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (2118:2118:2118))
        (PORT d[1] (1912:1912:1912) (1974:1974:1974))
        (PORT d[2] (1900:1900:1900) (2023:2023:2023))
        (PORT d[3] (1945:1945:1945) (2091:2091:2091))
        (PORT d[4] (1695:1695:1695) (1820:1820:1820))
        (PORT d[5] (2216:2216:2216) (2349:2349:2349))
        (PORT d[6] (2222:2222:2222) (2399:2399:2399))
        (PORT d[7] (1968:1968:1968) (2093:2093:2093))
        (PORT d[8] (1930:1930:1930) (2044:2044:2044))
        (PORT d[9] (1929:1929:1929) (2072:2072:2072))
        (PORT d[10] (1883:1883:1883) (2001:2001:2001))
        (PORT d[11] (2031:2031:2031) (2190:2190:2190))
        (PORT d[12] (1844:1844:1844) (1974:1974:1974))
        (PORT clk (1838:1838:1838) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1820:1820:1820))
        (PORT d[0] (1400:1400:1400) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (518:518:518))
        (PORT datab (863:863:863) (866:866:866))
        (PORT datac (1623:1623:1623) (1650:1650:1650))
        (PORT datad (1555:1555:1555) (1627:1627:1627))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (986:986:986) (1008:1008:1008))
        (PORT clk (1863:1863:1863) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (2058:2058:2058))
        (PORT d[1] (1990:1990:1990) (2189:2189:2189))
        (PORT d[2] (1783:1783:1783) (1979:1979:1979))
        (PORT d[3] (1784:1784:1784) (1899:1899:1899))
        (PORT d[4] (2208:2208:2208) (2403:2403:2403))
        (PORT d[5] (2288:2288:2288) (2447:2447:2447))
        (PORT d[6] (2081:2081:2081) (2284:2284:2284))
        (PORT d[7] (1495:1495:1495) (1620:1620:1620))
        (PORT d[8] (2083:2083:2083) (2236:2236:2236))
        (PORT d[9] (1775:1775:1775) (1898:1898:1898))
        (PORT d[10] (1836:1836:1836) (2017:2017:2017))
        (PORT d[11] (2148:2148:2148) (2322:2322:2322))
        (PORT d[12] (1532:1532:1532) (1626:1626:1626))
        (PORT clk (1860:1860:1860) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (977:977:977) (1052:1052:1052))
        (PORT d[1] (1321:1321:1321) (1445:1445:1445))
        (PORT d[2] (1765:1765:1765) (1856:1856:1856))
        (PORT d[3] (1621:1621:1621) (1770:1770:1770))
        (PORT d[4] (2148:2148:2148) (2295:2295:2295))
        (PORT d[5] (1006:1006:1006) (1079:1079:1079))
        (PORT d[6] (1661:1661:1661) (1778:1778:1778))
        (PORT d[7] (918:918:918) (988:988:988))
        (PORT d[8] (885:885:885) (945:945:945))
        (PORT d[9] (1179:1179:1179) (1252:1252:1252))
        (PORT d[10] (1008:1008:1008) (1080:1080:1080))
        (PORT d[11] (1847:1847:1847) (1970:1970:1970))
        (PORT d[12] (1555:1555:1555) (1685:1685:1685))
        (PORT clk (1831:1831:1831) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1813:1813:1813))
        (PORT d[0] (775:775:775) (759:759:759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1550:1550:1550) (1587:1587:1587))
        (PORT clk (1867:1867:1867) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (2971:2971:2971))
        (PORT d[1] (2026:2026:2026) (2217:2217:2217))
        (PORT d[2] (2477:2477:2477) (2770:2770:2770))
        (PORT d[3] (1713:1713:1713) (1875:1875:1875))
        (PORT d[4] (1047:1047:1047) (1131:1131:1131))
        (PORT d[5] (2741:2741:2741) (2973:2973:2973))
        (PORT d[6] (1084:1084:1084) (1162:1162:1162))
        (PORT d[7] (1731:1731:1731) (1864:1864:1864))
        (PORT d[8] (1090:1090:1090) (1201:1201:1201))
        (PORT d[9] (1671:1671:1671) (1824:1824:1824))
        (PORT d[10] (1051:1051:1051) (1155:1155:1155))
        (PORT d[11] (2056:2056:2056) (2256:2256:2256))
        (PORT d[12] (1099:1099:1099) (1206:1206:1206))
        (PORT clk (1864:1864:1864) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1897:1897:1897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2090:2090:2090))
        (PORT d[1] (1600:1600:1600) (1712:1712:1712))
        (PORT d[2] (1852:1852:1852) (1987:1987:1987))
        (PORT d[3] (1910:1910:1910) (2043:2043:2043))
        (PORT d[4] (1599:1599:1599) (1749:1749:1749))
        (PORT d[5] (1659:1659:1659) (1799:1799:1799))
        (PORT d[6] (2257:2257:2257) (2423:2423:2423))
        (PORT d[7] (1719:1719:1719) (1863:1863:1863))
        (PORT d[8] (1632:1632:1632) (1748:1748:1748))
        (PORT d[9] (1780:1780:1780) (1896:1896:1896))
        (PORT d[10] (1884:1884:1884) (2004:2004:2004))
        (PORT d[11] (1942:1942:1942) (2078:2078:2078))
        (PORT d[12] (1863:1863:1863) (1973:1973:1973))
        (PORT clk (1835:1835:1835) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1817:1817:1817))
        (PORT d[0] (1406:1406:1406) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (839:839:839))
        (PORT datab (659:659:659) (736:736:736))
        (PORT datad (1553:1553:1553) (1642:1642:1642))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1582:1582:1582))
        (PORT clk (1852:1852:1852) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2410:2410:2410))
        (PORT d[1] (1965:1965:1965) (2175:2175:2175))
        (PORT d[2] (2340:2340:2340) (2563:2563:2563))
        (PORT d[3] (2354:2354:2354) (2514:2514:2514))
        (PORT d[4] (1545:1545:1545) (1660:1660:1660))
        (PORT d[5] (2269:2269:2269) (2499:2499:2499))
        (PORT d[6] (1480:1480:1480) (1585:1585:1585))
        (PORT d[7] (1482:1482:1482) (1619:1619:1619))
        (PORT d[8] (1498:1498:1498) (1600:1600:1600))
        (PORT d[9] (2072:2072:2072) (2230:2230:2230))
        (PORT d[10] (1221:1221:1221) (1312:1312:1312))
        (PORT d[11] (2706:2706:2706) (2929:2929:2929))
        (PORT d[12] (1615:1615:1615) (1711:1711:1711))
        (PORT clk (1849:1849:1849) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1883:1883:1883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1720:1720:1720))
        (PORT d[1] (1723:1723:1723) (1905:1905:1905))
        (PORT d[2] (2154:2154:2154) (2288:2288:2288))
        (PORT d[3] (2031:2031:2031) (2203:2203:2203))
        (PORT d[4] (2105:2105:2105) (2241:2241:2241))
        (PORT d[5] (1562:1562:1562) (1681:1681:1681))
        (PORT d[6] (1850:1850:1850) (1953:1953:1953))
        (PORT d[7] (1518:1518:1518) (1631:1631:1631))
        (PORT d[8] (1733:1733:1733) (1852:1852:1852))
        (PORT d[9] (1491:1491:1491) (1610:1610:1610))
        (PORT d[10] (1650:1650:1650) (1726:1726:1726))
        (PORT d[11] (1522:1522:1522) (1642:1642:1642))
        (PORT d[12] (1527:1527:1527) (1658:1658:1658))
        (PORT clk (1821:1821:1821) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1802:1802:1802))
        (PORT d[0] (1384:1384:1384) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1652:1652:1652))
        (PORT clk (1857:1857:1857) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (2199:2199:2199))
        (PORT d[1] (1971:1971:1971) (2177:2177:2177))
        (PORT d[2] (2367:2367:2367) (2597:2597:2597))
        (PORT d[3] (2312:2312:2312) (2457:2457:2457))
        (PORT d[4] (1311:1311:1311) (1434:1434:1434))
        (PORT d[5] (2873:2873:2873) (3089:3089:3089))
        (PORT d[6] (1500:1500:1500) (1602:1602:1602))
        (PORT d[7] (1827:1827:1827) (1976:1976:1976))
        (PORT d[8] (1197:1197:1197) (1282:1282:1282))
        (PORT d[9] (1848:1848:1848) (2008:2008:2008))
        (PORT d[10] (1212:1212:1212) (1319:1319:1319))
        (PORT d[11] (2717:2717:2717) (2945:2945:2945))
        (PORT d[12] (1136:1136:1136) (1203:1203:1203))
        (PORT clk (1854:1854:1854) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1887:1887:1887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1888:1888:1888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2720:2720:2720))
        (PORT d[1] (1739:1739:1739) (1926:1926:1926))
        (PORT d[2] (2158:2158:2158) (2294:2294:2294))
        (PORT d[3] (1998:1998:1998) (2179:2179:2179))
        (PORT d[4] (2329:2329:2329) (2471:2471:2471))
        (PORT d[5] (1856:1856:1856) (1999:1999:1999))
        (PORT d[6] (2124:2124:2124) (2227:2227:2227))
        (PORT d[7] (1987:1987:1987) (2157:2157:2157))
        (PORT d[8] (1738:1738:1738) (1862:1862:1862))
        (PORT d[9] (1776:1776:1776) (1915:1915:1915))
        (PORT d[10] (1878:1878:1878) (1975:1975:1975))
        (PORT d[11] (1748:1748:1748) (1868:1868:1868))
        (PORT d[12] (1776:1776:1776) (1918:1918:1918))
        (PORT clk (1825:1825:1825) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1807:1807:1807))
        (PORT d[0] (1374:1374:1374) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1430:1430:1430))
        (PORT datab (658:658:658) (735:735:735))
        (PORT datad (1596:1596:1596) (1633:1633:1633))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (669:669:669))
        (PORT datab (597:597:597) (661:661:661))
        (PORT datac (174:174:174) (208:208:208))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (243:243:243))
        (PORT datab (198:198:198) (236:236:236))
        (PORT datac (683:683:683) (780:780:780))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|valor_interno\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (243:243:243))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst8\|valor_interno\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1551:1551:1551))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1566:1566:1566) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (601:601:601))
        (PORT datab (647:647:647) (717:717:717))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (633:633:633) (724:724:724))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (341:341:341))
        (PORT datab (452:452:452) (521:521:521))
        (PORT datac (599:599:599) (657:657:657))
        (PORT datad (620:620:620) (672:672:672))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (194:194:194) (227:227:227))
        (PORT datad (216:216:216) (241:241:241))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (267:267:267))
        (PORT datab (221:221:221) (261:261:261))
        (PORT datac (502:502:502) (511:511:511))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (285:285:285))
        (PORT datac (348:348:348) (377:377:377))
        (PORT datad (564:564:564) (574:574:574))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (667:667:667))
        (PORT datab (391:391:391) (430:430:430))
        (PORT datac (936:936:936) (974:974:974))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|instruccion\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1545:1545:1545))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (375:375:375))
        (PORT datad (251:251:251) (324:324:324))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (739:739:739))
        (PORT datab (391:391:391) (431:431:431))
        (PORT datac (353:353:353) (383:383:383))
        (PORT datad (605:605:605) (619:619:619))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|liga\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1545:1545:1545))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[0\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (329:329:329))
        (PORT datab (385:385:385) (412:412:412))
        (PORT datac (372:372:372) (403:403:403))
        (PORT datad (569:569:569) (617:617:617))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (734:734:734))
        (PORT datab (389:389:389) (429:429:429))
        (PORT datac (352:352:352) (380:380:380))
        (PORT datad (604:604:604) (614:614:614))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|CZ\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1545:1545:1545))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ACCB\|data_out\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (650:650:650) (690:690:690))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (737:737:737))
        (PORT datab (388:388:388) (428:428:428))
        (PORT datac (349:349:349) (380:380:380))
        (PORT datad (603:603:603) (616:616:616))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|EB\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1545:1545:1545))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ACCB\|data_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1545:1545:1545))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1312:1312:1312) (1401:1401:1401))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ACCB\|data_out\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (222:222:222) (250:250:250))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ACCB\|data_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1778:1778:1778) (1823:1823:1823))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ACCB\|data_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT asdata (916:916:916) (930:930:930))
        (PORT ena (1778:1778:1778) (1823:1823:1823))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ACCB\|data_out\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (222:222:222) (249:249:249))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ACCB\|data_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1778:1778:1778) (1823:1823:1823))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ACCB\|data_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT asdata (743:743:743) (771:771:771))
        (PORT ena (1188:1188:1188) (1207:1207:1207))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|inst10\|output\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (509:509:509))
        (PORT datab (391:391:391) (469:469:469))
        (PORT datac (402:402:402) (471:471:471))
        (PORT datad (683:683:683) (768:768:768))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ACCB\|data_out\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (410:410:410) (441:441:441))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ACCB\|data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1545:1545:1545))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1312:1312:1312) (1401:1401:1401))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ACCB\|data_out\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ACCB\|data_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1188:1188:1188) (1207:1207:1207))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ACCB\|data_out\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (222:222:222) (250:250:250))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ACCB\|data_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1188:1188:1188) (1207:1207:1207))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|inst10\|output\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (742:742:742))
        (PORT datab (755:755:755) (847:847:847))
        (PORT datac (688:688:688) (783:783:783))
        (PORT datad (662:662:662) (755:755:755))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|inst10\|output\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (533:533:533))
        (PORT datac (174:174:174) (207:207:207))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|inst2\|valor_interno\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1236:1236:1236))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|CN\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1545:1545:1545))
        (PORT asdata (523:523:523) (557:557:557))
        (PORT clrn (1567:1567:1567) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Banderas\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1545:1545:1545))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|inst11\|output\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (487:487:487))
        (PORT datac (261:261:261) (339:339:339))
        (PORT datad (696:696:696) (780:780:780))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|inst3\|valor_interno\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1244:1244:1244))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1549:1549:1549))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Q\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1550:1550:1550))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Q\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1549:1549:1549))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Q\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1554:1554:1554))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Q\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1551:1551:1551))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Q\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Q\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1535:1535:1535))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Q\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1538:1538:1538))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Yupa_interno\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1548:1548:1548))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Yupa_interno\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Yupa_interno\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1550:1550:1550))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Yupa_interno\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1539:1539:1539))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Yupa_interno\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1533:1533:1533))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Yupa_interno\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1551:1551:1551))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
)
