============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     ¿µ×Ó½¡
   Run Date =   Fri Nov 15 15:53:09 2019

   Run on =     DESKTOP-02647D1
============================================================
RUN-001 : GUI based run...
============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     ¿µ×Ó½¡
   Run Date =   Fri Nov 15 15:53:09 2019

   Run on =     DESKTOP-02647D1
============================================================
RUN-1002 : start command "open_project uart.al"
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = C11; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u25
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 272/2 useful/useless nets, 238/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 1, 103 better
SYN-1014 : Optimize round 2
SYN-1032 : 209/49 useful/useless nets, 175/41 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 48 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 175/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          110
  #and                 25
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 74
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              14
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |36     |74     |19     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 220/0 useful/useless nets, 187/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 331/0 useful/useless nets, 298/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 120 better
SYN-2501 : Optimize round 2
SYN-1032 : 307/0 useful/useless nets, 274/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 359/0 useful/useless nets, 326/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 81 (3.59), #lev = 3 (2.31)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 202 instances into 85 LUTs, name keeping = 68%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 236/0 useful/useless nets, 203/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 73 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 83 LUT to BLE ...
SYN-4008 : Packed 83 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 18 SEQ (116 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 15 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 98/121 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                   73   out of  19600    0.37%
#le                   126
  #lut only            53   out of    126   42.06%
  #reg only            15   out of    126   11.90%
  #lut&reg             58   out of    126   46.03%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |126   |111   |73    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (50 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 73 instances
RUN-1001 : 32 mslices, 32 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 174 nets
RUN-1001 : 110 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 71 instances, 64 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 674, tnet num: 172, tinst num: 71, tnode num: 873, tedge num: 1126.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 100 clock pins, and constraint 199 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.019181s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 53418.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 34786.5, overlap = 0
PHY-3002 : Step(2): len = 26842.8, overlap = 0
PHY-3002 : Step(3): len = 21670, overlap = 0
PHY-3002 : Step(4): len = 18596.4, overlap = 0
PHY-3002 : Step(5): len = 16217.5, overlap = 0
PHY-3002 : Step(6): len = 14606.5, overlap = 0
PHY-3002 : Step(7): len = 13287.6, overlap = 0
PHY-3002 : Step(8): len = 11713.8, overlap = 0
PHY-3002 : Step(9): len = 9975.6, overlap = 0
PHY-3002 : Step(10): len = 8660.2, overlap = 0
PHY-3002 : Step(11): len = 7695.6, overlap = 0
PHY-3002 : Step(12): len = 6595.3, overlap = 0
PHY-3002 : Step(13): len = 5962.9, overlap = 0
PHY-3002 : Step(14): len = 5338.2, overlap = 0
PHY-3002 : Step(15): len = 4793.1, overlap = 0
PHY-3002 : Step(16): len = 4428.3, overlap = 0
PHY-3002 : Step(17): len = 4279.7, overlap = 0
PHY-3002 : Step(18): len = 3925.2, overlap = 0
PHY-3002 : Step(19): len = 3690.5, overlap = 0
PHY-3002 : Step(20): len = 3595.9, overlap = 0
PHY-3002 : Step(21): len = 3430.4, overlap = 0
PHY-3002 : Step(22): len = 3149.5, overlap = 0
PHY-3002 : Step(23): len = 3133.8, overlap = 0
PHY-3002 : Step(24): len = 3210.7, overlap = 0
PHY-3002 : Step(25): len = 3013.8, overlap = 0
PHY-3002 : Step(26): len = 2853.7, overlap = 0
PHY-3002 : Step(27): len = 2800.1, overlap = 0
PHY-3002 : Step(28): len = 2788.5, overlap = 0
PHY-3002 : Step(29): len = 2788.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005965s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(30): len = 2765.1, overlap = 1
PHY-3002 : Step(31): len = 2764, overlap = 1
PHY-3002 : Step(32): len = 2748.5, overlap = 1
PHY-3002 : Step(33): len = 2787.5, overlap = 0.75
PHY-3002 : Step(34): len = 2786.6, overlap = 0.25
PHY-3002 : Step(35): len = 2760.6, overlap = 0
PHY-3002 : Step(36): len = 2856.4, overlap = 0
PHY-3002 : Step(37): len = 2980.4, overlap = 0
PHY-3002 : Step(38): len = 2945.3, overlap = 0
PHY-3002 : Step(39): len = 2920.7, overlap = 0
PHY-3002 : Step(40): len = 2949.5, overlap = 0
PHY-3002 : Step(41): len = 2885.9, overlap = 0
PHY-3002 : Step(42): len = 2854, overlap = 0
PHY-3002 : Step(43): len = 2874.5, overlap = 0
PHY-3002 : Step(44): len = 2816.9, overlap = 0
PHY-3002 : Step(45): len = 2749.7, overlap = 0
PHY-3002 : Step(46): len = 2691.7, overlap = 0
PHY-3002 : Step(47): len = 2523.5, overlap = 0
PHY-3002 : Step(48): len = 2461.6, overlap = 0.5
PHY-3002 : Step(49): len = 2509.4, overlap = 0.25
PHY-3002 : Step(50): len = 2453.5, overlap = 0
PHY-3002 : Step(51): len = 2404.8, overlap = 0
PHY-3002 : Step(52): len = 2290.8, overlap = 0
PHY-3002 : Step(53): len = 2261.2, overlap = 0
PHY-3002 : Step(54): len = 2285.8, overlap = 0.5
PHY-3002 : Step(55): len = 2285.7, overlap = 0
PHY-3002 : Step(56): len = 2196.5, overlap = 0
PHY-3002 : Step(57): len = 2033.9, overlap = 1
PHY-3002 : Step(58): len = 2056.6, overlap = 2
PHY-3002 : Step(59): len = 2014.3, overlap = 2.5
PHY-3002 : Step(60): len = 2001.9, overlap = 2.75
PHY-3002 : Step(61): len = 2040.7, overlap = 2.25
PHY-3002 : Step(62): len = 1980.6, overlap = 2.25
PHY-3002 : Step(63): len = 1981.8, overlap = 2
PHY-3002 : Step(64): len = 2032.8, overlap = 1.25
PHY-3002 : Step(65): len = 1958.9, overlap = 1
PHY-3002 : Step(66): len = 1971.6, overlap = 0.75
PHY-3002 : Step(67): len = 1926.7, overlap = 0.5
PHY-3002 : Step(68): len = 1900.4, overlap = 0.25
PHY-3002 : Step(69): len = 1884.1, overlap = 3.25
PHY-3002 : Step(70): len = 1797.3, overlap = 3.5
PHY-3002 : Step(71): len = 1775.6, overlap = 2.75
PHY-3002 : Step(72): len = 1735.5, overlap = 2.75
PHY-3002 : Step(73): len = 1734.2, overlap = 2.5
PHY-3002 : Step(74): len = 1674.7, overlap = 2.25
PHY-3002 : Step(75): len = 1652.4, overlap = 2
PHY-3002 : Step(76): len = 1655.8, overlap = 2
PHY-3002 : Step(77): len = 1637.6, overlap = 1.75
PHY-3002 : Step(78): len = 1637.9, overlap = 1.75
PHY-3002 : Step(79): len = 1616.2, overlap = 1.75
PHY-3002 : Step(80): len = 1626.8, overlap = 1.75
PHY-3002 : Step(81): len = 1627.1, overlap = 2
PHY-3002 : Step(82): len = 1618.1, overlap = 1.75
PHY-3002 : Step(83): len = 1522.8, overlap = 1.5
PHY-3002 : Step(84): len = 1492.8, overlap = 1.25
PHY-3002 : Step(85): len = 1492.8, overlap = 1.25
PHY-3002 : Step(86): len = 1460.2, overlap = 1.25
PHY-3002 : Step(87): len = 1460.2, overlap = 1.25
PHY-3002 : Step(88): len = 1454.6, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.54247e-05
PHY-3002 : Step(89): len = 1485.6, overlap = 6
PHY-3002 : Step(90): len = 1498.5, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.08494e-05
PHY-3002 : Step(91): len = 1472.9, overlap = 6.25
PHY-3002 : Step(92): len = 1507.9, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000101699
PHY-3002 : Step(93): len = 1514.1, overlap = 5
PHY-3002 : Step(94): len = 1605.8, overlap = 4.25
PHY-3002 : Step(95): len = 1660.6, overlap = 0.5
PHY-3002 : Step(96): len = 1610.8, overlap = 2.25
PHY-3002 : Step(97): len = 1612, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014225s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(98): len = 3346.7, overlap = 0.75
PHY-3002 : Step(99): len = 2815.5, overlap = 1.75
PHY-3002 : Step(100): len = 2406.6, overlap = 2.5
PHY-3002 : Step(101): len = 2086.9, overlap = 3
PHY-3002 : Step(102): len = 1952.3, overlap = 3.5
PHY-3002 : Step(103): len = 1925.1, overlap = 3.25
PHY-3002 : Step(104): len = 1852.4, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.4364e-05
PHY-3002 : Step(105): len = 1845.9, overlap = 3
PHY-3002 : Step(106): len = 1845.9, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000168728
PHY-3002 : Step(107): len = 1890.1, overlap = 3
PHY-3002 : Step(108): len = 1923.2, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007216s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3187.2, Over = 0
PHY-3001 : Final: Len = 3187.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 4560, over cnt = 15(0%), over = 20, worst = 3
PHY-1002 : len = 4864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012089s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1003 : finish command "place" in  1.378069s wall, 1.906250s user + 0.937500s system = 2.843750s CPU (206.4%)

RUN-1004 : used memory is 126 MB, reserved memory is 97 MB, peak memory is 134 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 82 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 60
PHY-1001 : Pin misalignment score is improved from 60 to 60
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 73 instances
RUN-1001 : 32 mslices, 32 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 174 nets
RUN-1001 : 110 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 4560, over cnt = 15(0%), over = 20, worst = 3
PHY-1002 : len = 4864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013863s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.7%)

PHY-1001 : End global routing;  0.100206s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (124.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.012611s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 12688, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.076557s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (224.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 12696, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.011247s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 12712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 12712
PHY-1001 : End DR Iter 2; 0.006907s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.082421s wall, 5.984375s user + 0.578125s system = 6.562500s CPU (107.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.301742s wall, 6.218750s user + 0.578125s system = 6.796875s CPU (107.9%)

RUN-1004 : used memory is 225 MB, reserved memory is 199 MB, peak memory is 508 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                   73   out of  19600    0.37%
#le                   126
  #lut only            53   out of    126   42.06%
  #reg only            15   out of    126   11.90%
  #lut&reg             58   out of    126   46.03%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 73
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 174, pip num: 1307
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 161 valid insts, and 3483 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.014327s wall, 1.812500s user + 0.062500s system = 1.875000s CPU (184.9%)

RUN-1004 : used memory is 231 MB, reserved memory is 205 MB, peak memory is 508 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-8007 ERROR: if-condition does not match any sensitivity list edge in source/rtl/my_uart_rx.v(105)
HDL-5007 WARNING: assignment under multiple single edges is not supported for synthesis in source/rtl/my_uart_rx.v(106)
HDL-1007 : module 'my_uart_rx' remains a black box, due to errors in its contents in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-8007 ERROR: my_uart_rx is a black box in source/rtl/my_uart_rx.v(1)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-8007 ERROR: if-condition does not match any sensitivity list edge in source/rtl/my_uart_rx.v(105)
HDL-5007 WARNING: assignment under multiple single edges is not supported for synthesis in source/rtl/my_uart_rx.v(107)
HDL-1007 : module 'my_uart_rx' remains a black box, due to errors in its contents in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-8007 ERROR: my_uart_rx is a black box in source/rtl/my_uart_rx.v(1)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-8007 ERROR: if-condition does not match any sensitivity list edge in source/rtl/my_uart_rx.v(106)
HDL-5007 WARNING: assignment under multiple single edges is not supported for synthesis in source/rtl/my_uart_rx.v(108)
HDL-1007 : module 'my_uart_rx' remains a black box, due to errors in its contents in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-8007 ERROR: my_uart_rx is a black box in source/rtl/my_uart_rx.v(1)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-8007 ERROR: if-condition does not match any sensitivity list edge in source/rtl/my_uart_rx.v(106)
HDL-5007 WARNING: assignment under multiple single edges is not supported for synthesis in source/rtl/my_uart_rx.v(111)
HDL-1007 : module 'my_uart_rx' remains a black box, due to errors in its contents in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-8007 ERROR: my_uart_rx is a black box in source/rtl/my_uart_rx.v(1)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-8007 ERROR: if-condition does not match any sensitivity list edge in source/rtl/my_uart_rx.v(106)
HDL-5007 WARNING: assignment under multiple single edges is not supported for synthesis in source/rtl/my_uart_rx.v(111)
HDL-1007 : module 'my_uart_rx' remains a black box, due to errors in its contents in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-8007 ERROR: my_uart_rx is a black box in source/rtl/my_uart_rx.v(1)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-8007 ERROR: if-condition does not match any sensitivity list edge in source/rtl/my_uart_rx.v(106)
HDL-5007 WARNING: assignment under multiple single edges is not supported for synthesis in source/rtl/my_uart_rx.v(111)
HDL-1007 : module 'my_uart_rx' remains a black box, due to errors in its contents in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-8007 ERROR: my_uart_rx is a black box in source/rtl/my_uart_rx.v(1)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-8007 ERROR: if-condition does not match any sensitivity list edge in source/rtl/my_uart_rx.v(106)
HDL-5007 WARNING: assignment under multiple single edges is not supported for synthesis in source/rtl/my_uart_rx.v(107)
HDL-1007 : module 'my_uart_rx' remains a black box, due to errors in its contents in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-8007 ERROR: my_uart_rx is a black box in source/rtl/my_uart_rx.v(1)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = C11; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u24
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 272/2 useful/useless nets, 238/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 1, 103 better
SYN-1014 : Optimize round 2
SYN-1032 : 209/49 useful/useless nets, 175/41 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 48 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 175/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          110
  #and                 25
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 74
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              14
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |36     |74     |19     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 220/0 useful/useless nets, 187/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 331/0 useful/useless nets, 298/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 120 better
SYN-2501 : Optimize round 2
SYN-1032 : 307/0 useful/useless nets, 274/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 359/0 useful/useless nets, 326/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 81 (3.59), #lev = 3 (2.31)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 202 instances into 85 LUTs, name keeping = 68%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 236/0 useful/useless nets, 203/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 73 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 83 LUT to BLE ...
SYN-4008 : Packed 83 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 18 SEQ (116 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 15 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 98/121 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                   73   out of  19600    0.37%
#le                   126
  #lut only            53   out of    126   42.06%
  #reg only            15   out of    126   11.90%
  #lut&reg             58   out of    126   46.03%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |126   |111   |73    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (50 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 73 instances
RUN-1001 : 32 mslices, 32 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 174 nets
RUN-1001 : 110 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 71 instances, 64 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 674, tnet num: 172, tinst num: 71, tnode num: 873, tedge num: 1126.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 100 clock pins, and constraint 199 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027721s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (169.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 53418.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(109): len = 34786.5, overlap = 0
PHY-3002 : Step(110): len = 26842.8, overlap = 0
PHY-3002 : Step(111): len = 21670, overlap = 0
PHY-3002 : Step(112): len = 18596.4, overlap = 0
PHY-3002 : Step(113): len = 16217.5, overlap = 0
PHY-3002 : Step(114): len = 14606.5, overlap = 0
PHY-3002 : Step(115): len = 13287.6, overlap = 0
PHY-3002 : Step(116): len = 11713.8, overlap = 0
PHY-3002 : Step(117): len = 9975.6, overlap = 0
PHY-3002 : Step(118): len = 8660.2, overlap = 0
PHY-3002 : Step(119): len = 7695.6, overlap = 0
PHY-3002 : Step(120): len = 6595.3, overlap = 0
PHY-3002 : Step(121): len = 5962.9, overlap = 0
PHY-3002 : Step(122): len = 5338.2, overlap = 0
PHY-3002 : Step(123): len = 4793.1, overlap = 0
PHY-3002 : Step(124): len = 4428.3, overlap = 0
PHY-3002 : Step(125): len = 4279.7, overlap = 0
PHY-3002 : Step(126): len = 3925.2, overlap = 0
PHY-3002 : Step(127): len = 3690.5, overlap = 0
PHY-3002 : Step(128): len = 3595.9, overlap = 0
PHY-3002 : Step(129): len = 3430.4, overlap = 0
PHY-3002 : Step(130): len = 3149.5, overlap = 0
PHY-3002 : Step(131): len = 3133.8, overlap = 0
PHY-3002 : Step(132): len = 3210.7, overlap = 0
PHY-3002 : Step(133): len = 3013.8, overlap = 0
PHY-3002 : Step(134): len = 2853.7, overlap = 0
PHY-3002 : Step(135): len = 2800.1, overlap = 0
PHY-3002 : Step(136): len = 2788.5, overlap = 0
PHY-3002 : Step(137): len = 2788.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004799s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (325.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(138): len = 2765.1, overlap = 1
PHY-3002 : Step(139): len = 2764, overlap = 1
PHY-3002 : Step(140): len = 2748.5, overlap = 1
PHY-3002 : Step(141): len = 2787.5, overlap = 0.75
PHY-3002 : Step(142): len = 2786.6, overlap = 0.25
PHY-3002 : Step(143): len = 2760.6, overlap = 0
PHY-3002 : Step(144): len = 2856.4, overlap = 0
PHY-3002 : Step(145): len = 2980.4, overlap = 0
PHY-3002 : Step(146): len = 2945.3, overlap = 0
PHY-3002 : Step(147): len = 2920.7, overlap = 0
PHY-3002 : Step(148): len = 2949.5, overlap = 0
PHY-3002 : Step(149): len = 2885.9, overlap = 0
PHY-3002 : Step(150): len = 2854, overlap = 0
PHY-3002 : Step(151): len = 2874.5, overlap = 0
PHY-3002 : Step(152): len = 2816.9, overlap = 0
PHY-3002 : Step(153): len = 2749.7, overlap = 0
PHY-3002 : Step(154): len = 2691.7, overlap = 0
PHY-3002 : Step(155): len = 2523.5, overlap = 0
PHY-3002 : Step(156): len = 2461.6, overlap = 0.5
PHY-3002 : Step(157): len = 2509.4, overlap = 0.25
PHY-3002 : Step(158): len = 2453.5, overlap = 0
PHY-3002 : Step(159): len = 2404.8, overlap = 0
PHY-3002 : Step(160): len = 2290.8, overlap = 0
PHY-3002 : Step(161): len = 2261.2, overlap = 0
PHY-3002 : Step(162): len = 2285.8, overlap = 0.5
PHY-3002 : Step(163): len = 2285.7, overlap = 0
PHY-3002 : Step(164): len = 2196.5, overlap = 0
PHY-3002 : Step(165): len = 2033.9, overlap = 1
PHY-3002 : Step(166): len = 2056.6, overlap = 2
PHY-3002 : Step(167): len = 2014.3, overlap = 2.5
PHY-3002 : Step(168): len = 2001.9, overlap = 2.75
PHY-3002 : Step(169): len = 2040.7, overlap = 2.25
PHY-3002 : Step(170): len = 1980.6, overlap = 2.25
PHY-3002 : Step(171): len = 1981.8, overlap = 2
PHY-3002 : Step(172): len = 2032.8, overlap = 1.25
PHY-3002 : Step(173): len = 1958.9, overlap = 1
PHY-3002 : Step(174): len = 1971.6, overlap = 0.75
PHY-3002 : Step(175): len = 1926.7, overlap = 0.5
PHY-3002 : Step(176): len = 1900.4, overlap = 0.25
PHY-3002 : Step(177): len = 1884.1, overlap = 3.25
PHY-3002 : Step(178): len = 1797.3, overlap = 3.5
PHY-3002 : Step(179): len = 1775.6, overlap = 2.75
PHY-3002 : Step(180): len = 1735.5, overlap = 2.75
PHY-3002 : Step(181): len = 1734.2, overlap = 2.5
PHY-3002 : Step(182): len = 1674.7, overlap = 2.25
PHY-3002 : Step(183): len = 1652.4, overlap = 2
PHY-3002 : Step(184): len = 1655.8, overlap = 2
PHY-3002 : Step(185): len = 1637.6, overlap = 1.75
PHY-3002 : Step(186): len = 1637.9, overlap = 1.75
PHY-3002 : Step(187): len = 1616.2, overlap = 1.75
PHY-3002 : Step(188): len = 1626.8, overlap = 1.75
PHY-3002 : Step(189): len = 1627.1, overlap = 2
PHY-3002 : Step(190): len = 1618.1, overlap = 1.75
PHY-3002 : Step(191): len = 1522.8, overlap = 1.5
PHY-3002 : Step(192): len = 1492.8, overlap = 1.25
PHY-3002 : Step(193): len = 1492.8, overlap = 1.25
PHY-3002 : Step(194): len = 1460.2, overlap = 1.25
PHY-3002 : Step(195): len = 1460.2, overlap = 1.25
PHY-3002 : Step(196): len = 1454.6, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.54247e-05
PHY-3002 : Step(197): len = 1485.6, overlap = 6
PHY-3002 : Step(198): len = 1498.5, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.08494e-05
PHY-3002 : Step(199): len = 1472.9, overlap = 6.25
PHY-3002 : Step(200): len = 1507.9, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000101699
PHY-3002 : Step(201): len = 1514.1, overlap = 5
PHY-3002 : Step(202): len = 1605.8, overlap = 4.25
PHY-3002 : Step(203): len = 1660.6, overlap = 0.5
PHY-3002 : Step(204): len = 1610.8, overlap = 2.25
PHY-3002 : Step(205): len = 1612, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013760s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(206): len = 3346.7, overlap = 0.75
PHY-3002 : Step(207): len = 2815.5, overlap = 1.75
PHY-3002 : Step(208): len = 2406.6, overlap = 2.5
PHY-3002 : Step(209): len = 2086.9, overlap = 3
PHY-3002 : Step(210): len = 1952.3, overlap = 3.5
PHY-3002 : Step(211): len = 1925.1, overlap = 3.25
PHY-3002 : Step(212): len = 1852.4, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.4364e-05
PHY-3002 : Step(213): len = 1845.9, overlap = 3
PHY-3002 : Step(214): len = 1845.9, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000168728
PHY-3002 : Step(215): len = 1890.1, overlap = 3
PHY-3002 : Step(216): len = 1923.2, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008144s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (191.9%)

PHY-3001 : Legalized: Len = 3187.2, Over = 0
PHY-3001 : Final: Len = 3187.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 4560, over cnt = 15(0%), over = 20, worst = 3
PHY-1002 : len = 4864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.015083s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (207.2%)

RUN-1003 : finish command "place" in  1.695406s wall, 2.140625s user + 1.125000s system = 3.265625s CPU (192.6%)

RUN-1004 : used memory is 266 MB, reserved memory is 231 MB, peak memory is 508 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 82 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 60
PHY-1001 : Pin misalignment score is improved from 60 to 60
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 73 instances
RUN-1001 : 32 mslices, 32 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 174 nets
RUN-1001 : 110 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 4560, over cnt = 15(0%), over = 20, worst = 3
PHY-1002 : len = 4864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014931s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (209.3%)

PHY-1001 : End global routing;  0.119268s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (104.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.016599s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000050s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 12688, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.089087s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (140.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 12696, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.009109s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 12712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 12712
PHY-1001 : End DR Iter 2; 0.011310s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (138.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.615668s wall, 1.437500s user + 0.234375s system = 1.671875s CPU (103.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.865513s wall, 1.687500s user + 0.250000s system = 1.937500s CPU (103.9%)

RUN-1004 : used memory is 273 MB, reserved memory is 246 MB, peak memory is 551 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                   73   out of  19600    0.37%
#le                   126
  #lut only            53   out of    126   42.06%
  #reg only            15   out of    126   11.90%
  #lut&reg             58   out of    126   46.03%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 73
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 174, pip num: 1307
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 161 valid insts, and 3483 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.093500s wall, 1.890625s user + 0.109375s system = 2.000000s CPU (182.9%)

RUN-1004 : used memory is 271 MB, reserved memory is 238 MB, peak memory is 551 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-8007 ERROR: if-condition does not match any sensitivity list edge in source/rtl/my_uart_rx.v(104)
HDL-5007 WARNING: assignment under multiple single edges is not supported for synthesis in source/rtl/my_uart_rx.v(107)
HDL-1007 : module 'my_uart_rx' remains a black box, due to errors in its contents in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-8007 ERROR: my_uart_rx is a black box in source/rtl/my_uart_rx.v(1)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/my_uart_rx.v(106)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/my_uart_rx.v(106)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(119)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/my_uart_rx.v(106)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/my_uart_rx.v(106)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(119)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/my_uart_rx.v(106)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/my_uart_rx.v(106)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(119)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/my_uart_rx.v(106)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/my_uart_rx.v(106)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(119)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = C11; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u25
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 272/2 useful/useless nets, 238/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 1, 103 better
SYN-1014 : Optimize round 2
SYN-1032 : 209/49 useful/useless nets, 175/41 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 48 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 175/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          110
  #and                 25
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 74
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              14
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |36     |74     |19     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 220/0 useful/useless nets, 187/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 331/0 useful/useless nets, 298/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 120 better
SYN-2501 : Optimize round 2
SYN-1032 : 307/0 useful/useless nets, 274/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 359/0 useful/useless nets, 326/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 81 (3.59), #lev = 3 (2.31)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 202 instances into 85 LUTs, name keeping = 68%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 236/0 useful/useless nets, 203/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 73 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 83 LUT to BLE ...
SYN-4008 : Packed 83 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 18 SEQ (116 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 15 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 98/121 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                   73   out of  19600    0.37%
#le                   126
  #lut only            53   out of    126   42.06%
  #reg only            15   out of    126   11.90%
  #lut&reg             58   out of    126   46.03%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |126   |111   |73    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (50 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 73 instances
RUN-1001 : 32 mslices, 32 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 174 nets
RUN-1001 : 110 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 71 instances, 64 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 674, tnet num: 172, tinst num: 71, tnode num: 873, tedge num: 1126.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 100 clock pins, and constraint 199 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020328s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 53418.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(217): len = 34786.5, overlap = 0
PHY-3002 : Step(218): len = 26842.8, overlap = 0
PHY-3002 : Step(219): len = 21670, overlap = 0
PHY-3002 : Step(220): len = 18596.4, overlap = 0
PHY-3002 : Step(221): len = 16217.5, overlap = 0
PHY-3002 : Step(222): len = 14606.5, overlap = 0
PHY-3002 : Step(223): len = 13287.6, overlap = 0
PHY-3002 : Step(224): len = 11713.8, overlap = 0
PHY-3002 : Step(225): len = 9975.6, overlap = 0
PHY-3002 : Step(226): len = 8660.2, overlap = 0
PHY-3002 : Step(227): len = 7695.6, overlap = 0
PHY-3002 : Step(228): len = 6595.3, overlap = 0
PHY-3002 : Step(229): len = 5962.9, overlap = 0
PHY-3002 : Step(230): len = 5338.2, overlap = 0
PHY-3002 : Step(231): len = 4793.1, overlap = 0
PHY-3002 : Step(232): len = 4428.3, overlap = 0
PHY-3002 : Step(233): len = 4279.7, overlap = 0
PHY-3002 : Step(234): len = 3925.2, overlap = 0
PHY-3002 : Step(235): len = 3690.5, overlap = 0
PHY-3002 : Step(236): len = 3595.9, overlap = 0
PHY-3002 : Step(237): len = 3430.4, overlap = 0
PHY-3002 : Step(238): len = 3149.5, overlap = 0
PHY-3002 : Step(239): len = 3133.8, overlap = 0
PHY-3002 : Step(240): len = 3210.7, overlap = 0
PHY-3002 : Step(241): len = 3013.8, overlap = 0
PHY-3002 : Step(242): len = 2853.7, overlap = 0
PHY-3002 : Step(243): len = 2800.1, overlap = 0
PHY-3002 : Step(244): len = 2788.5, overlap = 0
PHY-3002 : Step(245): len = 2788.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004943s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (316.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(246): len = 2765.1, overlap = 1
PHY-3002 : Step(247): len = 2764, overlap = 1
PHY-3002 : Step(248): len = 2748.5, overlap = 1
PHY-3002 : Step(249): len = 2787.5, overlap = 0.75
PHY-3002 : Step(250): len = 2786.6, overlap = 0.25
PHY-3002 : Step(251): len = 2760.6, overlap = 0
PHY-3002 : Step(252): len = 2856.4, overlap = 0
PHY-3002 : Step(253): len = 2980.4, overlap = 0
PHY-3002 : Step(254): len = 2945.3, overlap = 0
PHY-3002 : Step(255): len = 2920.7, overlap = 0
PHY-3002 : Step(256): len = 2949.5, overlap = 0
PHY-3002 : Step(257): len = 2885.9, overlap = 0
PHY-3002 : Step(258): len = 2854, overlap = 0
PHY-3002 : Step(259): len = 2874.5, overlap = 0
PHY-3002 : Step(260): len = 2816.9, overlap = 0
PHY-3002 : Step(261): len = 2749.7, overlap = 0
PHY-3002 : Step(262): len = 2691.7, overlap = 0
PHY-3002 : Step(263): len = 2523.5, overlap = 0
PHY-3002 : Step(264): len = 2461.6, overlap = 0.5
PHY-3002 : Step(265): len = 2509.4, overlap = 0.25
PHY-3002 : Step(266): len = 2453.5, overlap = 0
PHY-3002 : Step(267): len = 2404.8, overlap = 0
PHY-3002 : Step(268): len = 2290.8, overlap = 0
PHY-3002 : Step(269): len = 2261.2, overlap = 0
PHY-3002 : Step(270): len = 2285.8, overlap = 0.5
PHY-3002 : Step(271): len = 2285.7, overlap = 0
PHY-3002 : Step(272): len = 2196.5, overlap = 0
PHY-3002 : Step(273): len = 2033.9, overlap = 1
PHY-3002 : Step(274): len = 2056.6, overlap = 2
PHY-3002 : Step(275): len = 2014.3, overlap = 2.5
PHY-3002 : Step(276): len = 2001.9, overlap = 2.75
PHY-3002 : Step(277): len = 2040.7, overlap = 2.25
PHY-3002 : Step(278): len = 1980.6, overlap = 2.25
PHY-3002 : Step(279): len = 1981.8, overlap = 2
PHY-3002 : Step(280): len = 2032.8, overlap = 1.25
PHY-3002 : Step(281): len = 1958.9, overlap = 1
PHY-3002 : Step(282): len = 1971.6, overlap = 0.75
PHY-3002 : Step(283): len = 1926.7, overlap = 0.5
PHY-3002 : Step(284): len = 1900.4, overlap = 0.25
PHY-3002 : Step(285): len = 1884.1, overlap = 3.25
PHY-3002 : Step(286): len = 1797.3, overlap = 3.5
PHY-3002 : Step(287): len = 1775.6, overlap = 2.75
PHY-3002 : Step(288): len = 1735.5, overlap = 2.75
PHY-3002 : Step(289): len = 1734.2, overlap = 2.5
PHY-3002 : Step(290): len = 1674.7, overlap = 2.25
PHY-3002 : Step(291): len = 1652.4, overlap = 2
PHY-3002 : Step(292): len = 1655.8, overlap = 2
PHY-3002 : Step(293): len = 1637.6, overlap = 1.75
PHY-3002 : Step(294): len = 1637.9, overlap = 1.75
PHY-3002 : Step(295): len = 1616.2, overlap = 1.75
PHY-3002 : Step(296): len = 1626.8, overlap = 1.75
PHY-3002 : Step(297): len = 1627.1, overlap = 2
PHY-3002 : Step(298): len = 1618.1, overlap = 1.75
PHY-3002 : Step(299): len = 1522.8, overlap = 1.5
PHY-3002 : Step(300): len = 1492.8, overlap = 1.25
PHY-3002 : Step(301): len = 1492.8, overlap = 1.25
PHY-3002 : Step(302): len = 1460.2, overlap = 1.25
PHY-3002 : Step(303): len = 1460.2, overlap = 1.25
PHY-3002 : Step(304): len = 1454.6, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.54247e-05
PHY-3002 : Step(305): len = 1485.6, overlap = 6
PHY-3002 : Step(306): len = 1498.5, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.08494e-05
PHY-3002 : Step(307): len = 1472.9, overlap = 6.25
PHY-3002 : Step(308): len = 1507.9, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000101699
PHY-3002 : Step(309): len = 1514.1, overlap = 5
PHY-3002 : Step(310): len = 1605.8, overlap = 4.25
PHY-3002 : Step(311): len = 1660.6, overlap = 0.5
PHY-3002 : Step(312): len = 1610.8, overlap = 2.25
PHY-3002 : Step(313): len = 1612, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013109s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(314): len = 3346.7, overlap = 0.75
PHY-3002 : Step(315): len = 2815.5, overlap = 1.75
PHY-3002 : Step(316): len = 2406.6, overlap = 2.5
PHY-3002 : Step(317): len = 2086.9, overlap = 3
PHY-3002 : Step(318): len = 1952.3, overlap = 3.5
PHY-3002 : Step(319): len = 1925.1, overlap = 3.25
PHY-3002 : Step(320): len = 1852.4, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.4364e-05
PHY-3002 : Step(321): len = 1845.9, overlap = 3
PHY-3002 : Step(322): len = 1845.9, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000168728
PHY-3002 : Step(323): len = 1890.1, overlap = 3
PHY-3002 : Step(324): len = 1923.2, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007363s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3187.2, Over = 0
PHY-3001 : Final: Len = 3187.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 4560, over cnt = 15(0%), over = 20, worst = 3
PHY-1002 : len = 4864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013615s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (229.5%)

RUN-1003 : finish command "place" in  1.498520s wall, 1.843750s user + 1.093750s system = 2.937500s CPU (196.0%)

RUN-1004 : used memory is 279 MB, reserved memory is 247 MB, peak memory is 551 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 82 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 60
PHY-1001 : Pin misalignment score is improved from 60 to 60
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 73 instances
RUN-1001 : 32 mslices, 32 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 174 nets
RUN-1001 : 110 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 4560, over cnt = 15(0%), over = 20, worst = 3
PHY-1002 : len = 4864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014679s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.4%)

PHY-1001 : End global routing;  0.110041s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.010517s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (148.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 12688, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.084452s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (222.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 12696, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.010101s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 12712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 12712
PHY-1001 : End DR Iter 2; 0.006903s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.455416s wall, 1.375000s user + 0.218750s system = 1.593750s CPU (109.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.689976s wall, 1.609375s user + 0.234375s system = 1.843750s CPU (109.1%)

RUN-1004 : used memory is 280 MB, reserved memory is 248 MB, peak memory is 563 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                   73   out of  19600    0.37%
#le                   126
  #lut only            53   out of    126   42.06%
  #reg only            15   out of    126   11.90%
  #lut&reg             58   out of    126   46.03%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 73
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 174, pip num: 1307
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 161 valid insts, and 3483 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.001168s wall, 1.765625s user + 0.093750s system = 1.859375s CPU (185.7%)

RUN-1004 : used memory is 281 MB, reserved memory is 247 MB, peak memory is 563 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = C11; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u25
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 272/2 useful/useless nets, 238/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 33 distributor mux.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 1, 103 better
SYN-1014 : Optimize round 2
SYN-1032 : 209/49 useful/useless nets, 175/41 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 48 better
SYN-1014 : Optimize round 3
SYN-1032 : 209/0 useful/useless nets, 175/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          110
  #and                 25
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 74
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              14
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |36     |74     |19     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 220/0 useful/useless nets, 187/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 331/0 useful/useless nets, 298/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 120 better
SYN-2501 : Optimize round 2
SYN-1032 : 307/0 useful/useless nets, 274/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 359/0 useful/useless nets, 326/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 81 (3.59), #lev = 3 (2.31)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 202 instances into 85 LUTs, name keeping = 68%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 236/0 useful/useless nets, 203/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 73 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 83 LUT to BLE ...
SYN-4008 : Packed 83 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 18 SEQ (116 nodes)...
SYN-4005 : Packed 18 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 15 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 98/121 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                   73   out of  19600    0.37%
#le                   126
  #lut only            53   out of    126   42.06%
  #reg only            15   out of    126   11.90%
  #lut&reg             58   out of    126   46.03%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |126   |111   |73    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (50 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 73 instances
RUN-1001 : 32 mslices, 32 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 174 nets
RUN-1001 : 110 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 71 instances, 64 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 674, tnet num: 172, tinst num: 71, tnode num: 873, tedge num: 1126.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 100 clock pins, and constraint 199 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.019951s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 53418.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(325): len = 34786.5, overlap = 0
PHY-3002 : Step(326): len = 26842.8, overlap = 0
PHY-3002 : Step(327): len = 21670, overlap = 0
PHY-3002 : Step(328): len = 18596.4, overlap = 0
PHY-3002 : Step(329): len = 16217.5, overlap = 0
PHY-3002 : Step(330): len = 14606.5, overlap = 0
PHY-3002 : Step(331): len = 13287.6, overlap = 0
PHY-3002 : Step(332): len = 11713.8, overlap = 0
PHY-3002 : Step(333): len = 9975.6, overlap = 0
PHY-3002 : Step(334): len = 8660.2, overlap = 0
PHY-3002 : Step(335): len = 7695.6, overlap = 0
PHY-3002 : Step(336): len = 6595.3, overlap = 0
PHY-3002 : Step(337): len = 5962.9, overlap = 0
PHY-3002 : Step(338): len = 5338.2, overlap = 0
PHY-3002 : Step(339): len = 4793.1, overlap = 0
PHY-3002 : Step(340): len = 4428.3, overlap = 0
PHY-3002 : Step(341): len = 4279.7, overlap = 0
PHY-3002 : Step(342): len = 3925.2, overlap = 0
PHY-3002 : Step(343): len = 3690.5, overlap = 0
PHY-3002 : Step(344): len = 3595.9, overlap = 0
PHY-3002 : Step(345): len = 3430.4, overlap = 0
PHY-3002 : Step(346): len = 3149.5, overlap = 0
PHY-3002 : Step(347): len = 3133.8, overlap = 0
PHY-3002 : Step(348): len = 3210.7, overlap = 0
PHY-3002 : Step(349): len = 3013.8, overlap = 0
PHY-3002 : Step(350): len = 2853.7, overlap = 0
PHY-3002 : Step(351): len = 2800.1, overlap = 0
PHY-3002 : Step(352): len = 2788.5, overlap = 0
PHY-3002 : Step(353): len = 2788.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004756s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (328.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(354): len = 2765.1, overlap = 1
PHY-3002 : Step(355): len = 2764, overlap = 1
PHY-3002 : Step(356): len = 2748.5, overlap = 1
PHY-3002 : Step(357): len = 2787.5, overlap = 0.75
PHY-3002 : Step(358): len = 2786.6, overlap = 0.25
PHY-3002 : Step(359): len = 2760.6, overlap = 0
PHY-3002 : Step(360): len = 2856.4, overlap = 0
PHY-3002 : Step(361): len = 2980.4, overlap = 0
PHY-3002 : Step(362): len = 2945.3, overlap = 0
PHY-3002 : Step(363): len = 2920.7, overlap = 0
PHY-3002 : Step(364): len = 2949.5, overlap = 0
PHY-3002 : Step(365): len = 2885.9, overlap = 0
PHY-3002 : Step(366): len = 2854, overlap = 0
PHY-3002 : Step(367): len = 2874.5, overlap = 0
PHY-3002 : Step(368): len = 2816.9, overlap = 0
PHY-3002 : Step(369): len = 2749.7, overlap = 0
PHY-3002 : Step(370): len = 2691.7, overlap = 0
PHY-3002 : Step(371): len = 2523.5, overlap = 0
PHY-3002 : Step(372): len = 2461.6, overlap = 0.5
PHY-3002 : Step(373): len = 2509.4, overlap = 0.25
PHY-3002 : Step(374): len = 2453.5, overlap = 0
PHY-3002 : Step(375): len = 2404.8, overlap = 0
PHY-3002 : Step(376): len = 2290.8, overlap = 0
PHY-3002 : Step(377): len = 2261.2, overlap = 0
PHY-3002 : Step(378): len = 2285.8, overlap = 0.5
PHY-3002 : Step(379): len = 2285.7, overlap = 0
PHY-3002 : Step(380): len = 2196.5, overlap = 0
PHY-3002 : Step(381): len = 2033.9, overlap = 1
PHY-3002 : Step(382): len = 2056.6, overlap = 2
PHY-3002 : Step(383): len = 2014.3, overlap = 2.5
PHY-3002 : Step(384): len = 2001.9, overlap = 2.75
PHY-3002 : Step(385): len = 2040.7, overlap = 2.25
PHY-3002 : Step(386): len = 1980.6, overlap = 2.25
PHY-3002 : Step(387): len = 1981.8, overlap = 2
PHY-3002 : Step(388): len = 2032.8, overlap = 1.25
PHY-3002 : Step(389): len = 1958.9, overlap = 1
PHY-3002 : Step(390): len = 1971.6, overlap = 0.75
PHY-3002 : Step(391): len = 1926.7, overlap = 0.5
PHY-3002 : Step(392): len = 1900.4, overlap = 0.25
PHY-3002 : Step(393): len = 1884.1, overlap = 3.25
PHY-3002 : Step(394): len = 1797.3, overlap = 3.5
PHY-3002 : Step(395): len = 1775.6, overlap = 2.75
PHY-3002 : Step(396): len = 1735.5, overlap = 2.75
PHY-3002 : Step(397): len = 1734.2, overlap = 2.5
PHY-3002 : Step(398): len = 1674.7, overlap = 2.25
PHY-3002 : Step(399): len = 1652.4, overlap = 2
PHY-3002 : Step(400): len = 1655.8, overlap = 2
PHY-3002 : Step(401): len = 1637.6, overlap = 1.75
PHY-3002 : Step(402): len = 1637.9, overlap = 1.75
PHY-3002 : Step(403): len = 1616.2, overlap = 1.75
PHY-3002 : Step(404): len = 1626.8, overlap = 1.75
PHY-3002 : Step(405): len = 1627.1, overlap = 2
PHY-3002 : Step(406): len = 1618.1, overlap = 1.75
PHY-3002 : Step(407): len = 1522.8, overlap = 1.5
PHY-3002 : Step(408): len = 1492.8, overlap = 1.25
PHY-3002 : Step(409): len = 1492.8, overlap = 1.25
PHY-3002 : Step(410): len = 1460.2, overlap = 1.25
PHY-3002 : Step(411): len = 1460.2, overlap = 1.25
PHY-3002 : Step(412): len = 1454.6, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.54247e-05
PHY-3002 : Step(413): len = 1485.6, overlap = 6
PHY-3002 : Step(414): len = 1498.5, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.08494e-05
PHY-3002 : Step(415): len = 1472.9, overlap = 6.25
PHY-3002 : Step(416): len = 1507.9, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000101699
PHY-3002 : Step(417): len = 1514.1, overlap = 5
PHY-3002 : Step(418): len = 1605.8, overlap = 4.25
PHY-3002 : Step(419): len = 1660.6, overlap = 0.5
PHY-3002 : Step(420): len = 1610.8, overlap = 2.25
PHY-3002 : Step(421): len = 1612, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013072s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.996082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(422): len = 3346.7, overlap = 0.75
PHY-3002 : Step(423): len = 2815.5, overlap = 1.75
PHY-3002 : Step(424): len = 2406.6, overlap = 2.5
PHY-3002 : Step(425): len = 2086.9, overlap = 3
PHY-3002 : Step(426): len = 1952.3, overlap = 3.5
PHY-3002 : Step(427): len = 1925.1, overlap = 3.25
PHY-3002 : Step(428): len = 1852.4, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.4364e-05
PHY-3002 : Step(429): len = 1845.9, overlap = 3
PHY-3002 : Step(430): len = 1845.9, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000168728
PHY-3002 : Step(431): len = 1890.1, overlap = 3
PHY-3002 : Step(432): len = 1923.2, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007272s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (214.9%)

PHY-3001 : Legalized: Len = 3187.2, Over = 0
PHY-3001 : Final: Len = 3187.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 4560, over cnt = 15(0%), over = 20, worst = 3
PHY-1002 : len = 4864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012221s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (255.7%)

RUN-1003 : finish command "place" in  1.457032s wall, 2.109375s user + 0.875000s system = 2.984375s CPU (204.8%)

RUN-1004 : used memory is 296 MB, reserved memory is 264 MB, peak memory is 563 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 82 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 60
PHY-1001 : Pin misalignment score is improved from 60 to 60
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 73 instances
RUN-1001 : 32 mslices, 32 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 174 nets
RUN-1001 : 110 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 4560, over cnt = 15(0%), over = 20, worst = 3
PHY-1002 : len = 4864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014869s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.1%)

PHY-1001 : End global routing;  0.106061s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.013372s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 12688, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.082834s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (150.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 12696, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.009479s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 12712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 12712
PHY-1001 : End DR Iter 2; 0.006731s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.488123s wall, 1.453125s user + 0.250000s system = 1.703125s CPU (114.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.711388s wall, 1.671875s user + 0.265625s system = 1.937500s CPU (113.2%)

RUN-1004 : used memory is 300 MB, reserved memory is 272 MB, peak memory is 578 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  111   out of  19600    0.57%
#reg                   73   out of  19600    0.37%
#le                   126
  #lut only            53   out of    126   42.06%
  #reg only            15   out of    126   11.90%
  #lut&reg             58   out of    126   46.03%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 73
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 174, pip num: 1307
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 161 valid insts, and 3483 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.037771s wall, 1.828125s user + 0.093750s system = 1.921875s CPU (185.2%)

RUN-1004 : used memory is 296 MB, reserved memory is 262 MB, peak memory is 578 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/my_uart_rx.v(106)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/my_uart_rx.v(106)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(120)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/my_uart_rx.v(106)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/my_uart_rx.v(106)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(120)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-8007 ERROR: net 'rx_data_r[7]' is constantly driven from multiple places in source/rtl/my_uart_rx.v(96)
HDL-8007 ERROR: another driver from here in source/rtl/my_uart_rx.v(111)
HDL-1007 : module 'my_uart_rx' remains a black box, due to errors in its contents in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-8007 ERROR: my_uart_rx is a black box in source/rtl/my_uart_rx.v(1)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'rx_data' is not permitted in source/rtl/my_uart_rx.v(110)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(122)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'rx_data' is not permitted in source/rtl/my_uart_rx.v(110)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(122)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'rx_data' is not permitted in source/rtl/my_uart_rx.v(110)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(122)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'rx_data' is not permitted in source/rtl/my_uart_rx.v(110)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(122)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'rx_data' is not permitted in source/rtl/my_uart_rx.v(110)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(122)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'rx_data' is not permitted in source/rtl/my_uart_rx.v(110)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(122)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'rx_data' is not permitted in source/rtl/my_uart_rx.v(111)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(117)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-8007 ERROR: procedural assignment to a non-register 'rx_data' is not permitted in source/rtl/my_uart_rx.v(111)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(117)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = C11; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u23
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 305/2 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 28 instances.
SYN-1015 : Optimize round 1, 126 better
SYN-1014 : Optimize round 2
SYN-1032 : 227/57 useful/useless nets, 186/49 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 56 better
SYN-1014 : Optimize round 3
SYN-1032 : 227/0 useful/useless nets, 186/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          119
  #and                 26
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 82
  #LATCH                0
#MACRO_ADD              5
#MACRO_EQ              15
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |37     |82     |21     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 238/0 useful/useless nets, 198/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 352/0 useful/useless nets, 312/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 126 better
SYN-2501 : Optimize round 2
SYN-1032 : 326/0 useful/useless nets, 286/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-1032 : 387/0 useful/useless nets, 347/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 205 instances into 85 LUTs, name keeping = 69%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 260/0 useful/useless nets, 220/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 81 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 19 adder to BLE ...
SYN-4008 : Packed 19 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 83 LUT to BLE ...
SYN-4008 : Packed 83 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 17 SEQ (147 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 99/127 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  121   out of  19600    0.62%
#reg                   81   out of  19600    0.41%
#le                   137
  #lut only            56   out of    137   40.88%
  #reg only            16   out of    137   11.68%
  #lut&reg             65   out of    137   47.45%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |137   |121   |81    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (56 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 79 instances
RUN-1001 : 35 mslices, 35 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 186 nets
RUN-1001 : 119 nets have 2 pins
RUN-1001 : 41 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 77 instances, 70 slices, 5 macros(19 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 713, tnet num: 184, tinst num: 77, tnode num: 933, tedge num: 1195.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 184 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 112 clock pins, and constraint 220 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020721s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (301.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 58022.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(433): len = 38227.8, overlap = 0
PHY-3002 : Step(434): len = 25716.9, overlap = 0
PHY-3002 : Step(435): len = 21373.7, overlap = 0
PHY-3002 : Step(436): len = 19013.3, overlap = 0
PHY-3002 : Step(437): len = 16912.1, overlap = 0
PHY-3002 : Step(438): len = 15286.1, overlap = 0
PHY-3002 : Step(439): len = 13523.4, overlap = 0
PHY-3002 : Step(440): len = 12346.8, overlap = 0
PHY-3002 : Step(441): len = 11104.1, overlap = 0
PHY-3002 : Step(442): len = 9845.7, overlap = 0
PHY-3002 : Step(443): len = 8921.8, overlap = 0
PHY-3002 : Step(444): len = 8059.4, overlap = 0
PHY-3002 : Step(445): len = 7210.8, overlap = 0
PHY-3002 : Step(446): len = 6798, overlap = 0
PHY-3002 : Step(447): len = 6270.3, overlap = 0
PHY-3002 : Step(448): len = 6228.9, overlap = 0
PHY-3002 : Step(449): len = 5893.1, overlap = 0
PHY-3002 : Step(450): len = 5329.4, overlap = 0
PHY-3002 : Step(451): len = 4621.7, overlap = 0
PHY-3002 : Step(452): len = 4293.6, overlap = 0
PHY-3002 : Step(453): len = 3918.4, overlap = 0
PHY-3002 : Step(454): len = 3731.4, overlap = 0
PHY-3002 : Step(455): len = 3466.6, overlap = 0
PHY-3002 : Step(456): len = 3171.2, overlap = 0
PHY-3002 : Step(457): len = 3003.8, overlap = 0
PHY-3002 : Step(458): len = 2899.3, overlap = 0
PHY-3002 : Step(459): len = 2899.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005471s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(460): len = 2858.4, overlap = 1.25
PHY-3002 : Step(461): len = 2864.8, overlap = 0.75
PHY-3002 : Step(462): len = 2863.9, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.46121e-05
PHY-3002 : Step(463): len = 2881.4, overlap = 6.5
PHY-3002 : Step(464): len = 2932.6, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.92242e-05
PHY-3002 : Step(465): len = 3156.9, overlap = 6
PHY-3002 : Step(466): len = 3562.3, overlap = 5.5
PHY-3002 : Step(467): len = 3702.4, overlap = 4.25
PHY-3002 : Step(468): len = 3815.6, overlap = 3.75
PHY-3002 : Step(469): len = 3867.7, overlap = 3
PHY-3002 : Step(470): len = 3761.5, overlap = 3.5
PHY-3002 : Step(471): len = 3710.7, overlap = 3.25
PHY-3002 : Step(472): len = 3606.2, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.84484e-05
PHY-3002 : Step(473): len = 3632.9, overlap = 3.25
PHY-3002 : Step(474): len = 3660.9, overlap = 3
PHY-3002 : Step(475): len = 3693.6, overlap = 2.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000196897
PHY-3002 : Step(476): len = 3745.2, overlap = 3
PHY-3002 : Step(477): len = 3770.5, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015197s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (205.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(478): len = 4700.7, overlap = 1.25
PHY-3002 : Step(479): len = 4140.4, overlap = 2.75
PHY-3002 : Step(480): len = 3816.1, overlap = 2.25
PHY-3002 : Step(481): len = 3651.9, overlap = 3.25
PHY-3002 : Step(482): len = 3644.4, overlap = 3
PHY-3002 : Step(483): len = 3502.1, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.46704e-05
PHY-3002 : Step(484): len = 3468.9, overlap = 4
PHY-3002 : Step(485): len = 3469.8, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000149341
PHY-3002 : Step(486): len = 3497.7, overlap = 3.75
PHY-3002 : Step(487): len = 3544, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006841s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4723.6, Over = 0
PHY-3001 : Final: Len = 4723.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6656, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 6704, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018309s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.3%)

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 98 to 67
PHY-1001 : Pin misalignment score is improved from 67 to 66
PHY-1001 : Pin misalignment score is improved from 66 to 66
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 79 instances
RUN-1001 : 35 mslices, 35 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 186 nets
RUN-1001 : 119 nets have 2 pins
RUN-1001 : 41 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6656, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 6704, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018789s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (332.6%)

PHY-1001 : End global routing;  0.105673s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (147.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.015127s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 22696, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.198762s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (149.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 22688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 22688
PHY-1001 : End DR Iter 1; 0.006914s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.579683s wall, 1.515625s user + 0.281250s system = 1.796875s CPU (113.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.806921s wall, 1.750000s user + 0.359375s system = 2.109375s CPU (116.7%)

RUN-1004 : used memory is 313 MB, reserved memory is 279 MB, peak memory is 597 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  121   out of  19600    0.62%
#reg                   81   out of  19600    0.41%
#le                   137
  #lut only            56   out of    137   40.88%
  #reg only            16   out of    137   11.68%
  #lut&reg             65   out of    137   47.45%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 79
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 186, pip num: 1682
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 316 valid insts, and 4356 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.321058s wall, 3.125000s user + 0.078125s system = 3.203125s CPU (242.5%)

RUN-1004 : used memory is 312 MB, reserved memory is 277 MB, peak memory is 597 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.008600s wall, 1.984375s user + 0.187500s system = 2.171875s CPU (108.1%)

RUN-1004 : used memory is 471 MB, reserved memory is 432 MB, peak memory is 597 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.569433s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 499 MB, reserved memory is 462 MB, peak memory is 597 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.131196s wall, 2.328125s user + 0.234375s system = 2.562500s CPU (28.1%)

RUN-1004 : used memory is 359 MB, reserved memory is 315 MB, peak memory is 597 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u23
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 305/2 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 28 instances.
SYN-1015 : Optimize round 1, 126 better
SYN-1014 : Optimize round 2
SYN-1032 : 227/57 useful/useless nets, 186/49 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 56 better
SYN-1014 : Optimize round 3
SYN-1032 : 227/0 useful/useless nets, 186/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates          119
  #and                 26
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 82
  #LATCH                0
#MACRO_ADD              5
#MACRO_EQ              15
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |37     |82     |21     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 238/0 useful/useless nets, 198/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 352/0 useful/useless nets, 312/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 126 better
SYN-2501 : Optimize round 2
SYN-1032 : 326/0 useful/useless nets, 286/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-1032 : 387/0 useful/useless nets, 347/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 83 (3.58), #lev = 3 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 205 instances into 85 LUTs, name keeping = 69%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 260/0 useful/useless nets, 220/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 81 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 19 adder to BLE ...
SYN-4008 : Packed 19 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 83 LUT to BLE ...
SYN-4008 : Packed 83 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 33 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (33 nodes)...
SYN-4004 : #1: Packed 17 SEQ (147 nodes)...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 26 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 99/127 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  121   out of  19600    0.62%
#reg                   81   out of  19600    0.41%
#le                   137
  #lut only            56   out of    137   40.88%
  #reg only            16   out of    137   11.68%
  #lut&reg             65   out of    137   47.45%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |137   |121   |81    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (56 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 79 instances
RUN-1001 : 35 mslices, 35 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 186 nets
RUN-1001 : 119 nets have 2 pins
RUN-1001 : 41 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 77 instances, 70 slices, 5 macros(19 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 713, tnet num: 184, tinst num: 77, tnode num: 933, tedge num: 1195.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 184 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 112 clock pins, and constraint 220 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.019585s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 57914.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(488): len = 38161.8, overlap = 0
PHY-3002 : Step(489): len = 26034.4, overlap = 0
PHY-3002 : Step(490): len = 21711.5, overlap = 0
PHY-3002 : Step(491): len = 19386.3, overlap = 0
PHY-3002 : Step(492): len = 17277.9, overlap = 0
PHY-3002 : Step(493): len = 15456.3, overlap = 0
PHY-3002 : Step(494): len = 13945.6, overlap = 0
PHY-3002 : Step(495): len = 12628.9, overlap = 0
PHY-3002 : Step(496): len = 11267.1, overlap = 0
PHY-3002 : Step(497): len = 10185, overlap = 0
PHY-3002 : Step(498): len = 9246.8, overlap = 0
PHY-3002 : Step(499): len = 8318.5, overlap = 0
PHY-3002 : Step(500): len = 7562.7, overlap = 0
PHY-3002 : Step(501): len = 7104, overlap = 0
PHY-3002 : Step(502): len = 6611.6, overlap = 0
PHY-3002 : Step(503): len = 6519.4, overlap = 0
PHY-3002 : Step(504): len = 6268.8, overlap = 0
PHY-3002 : Step(505): len = 5629.5, overlap = 0
PHY-3002 : Step(506): len = 5217, overlap = 0
PHY-3002 : Step(507): len = 4612.2, overlap = 0
PHY-3002 : Step(508): len = 4329.7, overlap = 0
PHY-3002 : Step(509): len = 3962.9, overlap = 0
PHY-3002 : Step(510): len = 3795.2, overlap = 0
PHY-3002 : Step(511): len = 3691.4, overlap = 0
PHY-3002 : Step(512): len = 3691.4, overlap = 0
PHY-3002 : Step(513): len = 3623.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005226s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(514): len = 3494, overlap = 0
PHY-3002 : Step(515): len = 3461.1, overlap = 0
PHY-3002 : Step(516): len = 3320.2, overlap = 0
PHY-3002 : Step(517): len = 3238.8, overlap = 0.75
PHY-3002 : Step(518): len = 3176.8, overlap = 1.25
PHY-3002 : Step(519): len = 3179.8, overlap = 0
PHY-3002 : Step(520): len = 3183, overlap = 0
PHY-3002 : Step(521): len = 3166.8, overlap = 0
PHY-3002 : Step(522): len = 3226.9, overlap = 0.25
PHY-3002 : Step(523): len = 3223.4, overlap = 0.25
PHY-3002 : Step(524): len = 3216.2, overlap = 2
PHY-3002 : Step(525): len = 3416, overlap = 0.75
PHY-3002 : Step(526): len = 3274.5, overlap = 0.75
PHY-3002 : Step(527): len = 3185.4, overlap = 0.5
PHY-3002 : Step(528): len = 3116.2, overlap = 0.25
PHY-3002 : Step(529): len = 3098.6, overlap = 1.25
PHY-3002 : Step(530): len = 3476.4, overlap = 3.5
PHY-3002 : Step(531): len = 3095.5, overlap = 3.25
PHY-3002 : Step(532): len = 2939.8, overlap = 2.75
PHY-3002 : Step(533): len = 2941.7, overlap = 2.75
PHY-3002 : Step(534): len = 2855, overlap = 2.75
PHY-3002 : Step(535): len = 2822.9, overlap = 3
PHY-3002 : Step(536): len = 2737.6, overlap = 3
PHY-3002 : Step(537): len = 2693.1, overlap = 2.75
PHY-3002 : Step(538): len = 2678.8, overlap = 2.25
PHY-3002 : Step(539): len = 2631.4, overlap = 0.25
PHY-3002 : Step(540): len = 2674.7, overlap = 0
PHY-3002 : Step(541): len = 2708.7, overlap = 0
PHY-3002 : Step(542): len = 2648.3, overlap = 0
PHY-3002 : Step(543): len = 2630.5, overlap = 0
PHY-3002 : Step(544): len = 2545.4, overlap = 1
PHY-3002 : Step(545): len = 2527, overlap = 0.75
PHY-3002 : Step(546): len = 2705.2, overlap = 0.25
PHY-3002 : Step(547): len = 2468, overlap = 0
PHY-3002 : Step(548): len = 2352.3, overlap = 0
PHY-3002 : Step(549): len = 2267.8, overlap = 0
PHY-3002 : Step(550): len = 2182.4, overlap = 0
PHY-3002 : Step(551): len = 2152.6, overlap = 0.5
PHY-3002 : Step(552): len = 2074.2, overlap = 0.5
PHY-3002 : Step(553): len = 2092.8, overlap = 0.5
PHY-3002 : Step(554): len = 2029.4, overlap = 0.5
PHY-3002 : Step(555): len = 1992.9, overlap = 0.5
PHY-3002 : Step(556): len = 2018.7, overlap = 0.25
PHY-3002 : Step(557): len = 1939.3, overlap = 0.25
PHY-3002 : Step(558): len = 1933.2, overlap = 0
PHY-3002 : Step(559): len = 1899.8, overlap = 0
PHY-3002 : Step(560): len = 1899.8, overlap = 0
PHY-3002 : Step(561): len = 1914.5, overlap = 0
PHY-3002 : Step(562): len = 1897.6, overlap = 0
PHY-3002 : Step(563): len = 1854.7, overlap = 0
PHY-3002 : Step(564): len = 1836.4, overlap = 0
PHY-3002 : Step(565): len = 1794.8, overlap = 0
PHY-3002 : Step(566): len = 1817.6, overlap = 0.5
PHY-3002 : Step(567): len = 1808.9, overlap = 0.75
PHY-3002 : Step(568): len = 1813.7, overlap = 0.75
PHY-3002 : Step(569): len = 1728.4, overlap = 0.75
PHY-3002 : Step(570): len = 1641, overlap = 0.5
PHY-3002 : Step(571): len = 1629.3, overlap = 0.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000195203
PHY-3002 : Step(572): len = 1574.8, overlap = 0.5
PHY-3002 : Step(573): len = 1574.8, overlap = 0.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000390407
PHY-3002 : Step(574): len = 1563.1, overlap = 0.5
PHY-3002 : Step(575): len = 1563.1, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.84993e-05
PHY-3002 : Step(576): len = 1561.8, overlap = 7.75
PHY-3002 : Step(577): len = 1584.3, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.2846e-05
PHY-3002 : Step(578): len = 1611.8, overlap = 7
PHY-3002 : Step(579): len = 1611.8, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.01199e-05
PHY-3002 : Step(580): len = 1694.7, overlap = 6.75
PHY-3002 : Step(581): len = 1860.3, overlap = 5.75
PHY-3002 : Step(582): len = 2000.9, overlap = 2.75
PHY-3002 : Step(583): len = 1937.5, overlap = 3.25
PHY-3002 : Step(584): len = 1922, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009194s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (170.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.995714
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 99.8098
PHY-3002 : Step(585): len = 3909.7, overlap = 0
PHY-3002 : Step(586): len = 3642.2, overlap = 0
PHY-3002 : Step(587): len = 3642.2, overlap = 0
PHY-3002 : Step(588): len = 3642.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006674s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (234.1%)

PHY-3001 : Legalized: Len = 3959.6, Over = 0
PHY-3001 : Final: Len = 3959.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5544, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 5792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017506s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.3%)

RUN-1003 : finish command "place" in  1.739437s wall, 2.203125s user + 0.828125s system = 3.031250s CPU (174.3%)

RUN-1004 : used memory is 351 MB, reserved memory is 314 MB, peak memory is 597 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 90 to 61
PHY-1001 : Pin misalignment score is improved from 61 to 60
PHY-1001 : Pin misalignment score is improved from 60 to 59
PHY-1001 : Pin misalignment score is improved from 59 to 59
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 79 instances
RUN-1001 : 35 mslices, 35 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 186 nets
RUN-1001 : 119 nets have 2 pins
RUN-1001 : 41 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 5544, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 5792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016555s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (188.8%)

PHY-1001 : End global routing;  0.106913s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (116.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.009874s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (316.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 13944, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End Routed; 0.100176s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (187.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 13936, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.010375s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (150.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 13952, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 13952
PHY-1001 : End DR Iter 2; 0.007594s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (205.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.480481s wall, 1.296875s user + 0.328125s system = 1.625000s CPU (109.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.710889s wall, 1.593750s user + 0.328125s system = 1.921875s CPU (112.3%)

RUN-1004 : used memory is 355 MB, reserved memory is 317 MB, peak memory is 631 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                  121   out of  19600    0.62%
#reg                   81   out of  19600    0.41%
#le                   137
  #lut only            56   out of    137   40.88%
  #reg only            16   out of    137   11.68%
  #lut&reg             65   out of    137   47.45%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 79
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 186, pip num: 1428
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 152 valid insts, and 3854 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.895606s wall, 1.843750s user + 0.062500s system = 1.906250s CPU (100.6%)

RUN-1004 : used memory is 485 MB, reserved memory is 448 MB, peak memory is 631 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.482616s wall, 0.234375s user + 0.234375s system = 0.468750s CPU (7.2%)

RUN-1004 : used memory is 514 MB, reserved memory is 478 MB, peak memory is 631 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.945307s wall, 2.250000s user + 0.312500s system = 2.562500s CPU (28.6%)

RUN-1004 : used memory is 372 MB, reserved memory is 327 MB, peak memory is 631 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u23
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 306/2 useful/useless nets, 272/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 35 instances.
SYN-1015 : Optimize round 1, 133 better
SYN-1014 : Optimize round 2
SYN-1032 : 221/57 useful/useless nets, 187/57 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 78 better
SYN-1014 : Optimize round 3
SYN-1032 : 160/46 useful/useless nets, 126/47 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 94 better
SYN-1014 : Optimize round 4
SYN-1032 : 159/0 useful/useless nets, 125/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Gate Statistics
#Basic gates           68
  #and                  7
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                 51
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ               6
#MACRO_MUX             43

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |17     |51     |11     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 169/0 useful/useless nets, 136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 243/0 useful/useless nets, 210/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-1032 : 241/0 useful/useless nets, 208/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 293/0 useful/useless nets, 260/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 64 (3.63), #lev = 3 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 160 instances into 65 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 192/0 useful/useless nets, 159/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 49 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 10 adder to BLE ...
SYN-4008 : Packed 10 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 63 LUT to BLE ...
SYN-4008 : Packed 63 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (9 nodes)...
SYN-4004 : #1: Packed 3 SEQ (22 nodes)...
SYN-4005 : Packed 3 SEQ with LUT/SLICE
SYN-4006 : 20 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 69/92 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                   91   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    97
  #lut only            48   out of     97   49.48%
  #reg only             6   out of     97    6.19%
  #lut&reg             43   out of     97   44.33%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |97    |91    |49    |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (34 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 58 instances
RUN-1001 : 25 mslices, 24 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 130 nets
RUN-1001 : 68 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 4 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 56 instances, 49 slices, 4 macros(14 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 491, tnet num: 128, tinst num: 56, tnode num: 619, tedge num: 841.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 128 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 68 clock pins, and constraint 128 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.016992s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (183.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 45735.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(589): len = 30461.9, overlap = 0
PHY-3002 : Step(590): len = 23386.6, overlap = 0
PHY-3002 : Step(591): len = 19441.8, overlap = 0
PHY-3002 : Step(592): len = 16756.9, overlap = 0
PHY-3002 : Step(593): len = 14325.1, overlap = 0
PHY-3002 : Step(594): len = 12183.1, overlap = 0
PHY-3002 : Step(595): len = 10161.5, overlap = 0
PHY-3002 : Step(596): len = 8949.9, overlap = 0
PHY-3002 : Step(597): len = 8232.7, overlap = 0
PHY-3002 : Step(598): len = 7382.2, overlap = 0
PHY-3002 : Step(599): len = 6665.6, overlap = 0
PHY-3002 : Step(600): len = 5783.8, overlap = 0
PHY-3002 : Step(601): len = 5455.6, overlap = 0
PHY-3002 : Step(602): len = 4957.8, overlap = 0
PHY-3002 : Step(603): len = 4464.7, overlap = 0
PHY-3002 : Step(604): len = 4193.7, overlap = 0
PHY-3002 : Step(605): len = 4011.4, overlap = 0
PHY-3002 : Step(606): len = 3818.5, overlap = 0
PHY-3002 : Step(607): len = 3758.9, overlap = 0
PHY-3002 : Step(608): len = 3753.3, overlap = 0
PHY-3002 : Step(609): len = 3636.7, overlap = 0
PHY-3002 : Step(610): len = 3584.6, overlap = 0
PHY-3002 : Step(611): len = 3446.2, overlap = 0
PHY-3002 : Step(612): len = 3321.3, overlap = 0
PHY-3002 : Step(613): len = 3321.3, overlap = 0
PHY-3002 : Step(614): len = 3311.9, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004521s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(615): len = 3269, overlap = 0
PHY-3002 : Step(616): len = 3264.6, overlap = 0
PHY-3002 : Step(617): len = 3238.1, overlap = 0
PHY-3002 : Step(618): len = 3156.7, overlap = 0
PHY-3002 : Step(619): len = 3092.9, overlap = 0
PHY-3002 : Step(620): len = 3013.8, overlap = 0
PHY-3002 : Step(621): len = 3007.1, overlap = 0
PHY-3002 : Step(622): len = 2950.4, overlap = 0
PHY-3002 : Step(623): len = 2936.6, overlap = 0
PHY-3002 : Step(624): len = 2922.3, overlap = 0
PHY-3002 : Step(625): len = 2874, overlap = 0
PHY-3002 : Step(626): len = 2860.8, overlap = 0
PHY-3002 : Step(627): len = 2845.6, overlap = 0
PHY-3002 : Step(628): len = 2821.3, overlap = 0
PHY-3002 : Step(629): len = 2793.6, overlap = 0
PHY-3002 : Step(630): len = 2761.1, overlap = 0
PHY-3002 : Step(631): len = 2740.8, overlap = 0
PHY-3002 : Step(632): len = 2703.3, overlap = 0
PHY-3002 : Step(633): len = 2698, overlap = 0
PHY-3002 : Step(634): len = 2670, overlap = 0
PHY-3002 : Step(635): len = 2662.1, overlap = 0
PHY-3002 : Step(636): len = 2657.6, overlap = 0
PHY-3002 : Step(637): len = 2618, overlap = 0
PHY-3002 : Step(638): len = 2609.3, overlap = 0
PHY-3002 : Step(639): len = 2610.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.09378e-05
PHY-3002 : Step(640): len = 2616.4, overlap = 3.5
PHY-3002 : Step(641): len = 2616.4, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.97312e-05
PHY-3002 : Step(642): len = 2634.1, overlap = 3.5
PHY-3002 : Step(643): len = 2661.3, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000179462
PHY-3002 : Step(644): len = 2657.7, overlap = 3.5
PHY-3002 : Step(645): len = 2726.9, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011847s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (131.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%, beta_incr = 0.997000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(646): len = 3594.4, overlap = 0.5
PHY-3002 : Step(647): len = 3175.3, overlap = 2.75
PHY-3002 : Step(648): len = 2983, overlap = 3.25
PHY-3002 : Step(649): len = 2825.6, overlap = 3.25
PHY-3002 : Step(650): len = 2777.6, overlap = 3.75
PHY-3002 : Step(651): len = 2781.9, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00122499
PHY-3002 : Step(652): len = 2764.7, overlap = 3.75
PHY-3002 : Step(653): len = 2764.7, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00244997
PHY-3002 : Step(654): len = 2753.3, overlap = 3.75
PHY-3002 : Step(655): len = 2753.3, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007594s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (205.7%)

PHY-3001 : Legalized: Len = 3917.4, Over = 0
PHY-3001 : Final: Len = 3917.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6704, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 6768, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018271s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.5%)

RUN-1003 : finish command "place" in  1.253512s wall, 1.343750s user + 0.843750s system = 2.187500s CPU (174.5%)

RUN-1004 : used memory is 363 MB, reserved memory is 321 MB, peak memory is 631 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 64 to 46
PHY-1001 : Pin misalignment score is improved from 46 to 47
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 58 instances
RUN-1001 : 25 mslices, 24 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 130 nets
RUN-1001 : 68 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 4 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 6704, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 6768, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018606s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.0%)

PHY-1001 : End global routing;  0.113766s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.021780s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (215.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 4096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 18520, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.179903s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (139.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 18520, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 18520
PHY-1001 : End DR Iter 1; 0.007414s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.552124s wall, 1.484375s user + 0.234375s system = 1.718750s CPU (110.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.776984s wall, 1.750000s user + 0.234375s system = 1.984375s CPU (111.7%)

RUN-1004 : used memory is 368 MB, reserved memory is 328 MB, peak memory is 644 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     4
  #input                3
  #output               1
  #inout                0

Utilization Statistics
#lut                   91   out of  19600    0.46%
#reg                   49   out of  19600    0.25%
#le                    97
  #lut only            48   out of     97   49.48%
  #reg only             6   out of     97    6.19%
  #lut&reg             43   out of     97   44.33%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    4   out of    188    2.13%
  #ireg                 1
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 58
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 130, pip num: 1190
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 279 valid insts, and 3141 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.140493s wall, 2.531250s user + 0.109375s system = 2.640625s CPU (231.5%)

RUN-1004 : used memory is 382 MB, reserved memory is 348 MB, peak memory is 644 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: data object 'rx_data_1' is already declared in source/rtl/my_uart_rx.v(16)
HDL-1007 : previous declaration of 'rx_data_1' is from here in source/rtl/my_uart_rx.v(15)
HDL-5007 WARNING: second declaration of 'rx_data_1' ignored in source/rtl/my_uart_rx.v(16)
HDL-8007 ERROR: inconsistent dimension in declaration in source/rtl/my_uart_rx.v(16)
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(41)
HDL-8007 ERROR: cannot access memory 'rx_data_1' directly in source/rtl/my_uart_rx.v(119)
HDL-8007 ERROR: cannot assign an unpacked type to a packed type in source/rtl/my_uart_rx.v(119)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(122)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(41)
HDL-8007 ERROR: cannot access memory 'rx_data_11' directly in source/rtl/my_uart_rx.v(119)
HDL-8007 ERROR: cannot assign an unpacked type to a packed type in source/rtl/my_uart_rx.v(119)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/my_uart_rx.v(122)
HDL-1007 : Verilog file 'source/rtl/my_uart_rx.v' ignored due to errors
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(41)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
