$date
	Mon Aug 18 20:06:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_seq_detect_mealy $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ rst $end
$var parameter 2 % GOT1 $end
$var parameter 2 & GOT11 $end
$var parameter 2 ' GOT110 $end
$var parameter 2 ( IDLE $end
$var reg 2 ) state_d [1:0] $end
$var reg 2 * state_q [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 (
b11 '
b10 &
b1 %
$end
#0
$dumpvars
bx *
bx )
1$
0#
0"
0!
$end
#5000
b0 )
b0 *
1"
#10000
0"
#12000
b1 )
1#
0$
#15000
b10 )
b1 *
1"
#20000
0"
#25000
b10 *
1"
#30000
0"
#32000
b11 )
0#
#35000
b0 )
b11 *
1"
#40000
0"
#42000
1!
b1 )
1#
#45000
b10 )
0!
b1 *
1"
#50000
0"
#55000
b10 *
1"
#60000
0"
#62000
b11 )
0#
#65000
b0 )
b11 *
1"
#70000
0"
#72000
1!
b1 )
1#
#75000
b10 )
0!
b1 *
1"
#80000
0"
#85000
b10 *
1"
#90000
0"
#95000
1"
#100000
0"
#102000
