Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon May 13 21:28:48 2019
| Host         : jacoboffersen running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.179        0.000                      0                19643        0.018        0.000                      0                19643        3.500        0.000                       0                  7096  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.179        0.000                      0                19384        0.018        0.000                      0                19384        3.750        0.000                       0                  6980  
sys_clk_pin         3.769        0.000                      0                  259        0.139        0.000                      0                  259        3.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.179ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 3.199ns (48.198%)  route 3.438ns (51.802%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.646     2.954    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X28Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/Q
                         net (fo=9, routed)           1.263     4.735    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC[0]
    SLICE_X22Y68         LUT4 (Prop_lut4_I0_O)        0.150     4.885 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.650     5.535    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X22Y69         LUT5 (Prop_lut5_I3_O)        0.352     5.887 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.777     6.664    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.326     6.990 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.990    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X27Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.522 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.522    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.750    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.864    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.987    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.101    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.215    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.549 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[1]
                         net (fo=1, routed)           0.739     9.288    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_6
    SLICE_X25Y77         LUT3 (Prop_lut3_I2_O)        0.303     9.591 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.591    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[30]
    SLICE_X25Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.471    12.663    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X25Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/C
                         clock pessimism              0.230    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X25Y77         FDRE (Setup_fdre_C_D)        0.031    12.770    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  3.179    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 3.109ns (47.060%)  route 3.497ns (52.940%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.646     2.954    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X28Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/Q
                         net (fo=9, routed)           1.263     4.735    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC[0]
    SLICE_X22Y68         LUT4 (Prop_lut4_I0_O)        0.150     4.885 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.650     5.535    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X22Y69         LUT5 (Prop_lut5_I3_O)        0.352     5.887 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.777     6.664    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.326     6.990 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.990    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X27Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.522 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.522    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.750    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.864    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.987    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.101    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.215    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.437 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[0]
                         net (fo=1, routed)           0.798     9.235    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_7
    SLICE_X25Y77         LUT3 (Prop_lut3_I2_O)        0.325     9.560 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[29]_i_1__0/O
                         net (fo=1, routed)           0.000     9.560    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[29]
    SLICE_X25Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.471    12.663    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X25Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/C
                         clock pessimism              0.230    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X25Y77         FDRE (Setup_fdre_C_D)        0.075    12.814    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 3.093ns (46.869%)  route 3.506ns (53.131%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.646     2.954    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X28Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/Q
                         net (fo=9, routed)           1.263     4.735    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC[0]
    SLICE_X22Y68         LUT4 (Prop_lut4_I0_O)        0.150     4.885 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.650     5.535    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X22Y69         LUT5 (Prop_lut5_I3_O)        0.352     5.887 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.777     6.664    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.326     6.990 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.990    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X27Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.522 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.522    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.750    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.864    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.987    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.101    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.414 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/O[3]
                         net (fo=1, routed)           0.807     9.221    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_4
    SLICE_X25Y77         LUT3 (Prop_lut3_I2_O)        0.332     9.553 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[28]_i_1__0/O
                         net (fo=1, routed)           0.000     9.553    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[28]
    SLICE_X25Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.471    12.663    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X25Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/C
                         clock pessimism              0.230    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X25Y77         FDRE (Setup_fdre_C_D)        0.075    12.814    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.605ns (9.954%)  route 5.473ns (90.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.740     3.048    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y88         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.456     3.504 f  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          5.082     8.586    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aresetn
    SLICE_X14Y54         LUT1 (Prop_lut1_I0_O)        0.149     8.735 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_i_1/O
                         net (fo=1, routed)           0.391     9.126    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_i_1_n_0
    SLICE_X14Y54         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.491    12.683    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X14Y54         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_reg/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X14Y54         FDRE (Setup_fdre_C_D)       -0.255    12.404    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_reg
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state_reg[s_ready_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[s_stall_d]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 1.501ns (24.505%)  route 4.624ns (75.495%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.663     2.971    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X35Y56         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state_reg[s_ready_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state_reg[s_ready_i]/Q
                         net (fo=18, routed)          1.081     4.508    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/conv_arready
    SLICE_X26Y43         LUT2 (Prop_lut2_I0_O)        0.118     4.626 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arready_INST_0/O
                         net (fo=10, routed)          1.150     5.776    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_axi_arready
    SLICE_X15Y36         LUT6 (Prop_lut6_I4_O)        0.326     6.102 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/s_axi_arready_INST_0/O
                         net (fo=3, routed)           0.725     6.827    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arready
    SLICE_X9Y36          LUT4 (Prop_lut4_I3_O)        0.119     6.946 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_vector_i[1040]_i_3__0/O
                         net (fo=7, routed)           0.501     7.447    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arready
    SLICE_X6Y35          LUT6 (Prop_lut6_I1_O)        0.332     7.779 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_2/O
                         net (fo=3, routed)           0.643     8.422    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state
    SLICE_X7Y35          LUT4 (Prop_lut4_I1_O)        0.150     8.572 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[s_stall_d]_i_1/O
                         net (fo=1, routed)           0.524     9.096    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[s_stall_d]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[s_stall_d]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.501    12.693    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X7Y35          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[s_stall_d]/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)       -0.255    12.400    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state_reg[s_stall_d]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 3.099ns (47.750%)  route 3.391ns (52.250%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.646     2.954    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X28Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/Q
                         net (fo=9, routed)           1.263     4.735    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC[0]
    SLICE_X22Y68         LUT4 (Prop_lut4_I0_O)        0.150     4.885 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.650     5.535    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X22Y69         LUT5 (Prop_lut5_I3_O)        0.352     5.887 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.777     6.664    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.326     6.990 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.990    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X27Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.522 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.522    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.750    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.864    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.987    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.101    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.215    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X27Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.454 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[2]
                         net (fo=1, routed)           0.692     9.146    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_5
    SLICE_X25Y77         LUT3 (Prop_lut3_I2_O)        0.298     9.444 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[31]_i_2__0/O
                         net (fo=1, routed)           0.000     9.444    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[31]
    SLICE_X25Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.471    12.663    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X25Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/C
                         clock pessimism              0.230    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X25Y77         FDRE (Setup_fdre_C_D)        0.075    12.814    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 2.978ns (45.989%)  route 3.497ns (54.011%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.646     2.954    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X28Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/Q
                         net (fo=9, routed)           1.263     4.735    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC[0]
    SLICE_X22Y68         LUT4 (Prop_lut4_I0_O)        0.150     4.885 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.650     5.535    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X22Y69         LUT5 (Prop_lut5_I3_O)        0.352     5.887 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.777     6.664    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.326     6.990 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.990    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X27Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.522 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.522    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.750    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.864    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.987    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.300 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/O[3]
                         net (fo=1, routed)           0.798     9.098    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_4
    SLICE_X25Y75         LUT3 (Prop_lut3_I2_O)        0.331     9.429 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[24]_i_1__0/O
                         net (fo=1, routed)           0.000     9.429    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[24]
    SLICE_X25Y75         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.468    12.660    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X25Y75         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/C
                         clock pessimism              0.230    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X25Y75         FDRE (Setup_fdre_C_D)        0.075    12.811    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 2.767ns (42.725%)  route 3.709ns (57.275%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.646     2.954    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X28Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/Q
                         net (fo=9, routed)           1.263     4.735    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC[0]
    SLICE_X22Y68         LUT4 (Prop_lut4_I0_O)        0.150     4.885 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.650     5.535    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X22Y69         LUT5 (Prop_lut5_I3_O)        0.352     5.887 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.777     6.664    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.326     6.990 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.990    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X27Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.522 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.522    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.750    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.864    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.086 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/O[0]
                         net (fo=1, routed)           1.019     9.105    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_7
    SLICE_X25Y73         LUT3 (Prop_lut3_I2_O)        0.325     9.430 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.430    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[17]
    SLICE_X25Y73         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.470    12.662    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X25Y73         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/C
                         clock pessimism              0.230    12.892    
                         clock uncertainty           -0.154    12.738    
    SLICE_X25Y73         FDRE (Setup_fdre_C_D)        0.075    12.813    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 3.085ns (48.107%)  route 3.328ns (51.893%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.646     2.954    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X28Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/Q
                         net (fo=9, routed)           1.263     4.735    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC[0]
    SLICE_X22Y68         LUT4 (Prop_lut4_I0_O)        0.150     4.885 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.650     5.535    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X22Y69         LUT5 (Prop_lut5_I3_O)        0.352     5.887 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.777     6.664    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.326     6.990 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.990    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X27Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.522 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.522    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.750    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.864    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.987    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.101    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X27Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.435 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/O[1]
                         net (fo=1, routed)           0.629     9.064    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_6
    SLICE_X25Y77         LUT3 (Prop_lut3_I2_O)        0.303     9.367 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[26]_i_1__0/O
                         net (fo=1, routed)           0.000     9.367    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[26]
    SLICE_X25Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.471    12.663    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X25Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/C
                         clock pessimism              0.230    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X25Y77         FDRE (Setup_fdre_C_D)        0.029    12.768    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 2.971ns (46.355%)  route 3.438ns (53.644%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.646     2.954    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X28Y77         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.518     3.472 f  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/Q
                         net (fo=9, routed)           1.263     4.735    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC[0]
    SLICE_X22Y68         LUT4 (Prop_lut4_I0_O)        0.150     4.885 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.650     5.535    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X22Y69         LUT5 (Prop_lut5_I3_O)        0.352     5.887 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.777     6.664    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.326     6.990 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.990    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X27Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.522 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.522    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.750    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.864    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.987    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X27Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.321 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/O[1]
                         net (fo=1, routed)           0.739     9.060    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_6
    SLICE_X25Y75         LUT3 (Prop_lut3_I2_O)        0.303     9.363 r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[22]_i_1__0/O
                         net (fo=1, routed)           0.000     9.363    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[22]
    SLICE_X25Y75         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        1.468    12.660    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X25Y75         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]/C
                         clock pessimism              0.230    12.890    
                         clock uncertainty           -0.154    12.736    
    SLICE_X25Y75         FDRE (Setup_fdre_C_D)        0.031    12.767    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  3.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.306%)  route 0.243ns (59.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.551     0.892    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X20Y68         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.243     1.298    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIB1
    SLICE_X24Y65         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.821     1.191    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X24Y65         RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.034     1.157    
    SLICE_X24Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.281    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1025]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.225%)  route 0.228ns (61.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.552     0.893    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/aclk
    SLICE_X18Y70         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1025]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y70         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1025]/Q
                         net (fo=4, routed)           0.228     1.261    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_wdata[0]
    SLICE_X23Y68         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.818     1.188    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X23Y68         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I/C
                         clock pessimism             -0.034     1.154    
    SLICE_X23Y68         FDRE (Hold_fdre_C_D)         0.078     1.232    mem_interface0/design_1_wrapper0/design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1067]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.488%)  route 0.170ns (53.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.548     0.889    mem_interface0/design_1_wrapper0/design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y78         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y78         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  mem_interface0/design_1_wrapper0/design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/Q
                         net (fo=2, routed)           0.170     1.207    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/D[10]
    SLICE_X23Y79         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1067]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.816     1.186    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X23Y79         FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1067]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X23Y79         FDRE (Hold_fdre_C_D)         0.022     1.174    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer_reg[1067]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.561     0.902    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X9Y87          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.146     1.189    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/ADDRD3
    SLICE_X8Y87          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.829     1.199    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/WCLK
    SLICE_X8Y87          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMA/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X8Y87          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.155    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMA
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.561     0.902    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X9Y87          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.146     1.189    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/ADDRD3
    SLICE_X8Y87          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.829     1.199    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/WCLK
    SLICE_X8Y87          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMA_D1/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X8Y87          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.155    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.561     0.902    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X9Y87          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.146     1.189    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/ADDRD3
    SLICE_X8Y87          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.829     1.199    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/WCLK
    SLICE_X8Y87          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMB/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X8Y87          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.155    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMB
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.561     0.902    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X9Y87          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.146     1.189    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/ADDRD3
    SLICE_X8Y87          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.829     1.199    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/WCLK
    SLICE_X8Y87          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMB_D1/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X8Y87          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.155    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.561     0.902    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X9Y87          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.146     1.189    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/ADDRD3
    SLICE_X8Y87          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.829     1.199    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/WCLK
    SLICE_X8Y87          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMC/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X8Y87          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.155    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMC
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.561     0.902    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X9Y87          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.146     1.189    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/ADDRD3
    SLICE_X8Y87          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.829     1.199    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/WCLK
    SLICE_X8Y87          RAMD32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMC_D1/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X8Y87          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.155    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.561     0.902    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X9Y87          FDRE                                         r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.146     1.189    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/ADDRD3
    SLICE_X8Y87          RAMS32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6980, routed)        0.829     1.199    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/WCLK
    SLICE_X8Y87          RAMS32                                       r  mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMD/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X8Y87          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.155    mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6/RAMD
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      mem_interface0/design_1_wrapper0/design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11   mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  mem_interface0/design_1_wrapper0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X19Y89   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X17Y90   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y90   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y90   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y89   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y89   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[4]/C
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y68   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y68   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y68   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y68   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y62   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y62   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y60   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y60   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y60   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y60   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y60   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y60   mem_interface0/design_1_wrapper0/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/value_dcC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 2.454ns (60.857%)  route 1.578ns (39.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.702     5.371    mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     7.825 r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[9]
                         net (fo=3, routed)           1.578     9.403    mem_interface0/BRAM_PORTB_0_dout[9]
    SLICE_X37Y47         FDRE                                         r  mem_interface0/value_dcC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.579    12.971    mem_interface0/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  mem_interface0/value_dcC_reg[9]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)       -0.040    13.172    mem_interface0/value_dcC_reg[9]
  -------------------------------------------------------------------
                         required time                         13.172    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/value_dcA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 2.454ns (61.336%)  route 1.547ns (38.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.702     5.371    mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.825 r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[6]
                         net (fo=3, routed)           1.547     9.372    mem_interface0/BRAM_PORTB_0_dout[6]
    SLICE_X40Y47         FDRE                                         r  mem_interface0/value_dcA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.580    12.972    mem_interface0/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  mem_interface0/value_dcA_reg[6]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)       -0.067    13.146    mem_interface0/value_dcA_reg[6]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/value_dcA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 2.454ns (61.757%)  route 1.520ns (38.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.702     5.371    mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.825 r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=3, routed)           1.520     9.344    mem_interface0/BRAM_PORTB_0_dout[2]
    SLICE_X41Y47         FDRE                                         r  mem_interface0/value_dcA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.580    12.972    mem_interface0/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  mem_interface0/value_dcA_reg[2]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)       -0.081    13.132    mem_interface0/value_dcA_reg[2]
  -------------------------------------------------------------------
                         required time                         13.132    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/value_dcA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 2.454ns (61.678%)  route 1.525ns (38.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.702     5.371    mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.825 r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=3, routed)           1.525     9.350    mem_interface0/BRAM_PORTB_0_dout[1]
    SLICE_X41Y47         FDRE                                         r  mem_interface0/value_dcA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.580    12.972    mem_interface0/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  mem_interface0/value_dcA_reg[1]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)       -0.067    13.146    mem_interface0/value_dcA_reg[1]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/value_dcA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 2.454ns (62.385%)  route 1.480ns (37.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.702     5.371    mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     7.825 r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[10]
                         net (fo=3, routed)           1.480     9.304    mem_interface0/BRAM_PORTB_0_dout[10]
    SLICE_X39Y47         FDRE                                         r  mem_interface0/value_dcA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.579    12.971    mem_interface0/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  mem_interface0/value_dcA_reg[10]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)       -0.067    13.145    mem_interface0/value_dcA_reg[10]
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/value_dcA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 2.454ns (63.193%)  route 1.429ns (36.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.702     5.371    mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.825 r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[5]
                         net (fo=3, routed)           1.429     9.254    mem_interface0/BRAM_PORTB_0_dout[5]
    SLICE_X39Y48         FDRE                                         r  mem_interface0/value_dcA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.579    12.971    mem_interface0/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  mem_interface0/value_dcA_reg[5]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)       -0.067    13.145    mem_interface0/value_dcA_reg[5]
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/value_dcA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 2.454ns (63.177%)  route 1.430ns (36.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.702     5.371    mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     7.825 r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[9]
                         net (fo=3, routed)           1.430     9.255    mem_interface0/BRAM_PORTB_0_dout[9]
    SLICE_X40Y47         FDRE                                         r  mem_interface0/value_dcA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.580    12.972    mem_interface0/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  mem_interface0/value_dcA_reg[9]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)       -0.058    13.155    mem_interface0/value_dcA_reg[9]
  -------------------------------------------------------------------
                         required time                         13.155    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/value_dcC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 2.454ns (63.807%)  route 1.392ns (36.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.702     5.371    mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.825 r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[6]
                         net (fo=3, routed)           1.392     9.217    mem_interface0/BRAM_PORTB_0_dout[6]
    SLICE_X37Y47         FDRE                                         r  mem_interface0/value_dcC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.579    12.971    mem_interface0/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  mem_interface0/value_dcC_reg[6]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)       -0.047    13.165    mem_interface0/value_dcC_reg[6]
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/value_dcC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 2.454ns (64.248%)  route 1.366ns (35.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.702     5.371    mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.825 r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[7]
                         net (fo=3, routed)           1.366     9.190    mem_interface0/BRAM_PORTB_0_dout[7]
    SLICE_X37Y47         FDRE                                         r  mem_interface0/value_dcC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.579    12.971    mem_interface0/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  mem_interface0/value_dcC_reg[7]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)       -0.062    13.150    mem_interface0/value_dcC_reg[7]
  -------------------------------------------------------------------
                         required time                         13.150    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/value_dcC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 2.454ns (65.090%)  route 1.316ns (34.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.702     5.371    mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.825 r  mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=3, routed)           1.316     9.141    mem_interface0/BRAM_PORTB_0_dout[3]
    SLICE_X37Y47         FDRE                                         r  mem_interface0/value_dcC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.579    12.971    mem_interface0/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  mem_interface0/value_dcC_reg[3]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)       -0.093    13.119    mem_interface0/value_dcC_reg[3]
  -------------------------------------------------------------------
                         required time                         13.119    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  3.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mem_interface0/value_dcC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/dcC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.593     1.505    mem_interface0/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  mem_interface0/value_dcC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  mem_interface0/value_dcC_reg[2]/Q
                         net (fo=1, routed)           0.058     1.704    mem_interface0/value_dcC[2]
    SLICE_X36Y47         FDRE                                         r  mem_interface0/dcC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.862     2.021    mem_interface0/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  mem_interface0/dcC_reg[2]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.047     1.565    mem_interface0/dcC_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 pwm_dual1/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual1/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.402ns (76.759%)  route 0.122ns (23.241%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.595     1.507    pwm_dual1/clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  pwm_dual1/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  pwm_dual1/dir_reg[0]/Q
                         net (fo=5, routed)           0.121     1.769    pwm_dual1/dir_reg_n_0_[0]
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.049     1.818 r  pwm_dual1/minusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    pwm_dual1/minusOp_carry_i_1__0_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.937 r  pwm_dual1/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.937    pwm_dual1/minusOp_carry_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.976 r  pwm_dual1/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.976    pwm_dual1/minusOp_carry__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.030 r  pwm_dual1/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.030    pwm_dual1/counter__1[9]
    SLICE_X41Y50         FDRE                                         r  pwm_dual1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.859     2.018    pwm_dual1/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  pwm_dual1/counter_reg[9]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    pwm_dual1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mem_interface0/value_dcA_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/dcA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.593     1.505    mem_interface0/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  mem_interface0/value_dcA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  mem_interface0/value_dcA_reg[10]/Q
                         net (fo=1, routed)           0.110     1.756    mem_interface0/value_dcA[10]
    SLICE_X39Y46         FDRE                                         r  mem_interface0/dcA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.861     2.020    mem_interface0/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  mem_interface0/dcA_reg[10]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.070     1.590    mem_interface0/dcA_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mem_interface0/value_dcA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/dcA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.595     1.507    mem_interface0/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  mem_interface0/value_dcA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  mem_interface0/value_dcA_reg[1]/Q
                         net (fo=1, routed)           0.110     1.758    mem_interface0/value_dcA[1]
    SLICE_X41Y46         FDRE                                         r  mem_interface0/dcA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.863     2.022    mem_interface0/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  mem_interface0/dcA_reg[1]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.070     1.592    mem_interface0/dcA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mem_interface0/value_dcA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/dcA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.595     1.507    mem_interface0/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  mem_interface0/value_dcA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  mem_interface0/value_dcA_reg[7]/Q
                         net (fo=1, routed)           0.115     1.763    mem_interface0/value_dcA[7]
    SLICE_X40Y46         FDRE                                         r  mem_interface0/dcA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.863     2.022    mem_interface0/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  mem_interface0/dcA_reg[7]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.070     1.592    mem_interface0/dcA_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mem_interface0/value_dcC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/dcC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.593     1.505    mem_interface0/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  mem_interface0/value_dcC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  mem_interface0/value_dcC_reg[4]/Q
                         net (fo=1, routed)           0.118     1.764    mem_interface0/value_dcC[4]
    SLICE_X36Y47         FDRE                                         r  mem_interface0/dcC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.862     2.021    mem_interface0/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  mem_interface0/dcC_reg[4]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.075     1.593    mem_interface0/dcC_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mem_interface0/value_dcB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/dcB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.589     1.501    mem_interface0/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  mem_interface0/value_dcB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  mem_interface0/value_dcB_reg[1]/Q
                         net (fo=1, routed)           0.101     1.766    mem_interface0/value_dcB[1]
    SLICE_X41Y51         FDRE                                         r  mem_interface0/dcB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.859     2.018    mem_interface0/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  mem_interface0/dcB_reg[1]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.066     1.583    mem_interface0/dcB_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pwm_dual1/dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_dual1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.438ns (78.254%)  route 0.122ns (21.746%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.595     1.507    pwm_dual1/clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  pwm_dual1/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  pwm_dual1/dir_reg[0]/Q
                         net (fo=5, routed)           0.121     1.769    pwm_dual1/dir_reg_n_0_[0]
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.049     1.818 r  pwm_dual1/minusOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    pwm_dual1/minusOp_carry_i_1__0_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     1.937 r  pwm_dual1/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.937    pwm_dual1/minusOp_carry_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.976 r  pwm_dual1/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.976    pwm_dual1/minusOp_carry__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.066 r  pwm_dual1/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.066    pwm_dual1/counter__1[10]
    SLICE_X41Y50         FDRE                                         r  pwm_dual1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.859     2.018    pwm_dual1/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  pwm_dual1/counter_reg[10]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.876    pwm_dual1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mem_interface0/value_dcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/dcA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.413%)  route 0.118ns (45.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.593     1.505    mem_interface0/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  mem_interface0/value_dcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  mem_interface0/value_dcA_reg[0]/Q
                         net (fo=1, routed)           0.118     1.764    mem_interface0/value_dcA[0]
    SLICE_X36Y47         FDRE                                         r  mem_interface0/dcA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.862     2.021    mem_interface0/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  mem_interface0/dcA_reg[0]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.046     1.567    mem_interface0/dcA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mem_interface0/value_dcC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_interface0/dcC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.593     1.505    mem_interface0/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  mem_interface0/value_dcC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  mem_interface0/value_dcC_reg[5]/Q
                         net (fo=1, routed)           0.110     1.779    mem_interface0/value_dcC[5]
    SLICE_X38Y48         FDRE                                         r  mem_interface0/dcC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.862     2.021    mem_interface0/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  mem_interface0/dcC_reg[5]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.059     1.580    mem_interface0/dcC_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11    mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y11    mem_interface0/design_1_wrapper0/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y53    mem_interface0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y53    mem_interface0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y53    mem_interface0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y53    mem_interface0/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y52    mem_interface0/addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y52    mem_interface0/addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X37Y52    mem_interface0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y51    mem_interface0/dcB_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y51    mem_interface0/dcB_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y51    mem_interface0/dcB_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y51    mem_interface0/dcB_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y51    mem_interface0/value_dcB_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y51    mem_interface0/value_dcB_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y52    mem_interface0/value_dcB_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y51    mem_interface0/value_dcB_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y52    mem_interface0/value_dcB_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y52    mem_interface0/value_dcB_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y53    mem_interface0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y53    mem_interface0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y53    mem_interface0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y53    mem_interface0/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y52    mem_interface0/addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y52    mem_interface0/addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y52    mem_interface0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y52    mem_interface0/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y47    mem_interface0/dcA_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y46    mem_interface0/dcA_reg[10]/C



