# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../vry_FifoFirstRead.srcs/sources_1/new/vry_FifoFirstRead.v"
verilog xil_defaultlib  "../../../vry_FifoFirstRead.srcs/sim_1/new/tb_vry_FifoFirstRead.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
