I 000043 55 1571          1573525853407 PC
(_unit VHDL (pc 0 29 (pc 0 39 ))
  (_version v32)
  (_time 1573525853408 2019.11.11 20:30:53)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573525853352)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{63~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
V 000051 55 285           1573526000886 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 28 ))
  (_version v32)
  (_time 1573526000883 2019.11.11 20:33:20)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573526000884)
    (_use )
  )
)
V 000051 55 285           1573526866117 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 28 ))
  (_version v32)
  (_time 1573526866114 2019.11.11 20:47:46)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573526000884)
    (_use )
  )
)
I 000043 55 1571          1573526866133 PC
(_unit VHDL (pc 0 29 (pc 0 39 ))
  (_version v32)
  (_time 1573526866130 2019.11.11 20:47:46)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573525853352)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{63~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
V 000051 55 285           1573526881398 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 28 ))
  (_version v32)
  (_time 1573526881395 2019.11.11 20:48:01)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573526000884)
    (_use )
  )
)
I 000043 55 1571          1573526881413 PC
(_unit VHDL (pc 0 29 (pc 0 39 ))
  (_version v32)
  (_time 1573526881410 2019.11.11 20:48:01)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573525853352)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{63~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
I 000045 55 1403          1573526960053 Add4
(_unit VHDL (add4 0 30 (add4 0 39 ))
  (_version v32)
  (_time 1573526960053 2019.11.11 20:49:20)
  (_source (\./src/Add4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573526959992)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PcIn ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PcOut ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
  )
  (_model . Add4 1 -1
  )
)
V 000051 55 2797          1573527159061 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573527159060 2019.11.11 20:52:39)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~136 0 47 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 68 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~138 0 53 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~138 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 2797          1573527335829 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573527335828 2019.11.11 20:55:35)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~136 0 47 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 68 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~138 0 53 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~138 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000043 55 1620          1573528213944 PC
(_unit VHDL (pc 0 29 (pc 0 39 ))
  (_version v32)
  (_time 1573528213943 2019.11.11 21:10:13)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573525853352)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{63~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
I 000043 55 1620          1573528227447 PC
(_unit VHDL (pc 0 29 (pc 0 39 ))
  (_version v32)
  (_time 1573528227446 2019.11.11 21:10:27)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573525853352)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{63~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
I 000043 55 1627          1573529654488 PC
(_unit VHDL (pc 0 29 (pc 0 39 ))
  (_version v32)
  (_time 1573529654487 2019.11.11 21:34:14)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573525853352)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{63~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
V 000051 55 2797          1573529654725 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573529654721 2019.11.11 21:34:14)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~136 0 47 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 68 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~138 0 53 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~138 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000043 55 1627          1573529900130 PC
(_unit VHDL (pc 0 29 (pc 0 39 ))
  (_version v32)
  (_time 1573529900129 2019.11.11 21:38:20)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573525853352)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{63~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
I 000043 55 1627          1573530066500 PC
(_unit VHDL (pc 0 29 (pc 0 39 ))
  (_version v32)
  (_time 1573530066499 2019.11.11 21:41:06)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573525853352)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{63~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
I 000043 55 1601          1573530201939 PC
(_unit VHDL (pc 0 29 (pc 0 39 ))
  (_version v32)
  (_time 1573530201938 2019.11.11 21:43:21)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573530201924)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{63~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
V 000051 55 2797          1573530209901 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573530209913 2019.11.11 21:43:29)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~136 0 47 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 60 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 68 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~138 0 53 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~138 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000043 55 1601          1573530597905 PC
(_unit VHDL (pc 0 29 (pc 0 39 ))
  (_version v32)
  (_time 1573530597904 2019.11.11 21:49:57)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573530201924)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{63~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
I 000043 55 1601          1573531161143 PC
(_unit VHDL (pc 0 29 (pc 0 39 ))
  (_version v32)
  (_time 1573531161142 2019.11.11 21:59:21)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573530201924)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{63~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
I 000043 55 1601          1573531503517 PC
(_unit VHDL (pc 0 29 (pc 0 39 ))
  (_version v32)
  (_time 1573531503517 2019.11.11 22:05:03)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573530201924)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{63~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
I 000048 55 8960          1573532705659 memInst
(_unit VHDL (meminst 0 29 (meminst 0 37 ))
  (_version v32)
  (_time 1573532705659 2019.11.11 22:25:05)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 38 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 39 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__76(_architecture 0 0 76 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
V 000051 55 3426          1573532828933 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573532828930 2019.11.11 22:27:08)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~136 0 50 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~138 0 53 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 66 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 74 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 80 (_component meminst )
    (_port
      ((addr)(BUS96))
    )
    (_use (_entity . meminst)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1310 0 60 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 3683          1573533277066 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573533277065 2019.11.11 22:34:37)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~136 0 50 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~138 0 53 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 67 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 75 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 81 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(BUS434))
    )
    (_use (_entity . meminst)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS434 ~std_logic_vector{31~downto~0}~1310 0 59 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1312 0 60 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1312 0 61 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 1811          1573534632428 control
(_unit VHDL (control 0 29 (control 0 42 ))
  (_version v32)
  (_time 1573534632428 2019.11.11 22:57:12)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573534542103)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{1~downto~0}~12 0 37 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(2)(3)(4)(5)(1)(6))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (3 2 )
    (2 2 )
  )
  (_model . control 1 -1
  )
)
V 000051 55 5344          1573534748309 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573534748308 2019.11.11 22:59:08)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~136 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~138 0 64 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~134 0 55 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 56 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 78 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 86 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 92 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(BUS434))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 98 (_component control )
    (_port
      ((opcode(10))(BUS434(31)))
      ((opcode(9))(BUS434(30)))
      ((opcode(8))(BUS434(29)))
      ((opcode(7))(BUS434(28)))
      ((opcode(6))(BUS434(27)))
      ((opcode(5))(BUS434(26)))
      ((opcode(4))(BUS434(25)))
      ((opcode(3))(BUS434(24)))
      ((opcode(2))(BUS434(23)))
      ((opcode(1))(BUS434(22)))
      ((opcode(0))(BUS434(21)))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((ALUop)(ALUop))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS434 ~std_logic_vector{31~downto~0}~1310 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1312 0 71 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1312 0 72 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 17104         1573535719081 regFile
(_unit VHDL (regfile 0 29 (regfile 0 43 ))
  (_version v32)
  (_time 1573535719081 2019.11.11 23:15:19)
  (_source (\./src/regFile.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573535719035)
    (_use )
  )
  (_object
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rw ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{63~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{63~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 44 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registros memoria 0 45 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(7)(8)(6))(_sensitivity(4)(1)(2)(3)(0))(_read(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . regFile 1 -1
  )
)
V 000051 55 11438         1573535981893 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573535981890 2019.11.11 23:19:41)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~136 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~138 0 64 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~134 0 55 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 56 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1310 0 71 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1312 0 72 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1316 0 75 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 97 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 105 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 111 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(BUS434))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 117 (_component control )
    (_port
      ((opcode(10))(BUS434(31)))
      ((opcode(9))(BUS434(30)))
      ((opcode(8))(BUS434(29)))
      ((opcode(7))(BUS434(28)))
      ((opcode(6))(BUS434(27)))
      ((opcode(5))(BUS434(26)))
      ((opcode(4))(BUS434(25)))
      ((opcode(3))(BUS434(24)))
      ((opcode(2))(BUS434(23)))
      ((opcode(1))(BUS434(22)))
      ((opcode(0))(BUS434(21)))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 133 (_component regfile )
    (_port
      ((clk)(Dangling_Input_Signal))
      ((r1(4))(Dangling_Input_Signal))
      ((r1(3))(Dangling_Input_Signal))
      ((r1(2))(Dangling_Input_Signal))
      ((r1(1))(Dangling_Input_Signal))
      ((r1(0))(Dangling_Input_Signal))
      ((r2(4))(Dangling_Input_Signal))
      ((r2(3))(Dangling_Input_Signal))
      ((r2(2))(Dangling_Input_Signal))
      ((r2(1))(Dangling_Input_Signal))
      ((r2(0))(Dangling_Input_Signal))
      ((rw(4))(Dangling_Input_Signal))
      ((rw(3))(Dangling_Input_Signal))
      ((rw(2))(Dangling_Input_Signal))
      ((rw(1))(Dangling_Input_Signal))
      ((rw(0))(Dangling_Input_Signal))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 81 (_architecture ((i 4)))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS434 ~std_logic_vector{31~downto~0}~1320 0 86 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1322 0 87 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1322 0 88 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__221(_architecture 0 0 221 (_assignment (_simple)(_target(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 14759         1573540369137 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573540369136 2019.11.12 00:32:49)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~136 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~138 0 64 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~134 0 55 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 56 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1310 0 71 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1312 0 72 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1316 0 75 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 119 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 127 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 133 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr(31))(op(31)))
      ((instr(30))(op(30)))
      ((instr(29))(op(29)))
      ((instr(28))(op(28)))
      ((instr(27))(op(27)))
      ((instr(26))(op(26)))
      ((instr(25))(op(25)))
      ((instr(24))(op(24)))
      ((instr(23))(op(23)))
      ((instr(22))(op(22)))
      ((instr(21))(op(21)))
      ((instr(20))(op(20)))
      ((instr(19))(DANGLING_U3_instr_19))
      ((instr(18))(DANGLING_U3_instr_18))
      ((instr(17))(DANGLING_U3_instr_17))
      ((instr(16))(DANGLING_U3_instr_16))
      ((instr(15))(DANGLING_U3_instr_15))
      ((instr(14))(DANGLING_U3_instr_14))
      ((instr(13))(DANGLING_U3_instr_13))
      ((instr(12))(DANGLING_U3_instr_12))
      ((instr(11))(DANGLING_U3_instr_11))
      ((instr(10))(DANGLING_U3_instr_10))
      ((instr(9))(DANGLING_U3_instr_9))
      ((instr(8))(DANGLING_U3_instr_8))
      ((instr(7))(DANGLING_U3_instr_7))
      ((instr(6))(DANGLING_U3_instr_6))
      ((instr(5))(DANGLING_U3_instr_5))
      ((instr(4))(DANGLING_U3_instr_4))
      ((instr(3))(DANGLING_U3_instr_3))
      ((instr(2))(DANGLING_U3_instr_2))
      ((instr(1))(DANGLING_U3_instr_1))
      ((instr(0))(DANGLING_U3_instr_0))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 170 (_component control )
    (_port
      ((opcode(10))(op(31)))
      ((opcode(9))(op(30)))
      ((opcode(8))(op(29)))
      ((opcode(7))(op(28)))
      ((opcode(6))(op(27)))
      ((opcode(5))(op(26)))
      ((opcode(4))(op(25)))
      ((opcode(3))(op(24)))
      ((opcode(2))(op(23)))
      ((opcode(1))(op(22)))
      ((opcode(0))(op(21)))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 186 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Dangling_Input_Signal))
      ((r1(3))(Dangling_Input_Signal))
      ((r1(2))(Dangling_Input_Signal))
      ((r1(1))(Dangling_Input_Signal))
      ((r1(0))(Dangling_Input_Signal))
      ((r2(4))(Dangling_Input_Signal))
      ((r2(3))(Dangling_Input_Signal))
      ((r2(2))(Dangling_Input_Signal))
      ((r2(1))(Dangling_Input_Signal))
      ((r2(0))(Dangling_Input_Signal))
      ((rw(4))(Dangling_Input_Signal))
      ((rw(3))(Dangling_Input_Signal))
      ((rw(2))(Dangling_Input_Signal))
      ((rw(1))(Dangling_Input_Signal))
      ((rw(0))(Dangling_Input_Signal))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 81 (_architecture ((i 4)))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1320 0 86 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1320 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~20}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 20))))))
    (_signal (_internal op ~std_logic_vector{31~downto~20}~13 0 88 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_19 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_18 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_17 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_16 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_15 ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_14 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_13 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_12 ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_11 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_10 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_9 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_8 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_7 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_6 ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_5 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_4 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_3 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_2 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_1 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_0 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_process
      (line__274(_architecture 0 0 274 (_assignment (_simple)(_target(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 15569         1573540646352 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573540646351 2019.11.12 00:37:26)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~136 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~138 0 64 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~134 0 55 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 56 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1310 0 71 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1312 0 72 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1316 0 75 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 126 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 134 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 140 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr(31))(instr(9)))
      ((instr(30))(instr(8)))
      ((instr(29))(instr(7)))
      ((instr(28))(instr(6)))
      ((instr(27))(instr(5)))
      ((instr(26))(DANGLING_U3_instr_26))
      ((instr(25))(DANGLING_U3_instr_25))
      ((instr(24))(DANGLING_U3_instr_24))
      ((instr(23))(DANGLING_U3_instr_23))
      ((instr(22))(DANGLING_U3_instr_22))
      ((instr(21))(DANGLING_U3_instr_21))
      ((instr(20))(DANGLING_U3_instr_20))
      ((instr(19))(DANGLING_U3_instr_19))
      ((instr(18))(DANGLING_U3_instr_18))
      ((instr(17))(DANGLING_U3_instr_17))
      ((instr(16))(DANGLING_U3_instr_16))
      ((instr(15))(DANGLING_U3_instr_15))
      ((instr(14))(DANGLING_U3_instr_14))
      ((instr(13))(DANGLING_U3_instr_13))
      ((instr(12))(DANGLING_U3_instr_12))
      ((instr(11))(DANGLING_U3_instr_11))
      ((instr(10))(DANGLING_U3_instr_10))
      ((instr(9))(DANGLING_U3_instr_9))
      ((instr(8))(DANGLING_U3_instr_8))
      ((instr(7))(DANGLING_U3_instr_7))
      ((instr(6))(DANGLING_U3_instr_6))
      ((instr(5))(DANGLING_U3_instr_5))
      ((instr(4))(DANGLING_U3_instr_4))
      ((instr(3))(DANGLING_U3_instr_3))
      ((instr(2))(DANGLING_U3_instr_2))
      ((instr(1))(DANGLING_U3_instr_1))
      ((instr(0))(DANGLING_U3_instr_0))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 177 (_component control )
    (_port
      ((opcode(10))(instr(9)))
      ((opcode(9))(instr(8)))
      ((opcode(8))(instr(7)))
      ((opcode(7))(instr(6)))
      ((opcode(6))(instr(5)))
      ((opcode(5))(Dangling_Input_Signal))
      ((opcode(4))(Dangling_Input_Signal))
      ((opcode(3))(Dangling_Input_Signal))
      ((opcode(2))(Dangling_Input_Signal))
      ((opcode(1))(Dangling_Input_Signal))
      ((opcode(0))(Dangling_Input_Signal))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 193 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1)(instr))
      ((r2(4))(Dangling_Input_Signal))
      ((r2(3))(Dangling_Input_Signal))
      ((r2(2))(Dangling_Input_Signal))
      ((r2(1))(Dangling_Input_Signal))
      ((r2(0))(Dangling_Input_Signal))
      ((rw(4))(Dangling_Input_Signal))
      ((rw(3))(Dangling_Input_Signal))
      ((rw(2))(Dangling_Input_Signal))
      ((rw(1))(Dangling_Input_Signal))
      ((rw(0))(Dangling_Input_Signal))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 81 (_architecture ((i 4)))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1320 0 86 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1320 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~5}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 5))))))
    (_signal (_internal instr ~std_logic_vector{9~downto~5}~13 0 88 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_26 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_25 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_24 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_23 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_22 ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_21 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_20 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_19 ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_18 ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_17 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_16 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_15 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_14 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_13 ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_12 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_11 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_10 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_9 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_8 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_7 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_6 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_5 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_4 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_3 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_2 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_1 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_0 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_process
      (line__277(_architecture 0 0 277 (_assignment (_simple)(_target(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000047 55 1536          1573541090779 regMux
(_unit VHDL (regmux 0 29 (regmux 0 39 ))
  (_version v32)
  (_time 1573541090776 2019.11.12 00:44:50)
  (_source (\./src/regMux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573541090777)
    (_use )
  )
  (_object
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Sal ~std_logic_vector{3~downto~0}~124 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . regMux 1 -1
  )
)
V 000051 55 17035         1573541725619 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573541725618 2019.11.12 00:55:25)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~136 0 61 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~138 0 64 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~134 0 55 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 56 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1310 0 71 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1312 0 72 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1316 0 75 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 81 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1320 0 82 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{3~downto~0}~1322 0 84 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 135 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 143 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 149 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr(31))(Inst(4)))
      ((instr(30))(Inst(3)))
      ((instr(29))(Inst(2)))
      ((instr(28))(Inst(1)))
      ((instr(27))(Inst(0)))
      ((instr(26))(DANGLING_U3_instr_26))
      ((instr(25))(DANGLING_U3_instr_25))
      ((instr(24))(DANGLING_U3_instr_24))
      ((instr(23))(DANGLING_U3_instr_23))
      ((instr(22))(DANGLING_U3_instr_22))
      ((instr(21))(DANGLING_U3_instr_21))
      ((instr(20))(DANGLING_U3_instr_20))
      ((instr(19))(DANGLING_U3_instr_19))
      ((instr(18))(DANGLING_U3_instr_18))
      ((instr(17))(DANGLING_U3_instr_17))
      ((instr(16))(DANGLING_U3_instr_16))
      ((instr(15))(DANGLING_U3_instr_15))
      ((instr(14))(DANGLING_U3_instr_14))
      ((instr(13))(DANGLING_U3_instr_13))
      ((instr(12))(DANGLING_U3_instr_12))
      ((instr(11))(DANGLING_U3_instr_11))
      ((instr(10))(DANGLING_U3_instr_10))
      ((instr(9))(DANGLING_U3_instr_9))
      ((instr(8))(DANGLING_U3_instr_8))
      ((instr(7))(DANGLING_U3_instr_7))
      ((instr(6))(DANGLING_U3_instr_6))
      ((instr(5))(DANGLING_U3_instr_5))
      ((instr(4))(DANGLING_U3_instr_4))
      ((instr(3))(DANGLING_U3_instr_3))
      ((instr(2))(DANGLING_U3_instr_2))
      ((instr(1))(DANGLING_U3_instr_1))
      ((instr(0))(DANGLING_U3_instr_0))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 186 (_component control )
    (_port
      ((opcode(10))(Inst(4)))
      ((opcode(9))(Inst(3)))
      ((opcode(8))(Inst(2)))
      ((opcode(7))(Inst(1)))
      ((opcode(6))(Inst(0)))
      ((opcode(5))(Dangling_Input_Signal))
      ((opcode(4))(Dangling_Input_Signal))
      ((opcode(3))(Dangling_Input_Signal))
      ((opcode(2))(Dangling_Input_Signal))
      ((opcode(1))(Dangling_Input_Signal))
      ((opcode(0))(Dangling_Input_Signal))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 202 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(BUS879))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 283 (_component regMux )
    (_port
      ((A(3))(Inst(20)))
      ((A(2))(Inst(19)))
      ((A(1))(Inst(18)))
      ((A(0))(Inst(17)))
      ((B(3))(Inst(4)))
      ((B(2))(Inst(3)))
      ((B(1))(Inst(2)))
      ((B(0))(Inst(1)))
      ((Reg2Loc)(Dangling_Input_Signal))
      ((Sal(3))(BUS879(4)))
      ((Sal(2))(BUS879(3)))
      ((Sal(1))(BUS879(2)))
      ((Sal(0))(BUS879(1)))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 89 (_architecture ((i 4)))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS879 ~std_logic_vector{4~downto~0}~1324 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1326 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1326 0 96 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{20~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{20~downto~0}~13 0 97 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_26 ~extieee.std_logic_1164.std_logic 0 103 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_25 ~extieee.std_logic_1164.std_logic 0 104 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_24 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_23 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_22 ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_21 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_20 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_19 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_18 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_17 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_16 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_15 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_14 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_13 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_12 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_11 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_10 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_9 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_8 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_7 ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_6 ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_5 ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_4 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_3 ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_2 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_1 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_0 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_process
      (line__303(_architecture 0 0 303 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 1904          1573541863186 control
(_unit VHDL (control 0 29 (control 0 43 ))
  (_version v32)
  (_time 1573541863186 2019.11.12 00:57:43)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573541863140)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{1~downto~0}~12 0 38 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(4)(2)(3)(5)(1)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (3 2 )
    (2 2 )
  )
  (_model . control 1 -1
  )
)
V 000051 55 17271         1573541973426 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573541973423 2019.11.12 00:59:33)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~136 0 62 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~138 0 65 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~134 0 56 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 57 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1310 0 72 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1312 0 73 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1314 0 75 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1316 0 76 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1318 0 77 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 82 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1320 0 83 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{3~downto~0}~1322 0 85 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 137 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 145 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 151 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr(31))(Inst(4)))
      ((instr(30))(Inst(3)))
      ((instr(29))(Inst(2)))
      ((instr(28))(Inst(1)))
      ((instr(27))(Inst(0)))
      ((instr(26))(DANGLING_U3_instr_26))
      ((instr(25))(DANGLING_U3_instr_25))
      ((instr(24))(DANGLING_U3_instr_24))
      ((instr(23))(DANGLING_U3_instr_23))
      ((instr(22))(DANGLING_U3_instr_22))
      ((instr(21))(DANGLING_U3_instr_21))
      ((instr(20))(DANGLING_U3_instr_20))
      ((instr(19))(DANGLING_U3_instr_19))
      ((instr(18))(DANGLING_U3_instr_18))
      ((instr(17))(DANGLING_U3_instr_17))
      ((instr(16))(DANGLING_U3_instr_16))
      ((instr(15))(DANGLING_U3_instr_15))
      ((instr(14))(DANGLING_U3_instr_14))
      ((instr(13))(DANGLING_U3_instr_13))
      ((instr(12))(DANGLING_U3_instr_12))
      ((instr(11))(DANGLING_U3_instr_11))
      ((instr(10))(DANGLING_U3_instr_10))
      ((instr(9))(DANGLING_U3_instr_9))
      ((instr(8))(DANGLING_U3_instr_8))
      ((instr(7))(DANGLING_U3_instr_7))
      ((instr(6))(DANGLING_U3_instr_6))
      ((instr(5))(DANGLING_U3_instr_5))
      ((instr(4))(DANGLING_U3_instr_4))
      ((instr(3))(DANGLING_U3_instr_3))
      ((instr(2))(DANGLING_U3_instr_2))
      ((instr(1))(DANGLING_U3_instr_1))
      ((instr(0))(DANGLING_U3_instr_0))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 188 (_component control )
    (_port
      ((opcode(10))(Inst(4)))
      ((opcode(9))(Inst(3)))
      ((opcode(8))(Inst(2)))
      ((opcode(7))(Inst(1)))
      ((opcode(6))(Inst(0)))
      ((opcode(5))(Dangling_Input_Signal))
      ((opcode(4))(Dangling_Input_Signal))
      ((opcode(3))(Dangling_Input_Signal))
      ((opcode(2))(Dangling_Input_Signal))
      ((opcode(1))(Dangling_Input_Signal))
      ((opcode(0))(Dangling_Input_Signal))
      ((Reg2Loc)(NET1055))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 205 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(BUS879))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 286 (_component regMux )
    (_port
      ((A(3))(Inst(20)))
      ((A(2))(Inst(19)))
      ((A(1))(Inst(18)))
      ((A(0))(Inst(17)))
      ((B(3))(Inst(4)))
      ((B(2))(Inst(3)))
      ((B(1))(Inst(2)))
      ((B(0))(Inst(1)))
      ((Reg2Loc)(NET1055))
      ((Sal(3))(BUS879(4)))
      ((Sal(2))(BUS879(3)))
      ((Sal(1))(BUS879(2)))
      ((Sal(0))(BUS879(1)))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 90 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS879 ~std_logic_vector{4~downto~0}~1324 0 96 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1326 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1326 0 98 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{20~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{20~downto~0}~13 0 99 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_26 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_25 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_24 ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_23 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_22 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_21 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_20 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_19 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_18 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_17 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_16 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_15 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_14 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_13 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_12 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_11 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_10 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_9 ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_8 ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_7 ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_6 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_5 ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_4 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_3 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_2 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_1 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_0 ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_process
      (line__306(_architecture 0 0 306 (_assignment (_simple)(_target(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000047 55 1536          1573609729038 regMux
(_unit VHDL (regmux 0 29 (regmux 0 39 ))
  (_version v32)
  (_time 1573609729038 2019.11.12 19:48:49)
  (_source (\./src/regMux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573541090777)
    (_use )
  )
  (_object
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Sal ~std_logic_vector{3~downto~0}~124 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . regMux 1 -1
  )
)
I 000045 55 1403          1573609766947 Add4
(_unit VHDL (add4 0 30 (add4 0 39 ))
  (_version v32)
  (_time 1573609766947 2019.11.12 19:49:26)
  (_source (\./src/Add4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573526959992)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PcIn ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PcOut ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
  )
  (_model . Add4 1 -1
  )
)
I 000045 55 1403          1573609786699 Add4
(_unit VHDL (add4 0 30 (add4 0 39 ))
  (_version v32)
  (_time 1573609786698 2019.11.12 19:49:46)
  (_source (\./src/Add4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573526959992)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PcIn ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PcOut ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
  )
  (_model . Add4 1 -1
  )
)
I 000048 55 8960          1573609803356 memInst
(_unit VHDL (meminst 0 29 (meminst 0 37 ))
  (_version v32)
  (_time 1573609803355 2019.11.12 19:50:03)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 38 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 39 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__76(_architecture 0 0 76 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1573610108908 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1573610108905 2019.11.12 19:55:08)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1573610858386 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1573610858386 2019.11.12 20:07:38)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1573610918299 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1573610918296 2019.11.12 20:08:38)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1573611283726 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1573611283723 2019.11.12 20:14:43)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1573611311462 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1573611311459 2019.11.12 20:15:11)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
V 000051 55 17202         1573611376386 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573611376385 2019.11.12 20:16:16)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~136 0 62 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~138 0 65 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~134 0 56 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 57 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1310 0 72 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1312 0 73 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1314 0 75 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1316 0 76 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1318 0 77 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 82 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1320 0 83 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{3~downto~0}~1322 0 85 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 137 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 145 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 151 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr(31))(Inst(4)))
      ((instr(30))(Inst(3)))
      ((instr(29))(Inst(2)))
      ((instr(28))(Inst(1)))
      ((instr(27))(Inst(0)))
      ((instr(26))(DANGLING_U3_instr_26))
      ((instr(25))(DANGLING_U3_instr_25))
      ((instr(24))(DANGLING_U3_instr_24))
      ((instr(23))(DANGLING_U3_instr_23))
      ((instr(22))(DANGLING_U3_instr_22))
      ((instr(21))(DANGLING_U3_instr_21))
      ((instr(20))(DANGLING_U3_instr_20))
      ((instr(19))(DANGLING_U3_instr_19))
      ((instr(18))(DANGLING_U3_instr_18))
      ((instr(17))(DANGLING_U3_instr_17))
      ((instr(16))(DANGLING_U3_instr_16))
      ((instr(15))(DANGLING_U3_instr_15))
      ((instr(14))(DANGLING_U3_instr_14))
      ((instr(13))(DANGLING_U3_instr_13))
      ((instr(12))(DANGLING_U3_instr_12))
      ((instr(11))(DANGLING_U3_instr_11))
      ((instr(10))(DANGLING_U3_instr_10))
      ((instr(9))(DANGLING_U3_instr_9))
      ((instr(8))(DANGLING_U3_instr_8))
      ((instr(7))(DANGLING_U3_instr_7))
      ((instr(6))(DANGLING_U3_instr_6))
      ((instr(5))(DANGLING_U3_instr_5))
      ((instr(4))(DANGLING_U3_instr_4))
      ((instr(3))(DANGLING_U3_instr_3))
      ((instr(2))(DANGLING_U3_instr_2))
      ((instr(1))(DANGLING_U3_instr_1))
      ((instr(0))(DANGLING_U3_instr_0))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 188 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((Reg2Loc)(NET1055))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 205 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(BUS879))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 286 (_component regMux )
    (_port
      ((A(3))(Inst(20)))
      ((A(2))(Inst(19)))
      ((A(1))(Inst(18)))
      ((A(0))(Inst(17)))
      ((B(3))(Inst(4)))
      ((B(2))(Inst(3)))
      ((B(1))(Inst(2)))
      ((B(0))(Inst(1)))
      ((Reg2Loc)(NET1055))
      ((Sal(3))(BUS879(4)))
      ((Sal(2))(BUS879(3)))
      ((Sal(1))(BUS879(2)))
      ((Sal(0))(BUS879(1)))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 90 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS879 ~std_logic_vector{4~downto~0}~1324 0 96 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1326 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1326 0 98 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1328 0 99 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_26 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_25 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_24 ~extieee.std_logic_1164.std_logic 0 107 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_23 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_22 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_21 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_20 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_19 ~extieee.std_logic_1164.std_logic 0 112 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_18 ~extieee.std_logic_1164.std_logic 0 113 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_17 ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_16 ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_15 ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_14 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_13 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_12 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_11 ~extieee.std_logic_1164.std_logic 0 120 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_10 ~extieee.std_logic_1164.std_logic 0 121 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_9 ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_8 ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_7 ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_6 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_5 ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_4 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_3 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_2 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_1 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U3_instr_0 ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_process
      (line__306(_architecture 0 0 306 (_assignment (_simple)(_target(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 12920         1573611597493 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573611597492 2019.11.12 20:19:57)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~136 0 62 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~138 0 65 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~134 0 56 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 57 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1310 0 72 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1312 0 73 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1314 0 75 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1316 0 76 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1318 0 77 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 82 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1320 0 83 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{3~downto~0}~1322 0 85 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 108 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 116 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 122 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 128 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((Reg2Loc)(NET1055))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 145 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(BUS879))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 226 (_component regMux )
    (_port
      ((A(3))(Inst(20)))
      ((A(2))(Inst(19)))
      ((A(1))(Inst(18)))
      ((A(0))(Inst(17)))
      ((B(3))(Inst(4)))
      ((B(2))(Inst(3)))
      ((B(1))(Inst(2)))
      ((B(0))(Inst(1)))
      ((Reg2Loc)(NET1055))
      ((Sal(3))(BUS879(4)))
      ((Sal(2))(BUS879(3)))
      ((Sal(1))(BUS879(2)))
      ((Sal(0))(BUS879(1)))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 90 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS879 ~std_logic_vector{4~downto~0}~1324 0 96 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1326 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1326 0 98 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1328 0 99 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_process
      (line__246(_architecture 0 0 246 (_assignment (_simple)(_target(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 8960          1573611726610 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1573611726609 2019.11.12 20:22:06)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 1904          1573611942419 control
(_unit VHDL (control 0 29 (control 0 43 ))
  (_version v32)
  (_time 1573611942419 2019.11.12 20:25:42)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573541863140)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{1~downto~0}~12 0 38 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(1)(3)(4)(5)(2)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (3 2 )
    (2 2 )
  )
  (_model . control 1 -1
  )
)
I 000047 55 1536          1573612019987 regMux
(_unit VHDL (regmux 0 29 (regmux 0 39 ))
  (_version v32)
  (_time 1573612019986 2019.11.12 20:26:59)
  (_source (\./src/regMux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573612019971)
    (_use )
  )
  (_object
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Sal ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . regMux 1 -1
  )
)
V 000051 55 12882         1573612050678 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573612050675 2019.11.12 20:27:30)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~136 0 62 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~138 0 65 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~134 0 56 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 57 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1310 0 72 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1312 0 73 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1314 0 75 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1316 0 76 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1318 0 77 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 82 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 83 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1324 0 85 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 108 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 116 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 122 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 128 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((Reg2Loc)(NET1055))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 145 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(BUS879))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 226 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(BUS879))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 90 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS879 ~std_logic_vector{4~downto~0}~1326 0 96 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1328 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1328 0 98 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1330 0 99 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_process
      (line__245(_architecture 0 0 245 (_assignment (_simple)(_target(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 1904          1573612128009 control
(_unit VHDL (control 0 29 (control 0 43 ))
  (_version v32)
  (_time 1573612128008 2019.11.12 20:28:48)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573541863140)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{1~downto~0}~12 0 38 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(6)(1)(2)(3)(4)(5)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (3 2 )
    (2 2 )
  )
  (_model . control 1 -1
  )
)
I 000047 55 1536          1573612246424 regMux
(_unit VHDL (regmux 0 29 (regmux 0 39 ))
  (_version v32)
  (_time 1573612246421 2019.11.12 20:30:46)
  (_source (\./src/regMux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573612019971)
    (_use )
  )
  (_object
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Sal ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . regMux 1 -1
  )
)
V 000051 55 12882         1573612250797 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573612250796 2019.11.12 20:30:50)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~136 0 62 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~138 0 65 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~134 0 56 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 57 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1310 0 72 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1312 0 73 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1314 0 75 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1316 0 76 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1318 0 77 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 82 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 83 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1324 0 85 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 108 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 116 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 122 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 128 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((Reg2Loc)(NET1055))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 145 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 226 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 90 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1326 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1326 0 97 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1328 0 98 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1330 0 99 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ))))
    (_process
      (line__245(_architecture 0 0 245 (_assignment (_simple)(_target(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000047 55 1529          1573612564912 regMux
(_unit VHDL (regmux 0 29 (regmux 0 39 ))
  (_version v32)
  (_time 1573612564925 2019.11.12 20:36:04)
  (_source (\./src/regMux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573612019971)
    (_use )
  )
  (_object
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Sal ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . regMux 1 -1
  )
)
I 000048 55 17104         1573613172306 regFile
(_unit VHDL (regfile 0 29 (regfile 0 43 ))
  (_version v32)
  (_time 1573613172305 2019.11.12 20:46:12)
  (_source (\./src/regFile.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573535719035)
    (_use )
  )
  (_object
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rw ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{63~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{63~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 44 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registros memoria 0 45 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(7)(8)(6))(_sensitivity(4)(0)(3)(1)(2))(_read(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . regFile 1 -1
  )
)
I 000048 55 8960          1573613771310 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1573613771309 2019.11.12 20:56:11)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000052 55 1104          1573614234511 extSigno64b
(_unit VHDL (extsigno64b 0 29 (extsigno64b 0 37 ))
  (_version v32)
  (_time 1573614234508 2019.11.12 21:03:54)
  (_source (\./src/extSigno64b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573614234509)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{8~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 1504          1573614929943 extSigno64b
(_unit VHDL (extsigno64b 0 29 (extsigno64b 0 37 ))
  (_version v32)
  (_time 1573614929940 2019.11.12 21:15:29)
  (_source (\./src/extSigno64b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573614234509)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{8~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . extSigno64b 1 -1
  )
)
V 000051 55 13915         1573615264023 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573615264022 2019.11.12 21:21:04)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~138 0 68 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1310 0 71 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~136 0 62 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 63 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1312 0 78 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1314 0 79 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 81 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1318 0 82 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1320 0 83 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1322 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1324 0 89 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1326 0 91 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 56 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~134 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 114 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 122 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 128 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 134 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((Reg2Loc)(NET1055))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 151 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 232 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 248 (_component extSigno64b )
    (_port
      ((entrada(8))(Dangling_Input_Signal))
      ((entrada(7))(Dangling_Input_Signal))
      ((entrada(6))(Dangling_Input_Signal))
      ((entrada(5))(Dangling_Input_Signal))
      ((entrada(4))(Dangling_Input_Signal))
      ((entrada(3))(Dangling_Input_Signal))
      ((entrada(2))(Dangling_Input_Signal))
      ((entrada(1))(Dangling_Input_Signal))
      ((entrada(0))(Dangling_Input_Signal))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 96 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1328 0 102 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1328 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1330 0 104 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1332 0 105 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_process
      (line__264(_architecture 0 0 264 (_assignment (_simple)(_target(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 13798         1573615448456 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573615448455 2019.11.12 21:24:08)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~138 0 68 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1310 0 71 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~136 0 62 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 63 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 77 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1312 0 78 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1314 0 79 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 81 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1318 0 82 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1320 0 83 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1322 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1324 0 89 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1326 0 91 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 56 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~134 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 114 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 122 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 128 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 134 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((Reg2Loc)(NET1055))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 151 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 232 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 248 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 96 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1328 0 102 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1328 0 103 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1330 0 104 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1332 0 105 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_process
      (line__264(_architecture 0 0 264 (_assignment (_simple)(_target(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000052 55 1504          1573615697066 extSigno64b
(_unit VHDL (extsigno64b 0 29 (extsigno64b 0 37 ))
  (_version v32)
  (_time 1573615697063 2019.11.12 21:28:17)
  (_source (\./src/extSigno64b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573614234509)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{8~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . extSigno64b 1 -1
  )
)
I 000047 55 1538          1573616088524 mux64b
(_unit VHDL (mux64b 0 29 (mux64b 0 39 ))
  (_version v32)
  (_time 1573616088524 2019.11.12 21:34:48)
  (_source (\./src/mux64b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573616080275)
    (_use )
  )
  (_object
    (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Salida ~std_logic_vector{63~downto~0}~124 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux64b 1 -1
  )
)
V 000051 55 19966         1573616219767 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573616219766 2019.11.12 21:36:59)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1314 0 76 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1316 0 79 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~136 0 62 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 63 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1318 0 86 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1320 0 87 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 89 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1324 0 90 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1326 0 91 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1328 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1330 0 97 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1332 0 99 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 56 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~134 0 57 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~138 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1310 0 69 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 71 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 122 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 130 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 136 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 142 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((Reg2Loc)(NET1055))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 159 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 240 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 256 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 269 (_component mux64b )
    (_port
      ((A(63))(Dangling_Input_Signal))
      ((A(62))(Dangling_Input_Signal))
      ((A(61))(Dangling_Input_Signal))
      ((A(60))(Dangling_Input_Signal))
      ((A(59))(Dangling_Input_Signal))
      ((A(58))(Dangling_Input_Signal))
      ((A(57))(Dangling_Input_Signal))
      ((A(56))(Dangling_Input_Signal))
      ((A(55))(Dangling_Input_Signal))
      ((A(54))(Dangling_Input_Signal))
      ((A(53))(Dangling_Input_Signal))
      ((A(52))(Dangling_Input_Signal))
      ((A(51))(Dangling_Input_Signal))
      ((A(50))(Dangling_Input_Signal))
      ((A(49))(Dangling_Input_Signal))
      ((A(48))(Dangling_Input_Signal))
      ((A(47))(Dangling_Input_Signal))
      ((A(46))(Dangling_Input_Signal))
      ((A(45))(Dangling_Input_Signal))
      ((A(44))(Dangling_Input_Signal))
      ((A(43))(Dangling_Input_Signal))
      ((A(42))(Dangling_Input_Signal))
      ((A(41))(Dangling_Input_Signal))
      ((A(40))(Dangling_Input_Signal))
      ((A(39))(Dangling_Input_Signal))
      ((A(38))(Dangling_Input_Signal))
      ((A(37))(Dangling_Input_Signal))
      ((A(36))(Dangling_Input_Signal))
      ((A(35))(Dangling_Input_Signal))
      ((A(34))(Dangling_Input_Signal))
      ((A(33))(Dangling_Input_Signal))
      ((A(32))(Dangling_Input_Signal))
      ((A(31))(Dangling_Input_Signal))
      ((A(30))(Dangling_Input_Signal))
      ((A(29))(Dangling_Input_Signal))
      ((A(28))(Dangling_Input_Signal))
      ((A(27))(Dangling_Input_Signal))
      ((A(26))(Dangling_Input_Signal))
      ((A(25))(Dangling_Input_Signal))
      ((A(24))(Dangling_Input_Signal))
      ((A(23))(Dangling_Input_Signal))
      ((A(22))(Dangling_Input_Signal))
      ((A(21))(Dangling_Input_Signal))
      ((A(20))(Dangling_Input_Signal))
      ((A(19))(Dangling_Input_Signal))
      ((A(18))(Dangling_Input_Signal))
      ((A(17))(Dangling_Input_Signal))
      ((A(16))(Dangling_Input_Signal))
      ((A(15))(Dangling_Input_Signal))
      ((A(14))(Dangling_Input_Signal))
      ((A(13))(Dangling_Input_Signal))
      ((A(12))(Dangling_Input_Signal))
      ((A(11))(Dangling_Input_Signal))
      ((A(10))(Dangling_Input_Signal))
      ((A(9))(Dangling_Input_Signal))
      ((A(8))(Dangling_Input_Signal))
      ((A(7))(Dangling_Input_Signal))
      ((A(6))(Dangling_Input_Signal))
      ((A(5))(Dangling_Input_Signal))
      ((A(4))(Dangling_Input_Signal))
      ((A(3))(Dangling_Input_Signal))
      ((A(2))(Dangling_Input_Signal))
      ((A(1))(Dangling_Input_Signal))
      ((A(0))(Dangling_Input_Signal))
      ((B(63))(Dangling_Input_Signal))
      ((B(62))(Dangling_Input_Signal))
      ((B(61))(Dangling_Input_Signal))
      ((B(60))(Dangling_Input_Signal))
      ((B(59))(Dangling_Input_Signal))
      ((B(58))(Dangling_Input_Signal))
      ((B(57))(Dangling_Input_Signal))
      ((B(56))(Dangling_Input_Signal))
      ((B(55))(Dangling_Input_Signal))
      ((B(54))(Dangling_Input_Signal))
      ((B(53))(Dangling_Input_Signal))
      ((B(52))(Dangling_Input_Signal))
      ((B(51))(Dangling_Input_Signal))
      ((B(50))(Dangling_Input_Signal))
      ((B(49))(Dangling_Input_Signal))
      ((B(48))(Dangling_Input_Signal))
      ((B(47))(Dangling_Input_Signal))
      ((B(46))(Dangling_Input_Signal))
      ((B(45))(Dangling_Input_Signal))
      ((B(44))(Dangling_Input_Signal))
      ((B(43))(Dangling_Input_Signal))
      ((B(42))(Dangling_Input_Signal))
      ((B(41))(Dangling_Input_Signal))
      ((B(40))(Dangling_Input_Signal))
      ((B(39))(Dangling_Input_Signal))
      ((B(38))(Dangling_Input_Signal))
      ((B(37))(Dangling_Input_Signal))
      ((B(36))(Dangling_Input_Signal))
      ((B(35))(Dangling_Input_Signal))
      ((B(34))(Dangling_Input_Signal))
      ((B(33))(Dangling_Input_Signal))
      ((B(32))(Dangling_Input_Signal))
      ((B(31))(Dangling_Input_Signal))
      ((B(30))(Dangling_Input_Signal))
      ((B(29))(Dangling_Input_Signal))
      ((B(28))(Dangling_Input_Signal))
      ((B(27))(Dangling_Input_Signal))
      ((B(26))(Dangling_Input_Signal))
      ((B(25))(Dangling_Input_Signal))
      ((B(24))(Dangling_Input_Signal))
      ((B(23))(Dangling_Input_Signal))
      ((B(22))(Dangling_Input_Signal))
      ((B(21))(Dangling_Input_Signal))
      ((B(20))(Dangling_Input_Signal))
      ((B(19))(Dangling_Input_Signal))
      ((B(18))(Dangling_Input_Signal))
      ((B(17))(Dangling_Input_Signal))
      ((B(16))(Dangling_Input_Signal))
      ((B(15))(Dangling_Input_Signal))
      ((B(14))(Dangling_Input_Signal))
      ((B(13))(Dangling_Input_Signal))
      ((B(12))(Dangling_Input_Signal))
      ((B(11))(Dangling_Input_Signal))
      ((B(10))(Dangling_Input_Signal))
      ((B(9))(Dangling_Input_Signal))
      ((B(8))(Dangling_Input_Signal))
      ((B(7))(Dangling_Input_Signal))
      ((B(6))(Dangling_Input_Signal))
      ((B(5))(Dangling_Input_Signal))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((ctrl)(Dangling_Input_Signal))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 104 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1334 0 110 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1334 0 111 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1336 0 112 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1338 0 113 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ))))
    (_process
      (line__405(_architecture 0 0 405 (_assignment (_simple)(_target(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 15278         1573616437806 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573616437805 2019.11.12 21:40:37)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1314 0 76 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1316 0 79 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~136 0 62 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 63 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1318 0 86 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1320 0 87 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 89 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1324 0 90 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1326 0 91 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1328 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1330 0 97 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1332 0 99 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 56 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~134 0 57 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~138 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1310 0 69 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 71 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 125 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 133 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 139 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 145 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUsrc)(NET2038))
      ((Reg2Loc)(NET1055))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 163 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
      ((read2)(BUS1993))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 245 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 261 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 275 (_component mux64b )
    (_port
      ((A)(BUS1993))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 104 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1993 ~std_logic_vector{63~downto~0}~1334 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1334 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1334 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1334 0 114 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1336 0 115 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1338 0 116 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_process
      (line__285(_architecture 0 0 285 (_assignment (_simple)(_target(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 15278         1573616701869 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573616701868 2019.11.12 21:45:01)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1314 0 76 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1316 0 79 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~136 0 62 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 63 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{1~downto~0}~13 0 45 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1318 0 86 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1320 0 87 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 89 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1324 0 90 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1326 0 91 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1328 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1330 0 97 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1332 0 99 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 56 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~134 0 57 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~138 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1310 0 69 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 71 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 125 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 133 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 139 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 145 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUsrc)(NET2038))
      ((Reg2Loc)(NET1055))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 163 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
      ((read2)(BUS1993))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 245 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 261 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 275 (_component mux64b )
    (_port
      ((A)(BUS1993))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 104 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 108 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 109 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1993 ~std_logic_vector{63~downto~0}~1334 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1334 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1334 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1334 0 114 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1336 0 115 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1338 0 116 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_process
      (line__285(_architecture 0 0 285 (_assignment (_simple)(_target(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000046 55 1609          1573616930398 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1573616930397 2019.11.12 21:48:50)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573616930382)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ALUResult ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1609          1573617022843 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1573617022840 2019.11.12 21:50:22)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573616930382)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ALUResult ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1781          1573617349954 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1573617349953 2019.11.12 21:55:49)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573616930382)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ALUResult ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (())
  )
  (_model . ALU64 1 -1
  )
)
I 000046 55 1851          1573617722788 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1573617722787 2019.11.12 22:02:02)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573616930382)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ALUResult ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
  )
  (_model . ALU64 1 -1
  )
)
I 000046 55 2035          1573618469285 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1573618469285 2019.11.12 22:14:29)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573618469239)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(4))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
V 000051 55 17038         1573618830888 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573618830887 2019.11.12 22:20:30)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1320 0 85 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1322 0 88 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1312 0 71 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 72 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{1~downto~0}~13 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 94 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1324 0 95 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1326 0 96 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1328 0 98 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1330 0 99 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1332 0 100 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 105 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 106 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1338 0 108 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 65 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1310 0 66 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1314 0 77 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1316 0 78 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 80 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 136 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 144 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 150 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 156 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUsrc)(NET2038))
      ((Reg2Loc)(NET1055))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 174 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
      ((read1)(BUS2296))
      ((read2)(BUS1993))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 257 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 273 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 287 (_component mux64b )
    (_port
      ((A)(BUS1993))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 295 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl(3))(Dangling_Input_Signal))
      ((ctrl(2))(Dangling_Input_Signal))
      ((ctrl(1))(Dangling_Input_Signal))
      ((ctrl(0))(Dangling_Input_Signal))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1310 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 113 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1993 ~std_logic_vector{63~downto~0}~1340 0 120 (_architecture (_uni ))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1340 0 121 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1340 0 122 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1340 0 123 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1340 0 124 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1340 0 125 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1342 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1342 0 126 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1344 0 127 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_process
      (line__308(_architecture 0 0 308 (_assignment (_simple)(_target(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 1916          1573619057966 control
(_unit VHDL (control 0 29 (control 0 43 ))
  (_version v32)
  (_time 1573619057963 2019.11.12 22:24:17)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573618951817)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(5)(4)(6)(1)(3)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
V 000051 55 17157         1573619159439 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573619159438 2019.11.12 22:25:59)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1322 0 85 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 87 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1324 0 88 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1314 0 71 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 72 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 94 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1326 0 95 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1328 0 96 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1330 0 98 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1332 0 99 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1334 0 100 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 105 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1338 0 106 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1340 0 108 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 65 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 66 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1316 0 77 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1318 0 78 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1320 0 80 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 137 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U2 0 145 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 151 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 157 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Reg2Loc)(NET1055))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 176 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
      ((read1)(BUS2296))
      ((read2)(BUS1993))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 259 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 275 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 289 (_component mux64b )
    (_port
      ((A)(BUS1993))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 297 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 113 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 117 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 118 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 119 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1993 ~std_logic_vector{63~downto~0}~1342 0 120 (_architecture (_uni ))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1342 0 121 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1342 0 122 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1342 0 123 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1344 0 124 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1342 0 125 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1342 0 126 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1346 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1346 0 127 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1348 0 128 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_process
      (line__307(_architecture 0 0 307 (_assignment (_simple)(_target(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 17104         1573619500664 regFile
(_unit VHDL (regfile 0 29 (regfile 0 43 ))
  (_version v32)
  (_time 1573619500661 2019.11.12 22:31:40)
  (_source (\./src/regFile.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573535719035)
    (_use )
  )
  (_object
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rw ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{63~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{63~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 44 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registros memoria 0 45 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(7)(8)(6))(_sensitivity(1)(2)(0)(3)(4))(_read(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . regFile 1 -1
  )
)
I 000048 55 16555         1573621555715 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1573621555729 2019.11.12 23:05:55)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6)(5))(_sensitivity(3)(1)(2)(4)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . memdata 1 -1
  )
)
I 000046 55 2051          1573621781650 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1573621781649 2019.11.12 23:09:41)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573618469239)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(4))(_sensitivity(2))(_read(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
I 000046 55 2044          1573621959020 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1573621959019 2019.11.12 23:12:39)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573618469239)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
V 000051 55 19009         1573622412359 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573622412358 2019.11.12 23:20:12)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 95 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 98 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 73 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 75 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 81 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 82 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 105 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 106 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 110 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 115 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 116 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 118 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 65 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 66 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 87 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 88 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 90 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 150 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 158 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS2610))
      ((clk)(clk))
      ((writeData)(BUS2750))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U2 0 167 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 173 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 179 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 200 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 283 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 299 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 313 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 321 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS2610))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 123 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 134 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS2610 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 141 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_process
      (line__332(_architecture 0 0 332 (_assignment (_simple)(_target(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 16708         1573622742098 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1573622742097 2019.11.12 23:25:42)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6)(5))(_sensitivity(3)(0)(4)(1)(2))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . memdata 1 -1
  )
)
I 000048 55 16708         1573622849745 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1573622849744 2019.11.12 23:27:29)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6)(5))(_sensitivity(2)(3)(4)(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . memdata 1 -1
  )
)
I 000048 55 16708         1573622902623 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1573622902622 2019.11.12 23:28:22)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6)(5))(_sensitivity(2)(4)(1)(0)(3))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . memdata 1 -1
  )
)
V 000051 55 19009         1573623036256 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573623036255 2019.11.12 23:30:36)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 95 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 98 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 73 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 75 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 81 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 82 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 105 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 106 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 110 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 115 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 116 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 118 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 65 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 66 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 87 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 88 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 90 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 150 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 158 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS2610))
      ((clk)(clk))
      ((writeData)(BUS2750))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U2 0 167 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 173 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 179 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 200 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 283 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 299 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 313 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 321 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS2610))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 123 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 134 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS2610 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 141 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_process
      (line__332(_architecture 0 0 332 (_assignment (_simple)(_target(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 19009         1573623127667 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573623127666 2019.11.12 23:32:07)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 95 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 98 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 73 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 75 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 81 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 82 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 105 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 106 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 110 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 115 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 116 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 118 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 65 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 66 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 87 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 88 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 90 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 150 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 158 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS2610))
      ((clk)(clk))
      ((writeData)(BUS2750))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U2 0 167 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 173 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 179 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 200 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 283 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 299 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 313 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 321 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS2610))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 123 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 134 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS2610 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 141 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_process
      (line__332(_architecture 0 0 332 (_assignment (_simple)(_target(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 19009         1573623189062 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573623189061 2019.11.12 23:33:09)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 95 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 98 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 73 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 75 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 81 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 82 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 105 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 106 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 110 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 115 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 116 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 118 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 65 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 66 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 87 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 88 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 90 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 150 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 158 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS2610))
      ((clk)(clk))
      ((writeData)(BUS2750))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U2 0 167 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 173 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 179 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 200 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 283 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 299 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 313 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 321 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS2610))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 123 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 134 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS2610 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 141 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_process
      (line__332(_architecture 0 0 332 (_assignment (_simple)(_target(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 19009         1573623257066 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573623257065 2019.11.12 23:34:17)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 95 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 98 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 73 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 75 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 81 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 82 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 105 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 106 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 110 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 115 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 116 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 118 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 65 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 66 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 87 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 88 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 90 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 150 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 158 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS2610))
      ((clk)(clk))
      ((writeData)(BUS2750))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U2 0 167 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 173 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 179 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 200 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 283 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 299 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 313 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 321 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS2610))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 123 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 134 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS2610 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 141 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_process
      (line__332(_architecture 0 0 332 (_assignment (_simple)(_target(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 19009         1573623293568 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573623293567 2019.11.12 23:34:53)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 95 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 98 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 73 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 75 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 81 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 82 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 105 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 106 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 110 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 115 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 116 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 118 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 65 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 66 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 87 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 88 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 90 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 150 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 158 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS2610))
      ((clk)(clk))
      ((writeData)(BUS2750))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U2 0 167 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 173 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 179 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 200 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 283 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 299 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 313 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 321 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS2610))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 123 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 134 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS2610 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 141 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_process
      (line__332(_architecture 0 0 332 (_assignment (_simple)(_target(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 19009         1573623319694 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573623319693 2019.11.12 23:35:19)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 95 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 98 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 73 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 75 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 81 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 82 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 105 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 106 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 110 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 115 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 116 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 118 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 65 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 66 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 87 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 88 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 90 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 150 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 158 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS2610))
      ((clk)(clk))
      ((writeData)(BUS2750))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U2 0 167 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 173 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 179 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 200 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 283 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 299 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 313 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 321 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS2610))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 123 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 134 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS2610 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 141 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_process
      (line__332(_architecture 0 0 332 (_assignment (_simple)(_target(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 19009         1573623367144 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573623367143 2019.11.12 23:36:07)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 95 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 98 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 73 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 75 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 81 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 82 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 105 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 106 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 110 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 115 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 116 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 118 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 65 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 66 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 87 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 88 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 90 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 150 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 158 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS2610))
      ((clk)(clk))
      ((writeData)(BUS2750))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U2 0 167 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 173 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 179 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 200 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 283 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 299 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 313 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 321 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS2610))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 123 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 134 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS2610 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 141 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_process
      (line__332(_architecture 0 0 332 (_assignment (_simple)(_target(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 19009         1573623456087 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573623456086 2019.11.12 23:37:36)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 95 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 98 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 73 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 75 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 81 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 82 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 105 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 106 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 110 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 115 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 116 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 118 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 65 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 66 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 87 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 88 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 90 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 150 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 158 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS2610))
      ((clk)(clk))
      ((writeData)(BUS2750))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U2 0 167 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 173 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 179 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 200 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData(63))(Dangling_Input_Signal))
      ((writeData(62))(Dangling_Input_Signal))
      ((writeData(61))(Dangling_Input_Signal))
      ((writeData(60))(Dangling_Input_Signal))
      ((writeData(59))(Dangling_Input_Signal))
      ((writeData(58))(Dangling_Input_Signal))
      ((writeData(57))(Dangling_Input_Signal))
      ((writeData(56))(Dangling_Input_Signal))
      ((writeData(55))(Dangling_Input_Signal))
      ((writeData(54))(Dangling_Input_Signal))
      ((writeData(53))(Dangling_Input_Signal))
      ((writeData(52))(Dangling_Input_Signal))
      ((writeData(51))(Dangling_Input_Signal))
      ((writeData(50))(Dangling_Input_Signal))
      ((writeData(49))(Dangling_Input_Signal))
      ((writeData(48))(Dangling_Input_Signal))
      ((writeData(47))(Dangling_Input_Signal))
      ((writeData(46))(Dangling_Input_Signal))
      ((writeData(45))(Dangling_Input_Signal))
      ((writeData(44))(Dangling_Input_Signal))
      ((writeData(43))(Dangling_Input_Signal))
      ((writeData(42))(Dangling_Input_Signal))
      ((writeData(41))(Dangling_Input_Signal))
      ((writeData(40))(Dangling_Input_Signal))
      ((writeData(39))(Dangling_Input_Signal))
      ((writeData(38))(Dangling_Input_Signal))
      ((writeData(37))(Dangling_Input_Signal))
      ((writeData(36))(Dangling_Input_Signal))
      ((writeData(35))(Dangling_Input_Signal))
      ((writeData(34))(Dangling_Input_Signal))
      ((writeData(33))(Dangling_Input_Signal))
      ((writeData(32))(Dangling_Input_Signal))
      ((writeData(31))(Dangling_Input_Signal))
      ((writeData(30))(Dangling_Input_Signal))
      ((writeData(29))(Dangling_Input_Signal))
      ((writeData(28))(Dangling_Input_Signal))
      ((writeData(27))(Dangling_Input_Signal))
      ((writeData(26))(Dangling_Input_Signal))
      ((writeData(25))(Dangling_Input_Signal))
      ((writeData(24))(Dangling_Input_Signal))
      ((writeData(23))(Dangling_Input_Signal))
      ((writeData(22))(Dangling_Input_Signal))
      ((writeData(21))(Dangling_Input_Signal))
      ((writeData(20))(Dangling_Input_Signal))
      ((writeData(19))(Dangling_Input_Signal))
      ((writeData(18))(Dangling_Input_Signal))
      ((writeData(17))(Dangling_Input_Signal))
      ((writeData(16))(Dangling_Input_Signal))
      ((writeData(15))(Dangling_Input_Signal))
      ((writeData(14))(Dangling_Input_Signal))
      ((writeData(13))(Dangling_Input_Signal))
      ((writeData(12))(Dangling_Input_Signal))
      ((writeData(11))(Dangling_Input_Signal))
      ((writeData(10))(Dangling_Input_Signal))
      ((writeData(9))(Dangling_Input_Signal))
      ((writeData(8))(Dangling_Input_Signal))
      ((writeData(7))(Dangling_Input_Signal))
      ((writeData(6))(Dangling_Input_Signal))
      ((writeData(5))(Dangling_Input_Signal))
      ((writeData(4))(Dangling_Input_Signal))
      ((writeData(3))(Dangling_Input_Signal))
      ((writeData(2))(Dangling_Input_Signal))
      ((writeData(1))(Dangling_Input_Signal))
      ((writeData(0))(Dangling_Input_Signal))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 283 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 299 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 313 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 321 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS2610))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 123 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 134 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS2610 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 141 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_process
      (line__332(_architecture 0 0 332 (_assignment (_simple)(_target(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 2006          1573624180913 control
(_unit VHDL (control 0 29 (control 0 44 ))
  (_version v32)
  (_time 1573624180910 2019.11.12 23:49:40)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573624180911)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(3)(1)(4)(5)(6)(2)(8))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
V 000051 55 16568         1573624184567 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573624184567 2019.11.12 23:49:44)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 95 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 98 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 73 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 75 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 76 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 87 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 88 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 89 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 90 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 81 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 82 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 104 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 105 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 106 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 110 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 115 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 116 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 118 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 65 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 66 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 152 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 160 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 170 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS3896))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 178 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 184 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 190 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(_open))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 211 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData)(BUS3896))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 231 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 247 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 261 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 269 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 123 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 134 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS3896 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 140 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 141 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 142 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 143 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_process
      (line__280(_architecture 0 0 280 (_assignment (_simple)(_target(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 16412         1573624244821 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573624244820 2019.11.12 23:50:44)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 99 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 76 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 77 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 89 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 91 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 82 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 83 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 105 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 106 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 107 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 109 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 110 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 111 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 116 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 117 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 119 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 66 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 67 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 148 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 156 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 166 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS3896))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 174 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 180 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 186 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 208 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData)(BUS3896))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 228 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 244 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 258 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 266 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 131 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 134 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS3896 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 141 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 142 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 16412         1573624300012 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573624300011 2019.11.12 23:51:40)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 99 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 76 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 77 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 89 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 91 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 82 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 83 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 105 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 106 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 107 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 109 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 110 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 111 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 116 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 117 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 119 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 66 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 67 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 148 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 156 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 166 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS3896))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 174 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 180 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 186 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 208 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData)(BUS3896))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 228 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 244 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 258 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 266 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 131 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 134 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS3896 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 141 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 142 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 16848         1573626160884 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1573626160883 2019.11.13 00:22:40)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~135 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6)(5))(_sensitivity(0)(3)(2)(1)(4))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . memdata 1 -1
  )
)
V 000051 55 16412         1573626167010 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573626167009 2019.11.13 00:22:47)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 99 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 76 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 77 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 89 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 91 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 82 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 83 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 105 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 106 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 107 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 109 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 110 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 111 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 116 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 117 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 119 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 66 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 67 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 148 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 156 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 166 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS3896))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 174 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 180 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 186 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 208 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData)(BUS3896))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 228 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 244 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 258 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 266 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 131 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 134 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS3896 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 141 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 142 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 2009          1573626381009 control
(_unit VHDL (control 0 29 (control 0 44 ))
  (_version v32)
  (_time 1573626381006 2019.11.13 00:26:21)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573624180911)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(3)(1)(6)(2)(4)(7)(5)(8))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
V 000051 55 16412         1573626420947 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1573626420946 2019.11.13 00:27:00)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 99 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 76 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 77 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 89 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 91 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 82 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 83 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 105 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 106 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 107 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 109 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 110 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 111 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 116 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 117 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 119 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 66 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 67 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 148 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 156 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 166 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS3896))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 174 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 180 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 186 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 208 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData)(BUS3896))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 228 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 244 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(12)))
      ((entrada(7))(Inst(13)))
      ((entrada(6))(Inst(14)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(17)))
      ((entrada(2))(Inst(18)))
      ((entrada(1))(Inst(19)))
      ((entrada(0))(Inst(20)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 258 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 266 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 131 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 134 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS3896 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 141 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 142 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 16848         1573631723712 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1573631723712 2019.11.13 01:55:23)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~135 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6)(5))(_sensitivity(1)(3)(4)(0)(2))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . memdata 1 -1
  )
)
I 000043 55 1601          1573631832002 PC
(_unit VHDL (pc 0 29 (pc 0 39 ))
  (_version v32)
  (_time 1573631831999 2019.11.13 01:57:11)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573530201924)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{63~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
I 000048 55 16848         1573700909634 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1573700909633 2019.11.13 21:08:29)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~135 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6)(5))(_sensitivity(0)(2)(1)(4)(3))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . memdata 1 -1
  )
)
I 000048 55 17104         1573702046910 regFile
(_unit VHDL (regfile 0 29 (regfile 0 43 ))
  (_version v32)
  (_time 1573702046907 2019.11.13 21:27:26)
  (_source (\./src/regFile.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573535719035)
    (_use )
  )
  (_object
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rw ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{63~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{63~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 44 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registros memoria 0 45 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(8)(6)(7))(_sensitivity(4)(1)(3)(0)(2))(_read(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . regFile 1 -1
  )
)
I 000048 55 16848         1573702046951 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1573702046947 2019.11.13 21:27:26)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~135 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(5)(6))(_sensitivity(3)(4)(2)(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . memdata 1 -1
  )
)
I 000048 55 17104         1573702733623 regFile
(_unit VHDL (regfile 0 29 (regfile 0 43 ))
  (_version v32)
  (_time 1573702733620 2019.11.13 21:38:53)
  (_source (\./src/regFile.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573535719035)
    (_use )
  )
  (_object
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rw ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{63~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{63~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 44 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registros memoria 0 45 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(8)(6)(7))(_sensitivity(4)(2)(3)(1)(0))(_read(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . regFile 1 -1
  )
)
I 000048 55 16848         1574324557651 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1574324557650 2019.11.21 02:22:37)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~135 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6)(5))(_sensitivity(2)(1)(0)(3)(4))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . memdata 1 -1
  )
)
I 000046 55 2044          1574324948292 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1574324948291 2019.11.21 02:29:08)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573618469239)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
I 000048 55 16848         1574325159356 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1574325159353 2019.11.21 02:32:39)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~135 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6)(5))(_sensitivity(1)(2)(0)(3)(4))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . memdata 1 -1
  )
)
I 000046 55 2044          1574325327970 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1574325327969 2019.11.21 02:35:27)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573618469239)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
I 000048 55 2009          1574326281025 control
(_unit VHDL (control 0 29 (control 0 44 ))
  (_version v32)
  (_time 1574326281022 2019.11.21 02:51:21)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573624180911)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(1)(2)(3)(4)(8)(5)(7)(6))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 17104         1574326544300 regFile
(_unit VHDL (regfile 0 29 (regfile 0 43 ))
  (_version v32)
  (_time 1574326544299 2019.11.21 02:55:44)
  (_source (\./src/regFile.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573535719035)
    (_use )
  )
  (_object
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rw ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{63~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{63~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 44 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registros memoria 0 45 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(8)(6)(7))(_sensitivity(1)(3)(2)(0)(4))(_read(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . regFile 1 -1
  )
)
I 000048 55 17104         1574326769274 regFile
(_unit VHDL (regfile 0 29 (regfile 0 43 ))
  (_version v32)
  (_time 1574326769271 2019.11.21 02:59:29)
  (_source (\./src/regFile.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573535719035)
    (_use )
  )
  (_object
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rw ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{63~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{63~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 44 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registros memoria 0 45 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(8)(7)(6))(_sensitivity(1)(3)(2)(0)(4))(_read(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . regFile 1 -1
  )
)
I 000048 55 17104         1574327734210 regFile
(_unit VHDL (regfile 0 29 (regfile 0 43 ))
  (_version v32)
  (_time 1574327734207 2019.11.21 03:15:34)
  (_source (\./src/regFile.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573535719035)
    (_use )
  )
  (_object
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rw ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{63~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{63~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 44 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registros memoria 0 45 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(8)(6)(7))(_sensitivity(2)(0)(3)(1)(4))(_read(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . regFile 1 -1
  )
)
I 000048 55 17104         1574327958449 regFile
(_unit VHDL (regfile 0 29 (regfile 0 43 ))
  (_version v32)
  (_time 1574327958446 2019.11.21 03:19:18)
  (_source (\./src/regFile.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573535719035)
    (_use )
  )
  (_object
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rw ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{63~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{63~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 44 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registros memoria 0 45 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(8)(7)(6))(_sensitivity(4)(0)(1)(2)(3))(_read(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . regFile 1 -1
  )
)
V 000051 55 16412         1574329194509 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574329194509 2019.11.21 03:39:54)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 99 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 76 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 77 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 89 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 91 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 82 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 83 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 105 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 106 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 107 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 109 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 110 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 111 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 116 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 117 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 119 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 66 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 67 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 148 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 156 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 166 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS3896))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 174 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 180 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 186 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 208 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData)(BUS3896))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 228 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 244 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 258 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 266 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 131 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 134 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS3896 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 141 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 142 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 8960          1574330052923 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574330052922 2019.11.21 03:54:12)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1574330088139 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574330088136 2019.11.21 03:54:48)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1574331669741 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574331669740 2019.11.21 04:21:09)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 16848         1574331765848 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1574331765847 2019.11.21 04:22:45)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~135 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6)(5))(_sensitivity(0)(2)(1)(3)(4))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . memdata 1 -1
  )
)
I 000048 55 2055          1574332032416 control
(_unit VHDL (control 0 29 (control 0 44 ))
  (_version v32)
  (_time 1574332032415 2019.11.21 04:27:12)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573624180911)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(2)(3)(1)(4)(5)(7)(6)(8))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 3 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 2055          1574332220916 control
(_unit VHDL (control 0 29 (control 0 44 ))
  (_version v32)
  (_time 1574332220913 2019.11.21 04:30:20)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573624180911)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(1)(2)(3)(5)(6)(7)(4)(8))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 3 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 8960          1574332590368 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574332590365 2019.11.21 04:36:30)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1574333443425 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574333443422 2019.11.21 04:50:43)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 2055          1574334898063 control
(_unit VHDL (control 0 29 (control 0 44 ))
  (_version v32)
  (_time 1574334898060 2019.11.21 05:14:58)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573624180911)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(1)(2)(3)(7)(6)(8)(4)(5))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 3 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 2055          1574334959555 control
(_unit VHDL (control 0 29 (control 0 44 ))
  (_version v32)
  (_time 1574334959554 2019.11.21 05:15:59)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573624180911)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(3)(1)(2)(8)(7)(4)(5)(6))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 3 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 2055          1574335072905 control
(_unit VHDL (control 0 29 (control 0 44 ))
  (_version v32)
  (_time 1574335072902 2019.11.21 05:17:52)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573624180911)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(1)(2)(3)(8)(4)(7)(5)(6))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 3 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 17104         1574335405039 regFile
(_unit VHDL (regfile 0 29 (regfile 0 43 ))
  (_version v32)
  (_time 1574335405038 2019.11.21 05:23:25)
  (_source (\./src/regFile.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573535719035)
    (_use )
  )
  (_object
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rw ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{63~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{63~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 44 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registros memoria 0 45 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(8)(6)(7))(_sensitivity(1)(0)(2)(3)(4))(_read(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . regFile 1 -1
  )
)
V 000051 55 16412         1574335622551 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574335622548 2019.11.21 05:27:02)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 99 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 76 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 77 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 89 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 91 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 82 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 83 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 105 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 106 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 107 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 109 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 110 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 111 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 116 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 117 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 119 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 66 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 67 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 148 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 156 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 166 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS3896))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 174 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 180 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 186 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 208 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData)(BUS3896))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 228 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 244 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 258 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 266 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 131 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 134 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS3896 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 141 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 142 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 2101          1574336957698 control
(_unit VHDL (control 0 29 (control 0 44 ))
  (_version v32)
  (_time 1574336957697 2019.11.21 05:49:17)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573624180911)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(3)(2)(1)(8)(7)(4)(5)(6))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 3 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 8960          1574337134620 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574337134617 2019.11.21 05:52:14)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1574337237792 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574337237791 2019.11.21 05:53:57)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
V 000051 55 16412         1574337620203 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574337620200 2019.11.21 06:00:20)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1328 0 96 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1330 0 99 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1316 0 76 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1318 0 77 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1322 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1324 0 89 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1326 0 91 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1320 0 82 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 83 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 105 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1332 0 106 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1334 0 107 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1336 0 109 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1338 0 110 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1340 0 111 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 116 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 117 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1346 0 119 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 66 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 67 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 148 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 156 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 166 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS3896))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 174 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 180 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 186 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 208 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData)(BUS3896))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 228 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 244 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS1997))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 258 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS1997))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 266 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 129 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 130 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1348 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS1997 ~std_logic_vector{63~downto~0}~1348 0 131 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1348 0 132 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1348 0 133 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1350 0 134 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1348 0 135 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1348 0 136 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1348 0 137 (_architecture (_uni ))))
    (_signal (_internal BUS3896 ~std_logic_vector{63~downto~0}~1348 0 138 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1348 0 139 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1348 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1352 0 141 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1354 0 142 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000053 55 1499          1574339150842 extSignoI64b
(_unit VHDL (extsignoi64b 0 29 (extsignoi64b 0 37 ))
  (_version v32)
  (_time 1574339150841 2019.11.21 06:25:50)
  (_source (\./src/extSignoI64b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574339150832)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{11~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . extSignoI64b 1 -1
  )
)
I 000048 55 2193          1574339829063 control
(_unit VHDL (control 0 29 (control 0 44 ))
  (_version v32)
  (_time 1574339829060 2019.11.21 06:37:09)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573624180911)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(1)(2)(3)(6)(5)(8)(4)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000046 55 2060          1574339884795 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1574339884794 2019.11.21 06:38:04)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573618469239)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
I 000048 55 2285          1574340077973 control
(_unit VHDL (control 0 29 (control 0 45 ))
  (_version v32)
  (_time 1574340077972 2019.11.21 06:41:17)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574340077953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 40 (_entity (_out ))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(1)(3)(2)(7)(8)(4)(5)(6)(9))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
V 000051 55 18224         1574340344974 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574340344971 2019.11.21 06:45:44)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1330 0 103 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1332 0 106 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1316 0 81 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1318 0 83 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1320 0 84 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1324 0 95 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1326 0 96 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1328 0 98 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1322 0 89 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 90 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 112 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1334 0 113 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1336 0 114 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1338 0 116 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1340 0 117 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 123 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 124 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 125 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1348 0 126 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 67 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 68 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 158 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 166 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 176 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS3896))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 184 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 201 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 209 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 215 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 221 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 244 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData)(BUS3896))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 264 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 280 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 294 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 302 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1350 0 139 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1350 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1352 0 141 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1350 0 142 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1350 0 143 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1350 0 144 (_architecture (_uni ))))
    (_signal (_internal BUS3896 ~std_logic_vector{63~downto~0}~1350 0 145 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1350 0 146 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1350 0 147 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1350 0 148 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1350 0 149 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1350 0 150 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1354 0 151 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1356 0 152 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 1504          1574341150564 extSigno64b
(_unit VHDL (extsigno64b 0 29 (extsigno64b 0 37 ))
  (_version v32)
  (_time 1574341150561 2019.11.21 06:59:10)
  (_source (\./src/extSigno64b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573614234509)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{8~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . extSigno64b 1 -1
  )
)
I 000048 55 8960          1574341546995 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574341546992 2019.11.21 07:05:46)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 2285          1574341728788 control
(_unit VHDL (control 0 29 (control 0 45 ))
  (_version v32)
  (_time 1574341728787 2019.11.21 07:08:48)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574340077953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 40 (_entity (_out ))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(2)(3)(1)(5)(6)(4)(8)(7)(9))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 2281          1574341855875 control
(_unit VHDL (control 0 29 (control 0 45 ))
  (_version v32)
  (_time 1574341855875 2019.11.21 07:10:55)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574340077953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 40 (_entity (_out ))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(2)(3)(1)(4)(6)(8)(5)(7)(9))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 2285          1574342007968 control
(_unit VHDL (control 0 29 (control 0 45 ))
  (_version v32)
  (_time 1574342007967 2019.11.21 07:13:27)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574340077953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 40 (_entity (_out ))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(1)(2)(3)(4)(8)(5)(7)(6)(9))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 3 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 2281          1574342021091 control
(_unit VHDL (control 0 29 (control 0 45 ))
  (_version v32)
  (_time 1574342021091 2019.11.21 07:13:41)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574340077953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 40 (_entity (_out ))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(3)(2)(1)(5)(4)(6)(8)(7)(9))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 2429          1574343609364 control
(_unit VHDL (control 0 29 (control 0 45 ))
  (_version v32)
  (_time 1574343609361 2019.11.21 07:40:09)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574340077953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 40 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(1)(2)(3)(6)(7)(8)(5)(4)(9))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 2579          1574343634905 control
(_unit VHDL (control 0 29 (control 0 45 ))
  (_version v32)
  (_time 1574343634904 2019.11.21 07:40:34)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574340077953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 40 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(1)(3)(2)(6)(5)(7)(8)(4)(9))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 2579          1574343645635 control
(_unit VHDL (control 0 29 (control 0 45 ))
  (_version v32)
  (_time 1574343645632 2019.11.21 07:40:45)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574340077953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 40 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(1)(2)(3)(4)(8)(5)(6)(7)(9))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
V 000051 55 18224         1574343650015 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574343650012 2019.11.21 07:40:50)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1330 0 103 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1332 0 106 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1316 0 81 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1318 0 83 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1320 0 84 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1324 0 95 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1326 0 96 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1328 0 98 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1322 0 89 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 90 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 112 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1334 0 113 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1336 0 114 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 115 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1338 0 116 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1340 0 117 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1342 0 118 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 123 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 124 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 125 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1348 0 126 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 67 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 68 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 158 (_component pc )
    (_port
      ((PcIn)(BUS99))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 166 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 176 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS3896))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 184 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 201 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 209 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS99))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 215 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 221 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 244 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw(4))(Inst(4)))
      ((rw(3))(Inst(3)))
      ((rw(2))(Inst(2)))
      ((rw(1))(Inst(1)))
      ((rw(0))(Inst(0)))
      ((w)(NET626))
      ((writeData)(BUS3896))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 264 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 280 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 294 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 302 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1338 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 132 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 133 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 134 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 135 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 136 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 138 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1350 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1350 0 139 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1350 0 140 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1352 0 141 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1350 0 142 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1350 0 143 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1350 0 144 (_architecture (_uni ))))
    (_signal (_internal BUS3896 ~std_logic_vector{63~downto~0}~1350 0 145 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1350 0 146 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1350 0 147 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1350 0 148 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1350 0 149 (_architecture (_uni ))))
    (_signal (_internal BUS99 ~std_logic_vector{63~downto~0}~1350 0 150 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1354 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1354 0 151 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1356 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1356 0 152 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 2579          1574343669196 control
(_unit VHDL (control 0 29 (control 0 45 ))
  (_version v32)
  (_time 1574343669193 2019.11.21 07:41:09)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574340077953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 40 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(1)(2)(3)(4)(6)(5)(8)(7)(9))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 2579          1574343675736 control
(_unit VHDL (control 0 29 (control 0 45 ))
  (_version v32)
  (_time 1574343675733 2019.11.21 07:41:15)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574340077953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 40 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(2)(1)(3)(4)(8)(5)(6)(7)(9))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 2579          1574343831950 control
(_unit VHDL (control 0 29 (control 0 45 ))
  (_version v32)
  (_time 1574343831947 2019.11.21 07:43:51)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574340077953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 40 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(2)(1)(3)(4)(5)(8)(7)(6)(9))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000052 55 1504          1574554569920 extSigno64b
(_unit VHDL (extsigno64b 0 29 (extsigno64b 0 37 ))
  (_version v32)
  (_time 1574554569919 2019.11.23 18:16:09)
  (_source (\./src/extSigno64b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573614234509)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{8~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . extSigno64b 1 -1
  )
)
I 000046 55 2060          1574556945067 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1574556945066 2019.11.23 18:55:45)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574556945057)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
I 000053 55 1388          1574738143133 extcorr2bits
(_unit VHDL (extcorr2bits 0 31 (extcorr2bits 0 39 ))
  (_version v32)
  (_time 1574738143133 2019.11.25 21:15:43)
  (_source (\./src/extcorr2bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574738143103)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Entrada ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Salida ~std_logic_vector{63~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . extcorr2bits 1 -1
  )
)
I 000053 55 1739          1574738315717 extcorr2bits
(_unit VHDL (extcorr2bits 0 31 (extcorr2bits 0 39 ))
  (_version v32)
  (_time 1574738315717 2019.11.25 21:18:35)
  (_source (\./src/extcorr2bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574738315687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{18~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{18~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{21~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 21)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{21~downto~0}~13 0 40 (_architecture (_uni ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(2)(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . extcorr2bits 1 -1
  )
)
I 000053 55 1729          1574762308887 extcorr2bits
(_unit VHDL (extcorr2bits 0 31 (extcorr2bits 0 39 ))
  (_version v32)
  (_time 1574762308884 2019.11.26 03:58:28)
  (_source (\./src/extcorr2bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574738315687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{18~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{18~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{63~downto~0}~13 0 40 (_architecture (_uni ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(1)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . extcorr2bits 1 -1
  )
)
I 000053 55 1739          1574762338132 extcorr2bits
(_unit VHDL (extcorr2bits 0 31 (extcorr2bits 0 39 ))
  (_version v32)
  (_time 1574762338129 2019.11.26 03:58:58)
  (_source (\./src/extcorr2bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574738315687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{18~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{18~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{63~downto~0}~13 0 40 (_architecture (_uni ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . extcorr2bits 1 -1
  )
)
I 000053 55 1735          1574762436516 extcorr2bits
(_unit VHDL (extcorr2bits 0 31 (extcorr2bits 0 39 ))
  (_version v32)
  (_time 1574762436513 2019.11.26 04:00:36)
  (_source (\./src/extcorr2bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574738315687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{18~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{18~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{20~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{20~downto~0}~13 0 40 (_architecture (_uni ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . extcorr2bits 1 -1
  )
)
V 000051 55 27379         1574764027672 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574764027671 2019.11.26 04:27:07)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1332 0 109 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1334 0 112 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1318 0 87 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1320 0 89 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1322 0 90 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1326 0 101 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1328 0 102 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1330 0 104 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 80 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 67 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 68 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 129 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 130 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1350 0 132 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1324 0 95 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 96 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 118 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1336 0 119 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1338 0 120 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1340 0 122 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1342 0 123 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1344 0 124 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 176 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS96))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 184 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 194 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 202 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 219 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 227 (_component extcorr2bits )
    (_port
      ((entrada(18))(BUS96(63)))
      ((entrada(17))(BUS96(62)))
      ((entrada(16))(BUS96(61)))
      ((entrada(15))(BUS96(60)))
      ((entrada(14))(BUS96(59)))
      ((entrada(13))(BUS96(58)))
      ((entrada(12))(BUS96(57)))
      ((entrada(11))(BUS96(56)))
      ((entrada(10))(BUS96(55)))
      ((entrada(9))(BUS96(54)))
      ((entrada(8))(BUS96(53)))
      ((entrada(7))(BUS96(52)))
      ((entrada(6))(BUS96(51)))
      ((entrada(5))(BUS96(50)))
      ((entrada(4))(BUS96(49)))
      ((entrada(3))(BUS96(48)))
      ((entrada(2))(BUS96(47)))
      ((entrada(1))(BUS96(46)))
      ((entrada(0))(BUS96(45)))
      ((salida)(BUS7272))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 251 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS96))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 259 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(Dangling_Input_Signal))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 275 (_component mux64b )
    (_port
      ((A(63))(Dangling_Input_Signal))
      ((A(62))(Dangling_Input_Signal))
      ((A(61))(Dangling_Input_Signal))
      ((A(60))(Dangling_Input_Signal))
      ((A(59))(Dangling_Input_Signal))
      ((A(58))(Dangling_Input_Signal))
      ((A(57))(Dangling_Input_Signal))
      ((A(56))(Dangling_Input_Signal))
      ((A(55))(Dangling_Input_Signal))
      ((A(54))(Dangling_Input_Signal))
      ((A(53))(Dangling_Input_Signal))
      ((A(52))(Dangling_Input_Signal))
      ((A(51))(Dangling_Input_Signal))
      ((A(50))(Dangling_Input_Signal))
      ((A(49))(Dangling_Input_Signal))
      ((A(48))(Dangling_Input_Signal))
      ((A(47))(Dangling_Input_Signal))
      ((A(46))(Dangling_Input_Signal))
      ((A(45))(Dangling_Input_Signal))
      ((A(44))(Dangling_Input_Signal))
      ((A(43))(Dangling_Input_Signal))
      ((A(42))(Dangling_Input_Signal))
      ((A(41))(Dangling_Input_Signal))
      ((A(40))(Dangling_Input_Signal))
      ((A(39))(Dangling_Input_Signal))
      ((A(38))(Dangling_Input_Signal))
      ((A(37))(Dangling_Input_Signal))
      ((A(36))(Dangling_Input_Signal))
      ((A(35))(Dangling_Input_Signal))
      ((A(34))(Dangling_Input_Signal))
      ((A(33))(Dangling_Input_Signal))
      ((A(32))(Dangling_Input_Signal))
      ((A(31))(Dangling_Input_Signal))
      ((A(30))(Dangling_Input_Signal))
      ((A(29))(Dangling_Input_Signal))
      ((A(28))(Dangling_Input_Signal))
      ((A(27))(Dangling_Input_Signal))
      ((A(26))(Dangling_Input_Signal))
      ((A(25))(Dangling_Input_Signal))
      ((A(24))(Dangling_Input_Signal))
      ((A(23))(Dangling_Input_Signal))
      ((A(22))(Dangling_Input_Signal))
      ((A(21))(Dangling_Input_Signal))
      ((A(20))(Dangling_Input_Signal))
      ((A(19))(Dangling_Input_Signal))
      ((A(18))(Dangling_Input_Signal))
      ((A(17))(Dangling_Input_Signal))
      ((A(16))(Dangling_Input_Signal))
      ((A(15))(Dangling_Input_Signal))
      ((A(14))(Dangling_Input_Signal))
      ((A(13))(Dangling_Input_Signal))
      ((A(12))(Dangling_Input_Signal))
      ((A(11))(Dangling_Input_Signal))
      ((A(10))(Dangling_Input_Signal))
      ((A(9))(Dangling_Input_Signal))
      ((A(8))(Dangling_Input_Signal))
      ((A(7))(Dangling_Input_Signal))
      ((A(6))(Dangling_Input_Signal))
      ((A(5))(Dangling_Input_Signal))
      ((A(4))(Dangling_Input_Signal))
      ((A(3))(Dangling_Input_Signal))
      ((A(2))(Dangling_Input_Signal))
      ((A(1))(Dangling_Input_Signal))
      ((A(0))(Dangling_Input_Signal))
      ((B)(BUS7199))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7216))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 346 (_component mux64b )
    (_port
      ((A(63))(Dangling_Input_Signal))
      ((A(62))(Dangling_Input_Signal))
      ((A(61))(Dangling_Input_Signal))
      ((A(60))(Dangling_Input_Signal))
      ((A(59))(Dangling_Input_Signal))
      ((A(58))(Dangling_Input_Signal))
      ((A(57))(Dangling_Input_Signal))
      ((A(56))(Dangling_Input_Signal))
      ((A(55))(Dangling_Input_Signal))
      ((A(54))(Dangling_Input_Signal))
      ((A(53))(Dangling_Input_Signal))
      ((A(52))(Dangling_Input_Signal))
      ((A(51))(Dangling_Input_Signal))
      ((A(50))(Dangling_Input_Signal))
      ((A(49))(Dangling_Input_Signal))
      ((A(48))(Dangling_Input_Signal))
      ((A(47))(Dangling_Input_Signal))
      ((A(46))(Dangling_Input_Signal))
      ((A(45))(Dangling_Input_Signal))
      ((A(44))(Dangling_Input_Signal))
      ((A(43))(Dangling_Input_Signal))
      ((A(42))(Dangling_Input_Signal))
      ((A(41))(Dangling_Input_Signal))
      ((A(40))(Dangling_Input_Signal))
      ((A(39))(Dangling_Input_Signal))
      ((A(38))(Dangling_Input_Signal))
      ((A(37))(Dangling_Input_Signal))
      ((A(36))(Dangling_Input_Signal))
      ((A(35))(Dangling_Input_Signal))
      ((A(34))(Dangling_Input_Signal))
      ((A(33))(Dangling_Input_Signal))
      ((A(32))(Dangling_Input_Signal))
      ((A(31))(Dangling_Input_Signal))
      ((A(30))(Dangling_Input_Signal))
      ((A(29))(Dangling_Input_Signal))
      ((A(28))(Dangling_Input_Signal))
      ((A(27))(Dangling_Input_Signal))
      ((A(26))(Dangling_Input_Signal))
      ((A(25))(Dangling_Input_Signal))
      ((A(24))(Dangling_Input_Signal))
      ((A(23))(Dangling_Input_Signal))
      ((A(22))(Dangling_Input_Signal))
      ((A(21))(Dangling_Input_Signal))
      ((A(20))(Dangling_Input_Signal))
      ((A(19))(Dangling_Input_Signal))
      ((A(18))(Dangling_Input_Signal))
      ((A(17))(Dangling_Input_Signal))
      ((A(16))(Dangling_Input_Signal))
      ((A(15))(Dangling_Input_Signal))
      ((A(14))(Dangling_Input_Signal))
      ((A(13))(Dangling_Input_Signal))
      ((A(12))(Dangling_Input_Signal))
      ((A(11))(Dangling_Input_Signal))
      ((A(10))(Dangling_Input_Signal))
      ((A(9))(Dangling_Input_Signal))
      ((A(8))(Dangling_Input_Signal))
      ((A(7))(Dangling_Input_Signal))
      ((A(6))(Dangling_Input_Signal))
      ((A(5))(Dangling_Input_Signal))
      ((A(4))(Dangling_Input_Signal))
      ((A(3))(Dangling_Input_Signal))
      ((A(2))(Dangling_Input_Signal))
      ((A(1))(Dangling_Input_Signal))
      ((A(0))(Dangling_Input_Signal))
      ((B)(BUS7216))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7268))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 417 (_component mux64b )
    (_port
      ((A)(BUS7272))
      ((B)(BUS7268))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 425 (_component add4 )
    (_port
      ((PcIn)(BUS96))
      ((PcOut)(BUS7199))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 431 (_component meminst )
    (_port
      ((addr)(BUS96))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 437 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 460 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 476 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 492 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 506 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 514 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 137 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1352 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1352 0 148 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1352 0 149 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1354 0 150 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1352 0 151 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1352 0 152 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1352 0 153 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1352 0 154 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1352 0 155 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1352 0 156 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1352 0 157 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1352 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1356 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1356 0 159 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1352 0 160 (_architecture (_uni ))))
    (_signal (_internal BUS7199 ~std_logic_vector{63~downto~0}~1352 0 161 (_architecture (_uni ))))
    (_signal (_internal BUS7216 ~std_logic_vector{63~downto~0}~1352 0 162 (_architecture (_uni ))))
    (_signal (_internal BUS7268 ~std_logic_vector{63~downto~0}~1352 0 163 (_architecture (_uni ))))
    (_signal (_internal BUS7272 ~std_logic_vector{63~downto~0}~1352 0 164 (_architecture (_uni ))))
    (_signal (_internal BUS96 ~std_logic_vector{63~downto~0}~1352 0 165 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1358 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1358 0 166 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1356 0 167 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_process
      (line__525(_architecture 0 0 525 (_assignment (_simple)(_target(29)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 27427         1574764396945 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574764396944 2019.11.26 04:33:16)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1332 0 109 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1334 0 112 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1318 0 87 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 88 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1320 0 89 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1322 0 90 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1326 0 101 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1328 0 102 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1330 0 104 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 80 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 67 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 68 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 129 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 130 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1350 0 132 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1324 0 95 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 96 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 118 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1336 0 119 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1338 0 120 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1340 0 122 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1342 0 123 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1344 0 124 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 176 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 184 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 194 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 202 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 219 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 227 (_component extcorr2bits )
    (_port
      ((entrada(18))(BUS7324(63)))
      ((entrada(17))(BUS7324(62)))
      ((entrada(16))(BUS7324(61)))
      ((entrada(15))(BUS7324(60)))
      ((entrada(14))(BUS7324(59)))
      ((entrada(13))(BUS7324(58)))
      ((entrada(12))(BUS7324(57)))
      ((entrada(11))(BUS7324(56)))
      ((entrada(10))(BUS7324(55)))
      ((entrada(9))(BUS7324(54)))
      ((entrada(8))(BUS7324(53)))
      ((entrada(7))(BUS7324(52)))
      ((entrada(6))(BUS7324(51)))
      ((entrada(5))(BUS7324(50)))
      ((entrada(4))(BUS7324(49)))
      ((entrada(3))(BUS7324(48)))
      ((entrada(2))(BUS7324(47)))
      ((entrada(1))(BUS7324(46)))
      ((entrada(0))(BUS7324(45)))
      ((salida)(BUS7272))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 251 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7378))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 259 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(Dangling_Input_Signal))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 275 (_component mux64b )
    (_port
      ((A(63))(Dangling_Input_Signal))
      ((A(62))(Dangling_Input_Signal))
      ((A(61))(Dangling_Input_Signal))
      ((A(60))(Dangling_Input_Signal))
      ((A(59))(Dangling_Input_Signal))
      ((A(58))(Dangling_Input_Signal))
      ((A(57))(Dangling_Input_Signal))
      ((A(56))(Dangling_Input_Signal))
      ((A(55))(Dangling_Input_Signal))
      ((A(54))(Dangling_Input_Signal))
      ((A(53))(Dangling_Input_Signal))
      ((A(52))(Dangling_Input_Signal))
      ((A(51))(Dangling_Input_Signal))
      ((A(50))(Dangling_Input_Signal))
      ((A(49))(Dangling_Input_Signal))
      ((A(48))(Dangling_Input_Signal))
      ((A(47))(Dangling_Input_Signal))
      ((A(46))(Dangling_Input_Signal))
      ((A(45))(Dangling_Input_Signal))
      ((A(44))(Dangling_Input_Signal))
      ((A(43))(Dangling_Input_Signal))
      ((A(42))(Dangling_Input_Signal))
      ((A(41))(Dangling_Input_Signal))
      ((A(40))(Dangling_Input_Signal))
      ((A(39))(Dangling_Input_Signal))
      ((A(38))(Dangling_Input_Signal))
      ((A(37))(Dangling_Input_Signal))
      ((A(36))(Dangling_Input_Signal))
      ((A(35))(Dangling_Input_Signal))
      ((A(34))(Dangling_Input_Signal))
      ((A(33))(Dangling_Input_Signal))
      ((A(32))(Dangling_Input_Signal))
      ((A(31))(Dangling_Input_Signal))
      ((A(30))(Dangling_Input_Signal))
      ((A(29))(Dangling_Input_Signal))
      ((A(28))(Dangling_Input_Signal))
      ((A(27))(Dangling_Input_Signal))
      ((A(26))(Dangling_Input_Signal))
      ((A(25))(Dangling_Input_Signal))
      ((A(24))(Dangling_Input_Signal))
      ((A(23))(Dangling_Input_Signal))
      ((A(22))(Dangling_Input_Signal))
      ((A(21))(Dangling_Input_Signal))
      ((A(20))(Dangling_Input_Signal))
      ((A(19))(Dangling_Input_Signal))
      ((A(18))(Dangling_Input_Signal))
      ((A(17))(Dangling_Input_Signal))
      ((A(16))(Dangling_Input_Signal))
      ((A(15))(Dangling_Input_Signal))
      ((A(14))(Dangling_Input_Signal))
      ((A(13))(Dangling_Input_Signal))
      ((A(12))(Dangling_Input_Signal))
      ((A(11))(Dangling_Input_Signal))
      ((A(10))(Dangling_Input_Signal))
      ((A(9))(Dangling_Input_Signal))
      ((A(8))(Dangling_Input_Signal))
      ((A(7))(Dangling_Input_Signal))
      ((A(6))(Dangling_Input_Signal))
      ((A(5))(Dangling_Input_Signal))
      ((A(4))(Dangling_Input_Signal))
      ((A(3))(Dangling_Input_Signal))
      ((A(2))(Dangling_Input_Signal))
      ((A(1))(Dangling_Input_Signal))
      ((A(0))(Dangling_Input_Signal))
      ((B)(BUS7378))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7216))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 346 (_component mux64b )
    (_port
      ((A(63))(Dangling_Input_Signal))
      ((A(62))(Dangling_Input_Signal))
      ((A(61))(Dangling_Input_Signal))
      ((A(60))(Dangling_Input_Signal))
      ((A(59))(Dangling_Input_Signal))
      ((A(58))(Dangling_Input_Signal))
      ((A(57))(Dangling_Input_Signal))
      ((A(56))(Dangling_Input_Signal))
      ((A(55))(Dangling_Input_Signal))
      ((A(54))(Dangling_Input_Signal))
      ((A(53))(Dangling_Input_Signal))
      ((A(52))(Dangling_Input_Signal))
      ((A(51))(Dangling_Input_Signal))
      ((A(50))(Dangling_Input_Signal))
      ((A(49))(Dangling_Input_Signal))
      ((A(48))(Dangling_Input_Signal))
      ((A(47))(Dangling_Input_Signal))
      ((A(46))(Dangling_Input_Signal))
      ((A(45))(Dangling_Input_Signal))
      ((A(44))(Dangling_Input_Signal))
      ((A(43))(Dangling_Input_Signal))
      ((A(42))(Dangling_Input_Signal))
      ((A(41))(Dangling_Input_Signal))
      ((A(40))(Dangling_Input_Signal))
      ((A(39))(Dangling_Input_Signal))
      ((A(38))(Dangling_Input_Signal))
      ((A(37))(Dangling_Input_Signal))
      ((A(36))(Dangling_Input_Signal))
      ((A(35))(Dangling_Input_Signal))
      ((A(34))(Dangling_Input_Signal))
      ((A(33))(Dangling_Input_Signal))
      ((A(32))(Dangling_Input_Signal))
      ((A(31))(Dangling_Input_Signal))
      ((A(30))(Dangling_Input_Signal))
      ((A(29))(Dangling_Input_Signal))
      ((A(28))(Dangling_Input_Signal))
      ((A(27))(Dangling_Input_Signal))
      ((A(26))(Dangling_Input_Signal))
      ((A(25))(Dangling_Input_Signal))
      ((A(24))(Dangling_Input_Signal))
      ((A(23))(Dangling_Input_Signal))
      ((A(22))(Dangling_Input_Signal))
      ((A(21))(Dangling_Input_Signal))
      ((A(20))(Dangling_Input_Signal))
      ((A(19))(Dangling_Input_Signal))
      ((A(18))(Dangling_Input_Signal))
      ((A(17))(Dangling_Input_Signal))
      ((A(16))(Dangling_Input_Signal))
      ((A(15))(Dangling_Input_Signal))
      ((A(14))(Dangling_Input_Signal))
      ((A(13))(Dangling_Input_Signal))
      ((A(12))(Dangling_Input_Signal))
      ((A(11))(Dangling_Input_Signal))
      ((A(10))(Dangling_Input_Signal))
      ((A(9))(Dangling_Input_Signal))
      ((A(8))(Dangling_Input_Signal))
      ((A(7))(Dangling_Input_Signal))
      ((A(6))(Dangling_Input_Signal))
      ((A(5))(Dangling_Input_Signal))
      ((A(4))(Dangling_Input_Signal))
      ((A(3))(Dangling_Input_Signal))
      ((A(2))(Dangling_Input_Signal))
      ((A(1))(Dangling_Input_Signal))
      ((A(0))(Dangling_Input_Signal))
      ((B)(BUS7216))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7268))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 417 (_component mux64b )
    (_port
      ((A)(BUS7272))
      ((B)(BUS7268))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 425 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7378))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U3 0 431 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 437 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 460 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 476 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 492 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 506 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 514 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1340 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 137 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 146 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1352 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1352 0 148 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1352 0 149 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1354 0 150 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1352 0 151 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1352 0 152 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1352 0 153 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1352 0 154 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1352 0 155 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1352 0 156 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1352 0 157 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1352 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1356 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1356 0 159 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1352 0 160 (_architecture (_uni ))))
    (_signal (_internal BUS7216 ~std_logic_vector{63~downto~0}~1352 0 161 (_architecture (_uni ))))
    (_signal (_internal BUS7268 ~std_logic_vector{63~downto~0}~1352 0 162 (_architecture (_uni ))))
    (_signal (_internal BUS7272 ~std_logic_vector{63~downto~0}~1352 0 163 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1352 0 164 (_architecture (_uni ))))
    (_signal (_internal BUS7378 ~std_logic_vector{63~downto~0}~1352 0 165 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1358 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1358 0 166 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1356 0 167 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_process
      (line__525(_architecture 0 0 525 (_assignment (_simple)(_target(29)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000045 55 1465          1574766531429 suma
(_unit VHDL (suma 0 29 (suma 0 38 ))
  (_version v32)
  (_time 1574766531436 2019.11.26 05:08:51)
  (_source (\./src/suma.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574766531427)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{64~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 64)(i 0))))))
    (_port (_internal Salida ~std_logic_vector{64~downto~0}~12 0 33 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . suma 1 -1
  )
)
I 000052 55 1504          1574767327858 extSigno64b
(_unit VHDL (extsigno64b 0 29 (extsigno64b 0 37 ))
  (_version v32)
  (_time 1574767327855 2019.11.26 05:22:07)
  (_source (\./src/extSigno64b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573614234509)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{8~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . extSigno64b 1 -1
  )
)
I 000047 55 1538          1574767338038 mux64b
(_unit VHDL (mux64b 0 29 (mux64b 0 39 ))
  (_version v32)
  (_time 1574767338037 2019.11.26 05:22:18)
  (_source (\./src/mux64b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573616080275)
    (_use )
  )
  (_object
    (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Salida ~std_logic_vector{63~downto~0}~124 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux64b 1 -1
  )
)
I 000046 55 2060          1574767350509 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1574767350508 2019.11.26 05:22:30)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574556945057)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
I 000048 55 16848         1574767365571 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1574767365570 2019.11.26 05:22:45)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~135 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6)(5))(_sensitivity(4)(2)(1)(0)(3))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . memdata 1 -1
  )
)
I 000047 55 1538          1574767386736 mux64b
(_unit VHDL (mux64b 0 29 (mux64b 0 39 ))
  (_version v32)
  (_time 1574767386733 2019.11.26 05:23:06)
  (_source (\./src/mux64b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573616080275)
    (_use )
  )
  (_object
    (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Salida ~std_logic_vector{63~downto~0}~124 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux64b 1 -1
  )
)
I 000047 55 1529          1574767398708 regMux
(_unit VHDL (regmux 0 29 (regmux 0 39 ))
  (_version v32)
  (_time 1574767398705 2019.11.26 05:23:18)
  (_source (\./src/regMux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573612019971)
    (_use )
  )
  (_object
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Sal ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . regMux 1 -1
  )
)
I 000045 55 1403          1574767404836 Add4
(_unit VHDL (add4 0 30 (add4 0 39 ))
  (_version v32)
  (_time 1574767404836 2019.11.26 05:23:24)
  (_source (\./src/Add4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573526959992)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PcIn ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PcOut ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
  )
  (_model . Add4 1 -1
  )
)
I 000043 55 1601          1574767410910 PC
(_unit VHDL (pc 0 29 (pc 0 39 ))
  (_version v32)
  (_time 1574767410907 2019.11.26 05:23:30)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573530201924)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{63~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
I 000046 55 2060          1574767420859 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1574767420858 2019.11.26 05:23:40)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574556945057)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
I 000052 55 1504          1574767424072 extSigno64b
(_unit VHDL (extsigno64b 0 29 (extsigno64b 0 37 ))
  (_version v32)
  (_time 1574767424069 2019.11.26 05:23:44)
  (_source (\./src/extSigno64b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573614234509)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{8~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . extSigno64b 1 -1
  )
)
I 000048 55 2579          1574767431483 control
(_unit VHDL (control 0 29 (control 0 45 ))
  (_version v32)
  (_time 1574767431480 2019.11.26 05:23:51)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574340077953)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 40 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__47(_architecture 0 0 47 (_process (_simple)(_target(1)(2)(3)(4)(5)(8)(6)(7)(9))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 16848         1574767437011 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1574767437010 2019.11.26 05:23:57)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~135 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6)(5))(_sensitivity(4)(0)(2)(1)(3))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . memdata 1 -1
  )
)
I 000048 55 17104         1574767446234 regFile
(_unit VHDL (regfile 0 29 (regfile 0 43 ))
  (_version v32)
  (_time 1574767446231 2019.11.26 05:24:06)
  (_source (\./src/regFile.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573535719035)
    (_use )
  )
  (_object
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rw ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{63~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{63~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 44 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registros memoria 0 45 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(8)(6)(7))(_sensitivity(4)(2)(1)(0)(3))(_read(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . regFile 1 -1
  )
)
I 000048 55 8960          1574768228842 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574768228839 2019.11.26 05:37:08)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000050 55 1101          1574768248362 ext26bits
(_unit VHDL (ext26bits 0 29 (ext26bits 0 37 ))
  (_version v32)
  (_time 1574768248361 2019.11.26 05:37:28)
  (_source (\./src/ext26bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574768248352)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{25~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 1467          1574769144288 suma
(_unit VHDL (suma 0 29 (suma 0 38 ))
  (_version v32)
  (_time 1574769144285 2019.11.26 05:52:24)
  (_source (\./src/suma.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574769144286)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Salida ~std_logic_vector{63~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . suma 1 -1
  )
)
I 000050 55 1711          1574770322081 ext26bits
(_unit VHDL (ext26bits 0 30 (ext26bits 0 38 ))
  (_version v32)
  (_time 1574770322078 2019.11.26 06:12:02)
  (_source (\./src/ext26bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574770322079)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{25~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{27~downto~0}~13 0 39 (_architecture (_uni ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ext26bits 1 -1
  )
)
V 000051 55 24997         1574770421318 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574770421317 2019.11.26 06:13:41)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 118 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 92 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 93 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 95 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 96 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 107 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 108 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 110 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 86 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 136 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 138 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 143 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 144 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 145 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 67 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 68 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 101 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 102 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 124 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 125 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 126 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 128 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 129 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 130 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 80 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 192 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 200 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 210 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 218 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 235 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 243 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 267 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 275 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(Dangling_Input_Signal))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 291 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 299 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7268))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 307 (_component mux64b )
    (_port
      ((A)(BUS7272))
      ((B)(BUS7268))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 315 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 321 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 328 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U3 0 359 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 365 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 388 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 404 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 420 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 434 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 442 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 150 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 154 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 155 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 157 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 158 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 161 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 162 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 163 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1360 0 164 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 165 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 166 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 167 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 168 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 169 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 170 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 171 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 172 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 173 (_architecture (_uni ))))
    (_signal (_internal BUS7268 ~std_logic_vector{63~downto~0}~1360 0 174 (_architecture (_uni ))))
    (_signal (_internal BUS7272 ~std_logic_vector{63~downto~0}~1360 0 175 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 176 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 177 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 178 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 182 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 183 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 186 (_architecture (_uni ))))
    (_process
      (line__453(_architecture 0 0 453 (_assignment (_simple)(_target(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000053 55 1735          1574770493803 extcorr2bits
(_unit VHDL (extcorr2bits 0 31 (extcorr2bits 0 39 ))
  (_version v32)
  (_time 1574770493800 2019.11.26 06:14:53)
  (_source (\./src/extcorr2bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574738315687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{18~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{18~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{18~downto~0}~13 0 40 (_architecture (_uni ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . extcorr2bits 1 -1
  )
)
I 000053 55 1735          1574770527620 extcorr2bits
(_unit VHDL (extcorr2bits 0 31 (extcorr2bits 0 39 ))
  (_version v32)
  (_time 1574770527617 2019.11.26 06:15:27)
  (_source (\./src/extcorr2bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574738315687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{18~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{18~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{18~downto~0}~13 0 40 (_architecture (_uni ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . extcorr2bits 1 -1
  )
)
V 000051 55 24997         1574770536048 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574770536047 2019.11.26 06:15:36)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 115 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 116 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 117 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 118 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 91 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 92 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 93 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 95 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 96 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 107 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 108 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 110 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 86 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 73 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 74 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 136 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 138 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 143 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 144 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 145 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 67 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 68 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 101 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 102 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 124 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 125 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 126 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 128 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 129 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 130 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 80 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 192 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 200 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 210 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 218 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 235 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 243 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 267 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 275 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(Dangling_Input_Signal))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 291 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 299 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7268))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 307 (_component mux64b )
    (_port
      ((A)(BUS7272))
      ((B)(BUS7268))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 315 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 321 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 328 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U3 0 359 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 365 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((branch)(branch))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 388 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 404 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 420 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 434 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 442 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 150 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 154 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 155 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 157 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 158 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 161 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 162 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 163 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1360 0 164 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 165 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 166 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 167 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 168 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 169 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 170 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 171 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 172 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 173 (_architecture (_uni ))))
    (_signal (_internal BUS7268 ~std_logic_vector{63~downto~0}~1360 0 174 (_architecture (_uni ))))
    (_signal (_internal BUS7272 ~std_logic_vector{63~downto~0}~1360 0 175 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 176 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 177 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 178 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 182 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 183 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 186 (_architecture (_uni ))))
    (_process
      (line__453(_architecture 0 0 453 (_assignment (_simple)(_target(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000053 55 1739          1574770578073 extcorr2bits
(_unit VHDL (extcorr2bits 0 31 (extcorr2bits 0 39 ))
  (_version v32)
  (_time 1574770578072 2019.11.26 06:16:18)
  (_source (\./src/extcorr2bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574738315687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{18~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{18~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{18~downto~0}~13 0 40 (_architecture (_uni ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . extcorr2bits 1 -1
  )
)
I 000050 55 1715          1574770632643 ext26bits
(_unit VHDL (ext26bits 0 30 (ext26bits 0 38 ))
  (_version v32)
  (_time 1574770632640 2019.11.26 06:17:12)
  (_source (\./src/ext26bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574770322079)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{25~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{27~downto~0}~13 0 39 (_architecture (_uni ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ext26bits 1 -1
  )
)
I 000048 55 2926          1574771982227 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574771982226 2019.11.26 06:39:42)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574771982217)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(5)(6)(9)(10)(8)(7)(12)(11)(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 2921          1574772144175 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574772144174 2019.11.26 06:42:24)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(1)(6)(7)(8)(9)(11)(12)(10)(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
V 000051 55 25005         1574772150196 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574772150195 2019.11.26 06:42:30)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 119 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 120 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 122 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 97 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 99 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 100 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 111 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 112 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 114 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 89 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 90 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 77 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 78 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 139 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 140 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 141 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 142 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 148 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 149 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 72 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 105 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 106 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 128 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 129 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 130 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 132 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 133 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 134 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 83 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 84 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 196 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 204 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 214 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 222 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 239 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 247 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 271 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 279 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(Dangling_Input_Signal))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 295 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 303 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7268))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 311 (_component mux64b )
    (_port
      ((A)(BUS7272))
      ((B)(BUS7268))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 319 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 325 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 332 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U3 0 363 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 369 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
  )
  (_instantiation U5 0 392 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 408 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 424 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 438 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 446 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 154 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 158 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 161 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 162 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 163 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 164 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 165 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 166 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 167 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1360 0 168 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 169 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 170 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 171 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 172 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 173 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 174 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 175 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 176 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 176 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 177 (_architecture (_uni ))))
    (_signal (_internal BUS7268 ~std_logic_vector{63~downto~0}~1360 0 178 (_architecture (_uni ))))
    (_signal (_internal BUS7272 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 186 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 187 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 190 (_architecture (_uni ))))
    (_process
      (line__457(_architecture 0 0 457 (_assignment (_simple)(_target(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 2921          1574772160080 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574772160077 2019.11.26 06:42:40)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(1)(8)(6)(12)(10)(9)(11)(7)(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000047 55 893           1574772654204 branch
(_unit VHDL (branch 0 29 (branch 0 39 ))
  (_version v32)
  (_time 1574772654201 2019.11.26 06:50:54)
  (_source (\./src/branch.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772654202)
    (_use )
  )
  (_object
    (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
I 000048 55 16848         1574780318224 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1574780318224 2019.11.26 08:58:38)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~135 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6)(5))(_sensitivity(4)(0)(2)(1)(3))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . memdata 1 -1
  )
)
I 000047 55 893           1574780340817 branch
(_unit VHDL (branch 0 29 (branch 0 39 ))
  (_version v32)
  (_time 1574780340815 2019.11.26 08:59:00)
  (_source (\./src/branch.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772654202)
    (_use )
  )
  (_object
    (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
)
V 000051 55 25429         1574780348449 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574780348449 2019.11.26 08:59:08)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 119 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 120 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 122 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 97 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 99 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 100 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 111 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 112 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 114 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 89 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 90 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 77 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 78 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 139 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 140 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 141 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 142 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 148 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 149 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 71 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 72 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 105 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 106 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 54 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 127 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 128 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 129 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 130 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 131 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 132 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 133 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 134 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 83 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 84 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 196 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 204 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 214 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 222 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 239 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 247 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 271 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 279 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(Dangling_Input_Signal))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 295 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 303 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7268))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 311 (_component mux64b )
    (_port
      ((A)(BUS7272))
      ((B)(BUS7268))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 319 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 325 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 332 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U3 0 363 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 369 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(CBZ))
        ((CBNZ)(CBNZ))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 392 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 408 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 424 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 438 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 446 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 133 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 134 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 154 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 158 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 159 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 160 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 161 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 162 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 163 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 164 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 165 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 166 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 167 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1360 0 168 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 169 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 170 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 171 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 172 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 173 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 174 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 175 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 176 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 176 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 177 (_architecture (_uni ))))
    (_signal (_internal BUS7268 ~std_logic_vector{63~downto~0}~1360 0 178 (_architecture (_uni ))))
    (_signal (_internal BUS7272 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 186 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 187 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 190 (_architecture (_uni ))))
    (_process
      (line__457(_architecture 0 0 457 (_assignment (_simple)(_target(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000047 55 1041          1574780934799 branch
(_unit VHDL (branch 0 29 (branch 0 39 ))
  (_version v32)
  (_time 1574780934799 2019.11.26 09:08:54)
  (_source (\./src/branch.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772654202)
    (_use )
  )
  (_object
    (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . branch 1 -1
  )
)
V 000051 55 26847         1574781635779 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574781635778 2019.11.26 09:20:35)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 210 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 218 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 228 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 236 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 253 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 261 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 285 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 293 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(Dangling_Input_Signal))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 309 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 317 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS7268))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 325 (_component mux64b )
    (_port
      ((A)(BUS7272))
      ((B)(BUS7268))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 333 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 339 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 346 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 377 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 385 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 391 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 418 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 434 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 450 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 464 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 472 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 181 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 181 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1360 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7268 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7272 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 199 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 200 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 201 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_process
      (line__484(_architecture 0 0 484 (_assignment (_simple)(_target(38)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000050 55 1719          1574781704928 ext26bits
(_unit VHDL (ext26bits 0 30 (ext26bits 0 38 ))
  (_version v32)
  (_time 1574781704928 2019.11.26 09:21:44)
  (_source (\./src/ext26bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574770322079)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{25~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{27~downto~0}~13 0 39 (_architecture (_uni ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2)(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ext26bits 1 -1
  )
)
I 000050 55 1713          1574781858699 ext26bits
(_unit VHDL (ext26bits 0 30 (ext26bits 0 38 ))
  (_version v32)
  (_time 1574781858697 2019.11.26 09:24:18)
  (_source (\./src/ext26bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574770322079)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{25~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{25~downto~0}~13 0 39 (_architecture (_uni ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2)(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ext26bits 1 -1
  )
)
V 000051 55 26847         1574781918856 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574781918855 2019.11.26 09:25:18)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 210 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 218 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 228 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 236 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 253 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 261 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 285 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 293 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(Dangling_Input_Signal))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 309 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 317 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS7268))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 325 (_component mux64b )
    (_port
      ((A)(BUS7272))
      ((B)(BUS7268))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 333 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 339 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 346 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 377 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 385 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 391 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 418 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 434 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 450 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 464 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 472 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 181 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 181 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1360 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7268 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7272 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 199 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 200 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 201 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_process
      (line__484(_architecture 0 0 484 (_assignment (_simple)(_target(38)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 26847         1574818523849 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574818523848 2019.11.26 19:35:23)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 210 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 218 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 228 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 236 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 253 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 261 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 285 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 293 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(Dangling_Input_Signal))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 309 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 317 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS7268))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 325 (_component mux64b )
    (_port
      ((A)(BUS7272))
      ((B)(BUS7268))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 333 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 339 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 346 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 377 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 385 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 391 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 418 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 434 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 450 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 464 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 472 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 181 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 181 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1360 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7268 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7272 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 199 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 200 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 201 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_process
      (line__484(_architecture 0 0 484 (_assignment (_simple)(_target(38)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 2934          1574819128388 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574819128385 2019.11.26 19:45:28)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(13)(7)(8)(6)(11)(5)(9)(3)(12)(1)(10)(4)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
V 000051 55 26847         1574819136596 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574819136595 2019.11.26 19:45:36)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 210 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 218 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS2750))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 228 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 236 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 253 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 261 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 285 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 293 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(Dangling_Input_Signal))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 309 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 317 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS7268))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 325 (_component mux64b )
    (_port
      ((A)(BUS7272))
      ((B)(BUS7268))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 333 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 339 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 346 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 377 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 385 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 391 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 418 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS2750))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 434 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 450 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 464 (_component mux64b )
    (_port
      ((A)(BUS2750))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 472 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 181 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 181 (_architecture (_uni ))))
    (_signal (_internal BUS2750 ~std_logic_vector{63~downto~0}~1360 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7268 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7272 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 199 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 200 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 201 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_process
      (line__484(_architecture 0 0 484 (_assignment (_simple)(_target(38)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 2934          1574819308262 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574819308261 2019.11.26 19:48:28)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(13)(1)(11)(3)(9)(4)(10)(12)(6)(2)(8)(5)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 2934          1574819351617 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574819351614 2019.11.26 19:49:11)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(3)(1)(5)(4)(7)(2)(8)(10)(9)(11)(6)(12)(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
V 000051 55 26746         1574819654419 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574819654418 2019.11.26 19:54:14)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 209 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 217 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 227 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 235 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 252 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 260 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 284 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 292 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(Dangling_Input_Signal))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 308 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 316 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS7268))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 324 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS7268))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 332 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 338 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 345 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 376 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 384 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 390 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 417 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 433 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 449 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 463 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 471 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 181 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 181 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 189 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7268 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 199 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 200 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_process
      (line__483(_architecture 0 0 483 (_assignment (_simple)(_target(37)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 2934          1574819780994 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574819780991 2019.11.26 19:56:20)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(6)(5)(10)(8)(2)(7)(3)(4)(12)(11)(1)(9)(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
V 000051 55 26746         1574820028847 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574820028846 2019.11.26 20:00:28)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 209 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 217 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 227 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 235 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 252 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 260 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 284 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 292 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(Dangling_Input_Signal))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 308 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 316 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 324 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 332 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 338 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 345 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 376 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 384 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 390 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 417 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 433 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 449 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 463 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 471 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 181 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 181 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 189 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 199 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 200 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_process
      (line__483(_architecture 0 0 483 (_assignment (_simple)(_target(37)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 26746         1574820278035 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574820278034 2019.11.26 20:04:38)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 209 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 217 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 227 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 235 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 252 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 260 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 284 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 292 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(Dangling_Input_Signal))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 308 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 316 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 324 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 332 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 338 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 345 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 376 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 384 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 390 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 417 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 433 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 449 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 463 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 471 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 179 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 181 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 181 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 189 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 199 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 199 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 200 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 203 (_architecture (_uni ))))
    (_process
      (line__483(_architecture 0 0 483 (_assignment (_simple)(_target(37)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 26857         1574820594900 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574820594900 2019.11.26 20:09:54)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 210 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 218 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 228 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 236 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 253 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 261 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 285 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 293 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(NET10025))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 309 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 317 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 325 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 333 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 339 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 346 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 377 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 385 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 391 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET10025))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 419 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 435 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 451 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 465 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 473 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET10025 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 199 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 200 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 201 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_process
      (line__485(_architecture 0 0 485 (_assignment (_simple)(_target(38)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 26857         1574820830708 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574820830707 2019.11.26 20:13:50)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 210 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 218 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 228 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 236 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 253 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 261 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 285 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 293 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(NET10025))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 309 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 317 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 325 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 333 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 339 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 346 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 377 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 385 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 391 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET10025))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 419 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 435 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 451 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 465 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 473 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET10025 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 199 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 200 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 201 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_process
      (line__485(_architecture 0 0 485 (_assignment (_simple)(_target(38)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 26857         1574821251151 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574821251150 2019.11.26 20:20:51)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 210 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 218 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 228 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 236 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 253 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 261 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 285 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 293 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(NET10423))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 309 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 317 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 325 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 333 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 339 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 346 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 377 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 385 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 391 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET10423))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 419 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 435 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 451 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 465 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 473 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET10423 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 199 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 200 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 201 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_process
      (line__485(_architecture 0 0 485 (_assignment (_simple)(_target(38)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000051 55 26857         1574821296265 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574821296264 2019.11.26 20:21:36)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 210 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 218 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 228 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 236 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 253 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 261 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 285 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 293 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(NET10423))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 309 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 317 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 325 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 333 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 339 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 346 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 377 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 385 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 391 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET10423))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 419 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 435 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 451 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 465 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 473 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET10423 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 199 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 200 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 201 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_process
      (line__485(_architecture 0 0 485 (_assignment (_simple)(_target(38)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 8960          1574825213324 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574825213323 2019.11.26 21:26:53)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
V 000051 55 26857         1574825216704 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574825216703 2019.11.26 21:26:56)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 210 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 218 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 228 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 236 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 253 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 261 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 285 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 293 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(NET10423))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 309 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 317 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 325 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 333 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 339 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 346 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 377 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 385 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 391 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET10423))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 419 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 435 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 451 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 465 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 473 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET10423 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 199 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 200 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 201 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_process
      (line__485(_architecture 0 0 485 (_assignment (_simple)(_target(38)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 3123          1574825442663 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574825442660 2019.11.26 21:30:42)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(1)(3)(6)(10)(11)(4)(9)(8)(5)(2)(12)(7)(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (3 2 3 3 2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 3123          1574825569093 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574825569090 2019.11.26 21:32:49)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(13)(12)(5)(6)(1)(10)(3)(8)(11)(7)(9)(2)(4))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (3 2 3 3 2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
V 000051 55 26857         1574825569131 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574825569130 2019.11.26 21:32:49)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 210 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 218 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 228 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 236 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 253 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 261 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 285 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 293 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(NET10423))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 309 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 317 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 325 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 333 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 339 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 346 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 377 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 385 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 391 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET10423))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 419 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 435 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 451 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 465 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 473 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET10423 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 199 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 200 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 201 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_process
      (line__485(_architecture 0 0 485 (_assignment (_simple)(_target(38)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000053 55 1739          1574826064665 extcorr2bits
(_unit VHDL (extcorr2bits 0 31 (extcorr2bits 0 39 ))
  (_version v32)
  (_time 1574826064662 2019.11.26 21:41:04)
  (_source (\./src/extcorr2bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574738315687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{18~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{18~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{20~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{20~downto~0}~13 0 40 (_architecture (_uni ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . extcorr2bits 1 -1
  )
)
I 000053 55 1501          1574826158484 extcorr2bits
(_unit VHDL (extcorr2bits 0 31 (extcorr2bits 0 39 ))
  (_version v32)
  (_time 1574826158481 2019.11.26 21:42:38)
  (_source (\./src/extcorr2bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574738315687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{18~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{18~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . extcorr2bits 1 -1
  )
)
V 000051 55 26857         1574826204958 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574826204957 2019.11.26 21:43:24)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 210 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 218 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 228 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 236 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 253 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 261 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 285 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 293 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(NET10423))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 309 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 317 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 325 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 333 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 339 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 346 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 377 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 385 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 391 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET10423))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 419 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 435 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 451 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 465 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 473 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET10423 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 199 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 200 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 201 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_process
      (line__485(_architecture 0 0 485 (_assignment (_simple)(_target(38)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
V 000043 55 1601          1574826204981 PC
(_unit VHDL (pc 0 29 (pc 0 39 ))
  (_version v32)
  (_time 1574826204977 2019.11.26 21:43:24)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573530201924)
    (_use )
  )
  (_object
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCin ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PCout ~std_logic_vector{63~downto~0}~122 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . PC 1 -1
  )
)
V 000045 55 1403          1574826205018 Add4
(_unit VHDL (add4 0 30 (add4 0 39 ))
  (_version v32)
  (_time 1574826205017 2019.11.26 21:43:25)
  (_source (\./src/Add4.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573526959992)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PcIn ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal PcOut ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
  )
  (_model . Add4 1 -1
  )
)
I 000048 55 8960          1574826205050 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574826205047 2019.11.26 21:43:25)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 3123          1574826205071 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574826205067 2019.11.26 21:43:25)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(13)(2)(6)(7)(9)(12)(3)(8)(10)(11)(5)(1)(4))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (3 2 3 3 2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 17104         1574826205101 regFile
(_unit VHDL (regfile 0 29 (regfile 0 43 ))
  (_version v32)
  (_time 1574826205097 2019.11.26 21:43:25)
  (_source (\./src/regFile.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573535719035)
    (_use )
  )
  (_object
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rw ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{63~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{63~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 44 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registros memoria 0 45 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(8)(7)(6))(_sensitivity(3)(4)(0)(1)(2))(_read(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . regFile 1 -1
  )
)
V 000047 55 1529          1574826205140 regMux
(_unit VHDL (regmux 0 29 (regmux 0 39 ))
  (_version v32)
  (_time 1574826205137 2019.11.26 21:43:25)
  (_source (\./src/regMux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573612019971)
    (_use )
  )
  (_object
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Sal ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . regMux 1 -1
  )
)
V 000052 55 1504          1574826205171 extSigno64b
(_unit VHDL (extsigno64b 0 29 (extsigno64b 0 37 ))
  (_version v32)
  (_time 1574826205167 2019.11.26 21:43:25)
  (_source (\./src/extSigno64b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573614234509)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{8~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . extSigno64b 1 -1
  )
)
V 000047 55 1538          1574826205201 mux64b
(_unit VHDL (mux64b 0 29 (mux64b 0 39 ))
  (_version v32)
  (_time 1574826205197 2019.11.26 21:43:25)
  (_source (\./src/mux64b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573616080275)
    (_use )
  )
  (_object
    (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Salida ~std_logic_vector{63~downto~0}~124 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux64b 1 -1
  )
)
I 000046 55 2060          1574826205238 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1574826205237 2019.11.26 21:43:25)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574556945057)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
I 000048 55 16848         1574826205271 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1574826205267 2019.11.26 21:43:25)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~135 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6)(5))(_sensitivity(4)(3)(2)(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . memdata 1 -1
  )
)
V 000053 55 1499          1574826205301 extSignoI64b
(_unit VHDL (extsignoi64b 0 29 (extsignoi64b 0 37 ))
  (_version v32)
  (_time 1574826205297 2019.11.26 21:43:25)
  (_source (\./src/extSignoI64b.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574339150832)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{11~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . extSignoI64b 1 -1
  )
)
V 000053 55 1501          1574826205338 extcorr2bits
(_unit VHDL (extcorr2bits 0 31 (extcorr2bits 0 39 ))
  (_version v32)
  (_time 1574826205337 2019.11.26 21:43:25)
  (_source (\./src/extcorr2bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574738315687)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{18~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{18~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . extcorr2bits 1 -1
  )
)
V 000045 55 1467          1574826205361 suma
(_unit VHDL (suma 0 29 (suma 0 38 ))
  (_version v32)
  (_time 1574826205357 2019.11.26 21:43:25)
  (_source (\./src/suma.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574769144286)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal A ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal B ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Salida ~std_logic_vector{63~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . suma 1 -1
  )
)
I 000050 55 1713          1574826205391 ext26bits
(_unit VHDL (ext26bits 0 30 (ext26bits 0 38 ))
  (_version v32)
  (_time 1574826205387 2019.11.26 21:43:25)
  (_source (\./src/ext26bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574770322079)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{25~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{25~downto~0}~13 0 39 (_architecture (_uni ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2)(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ext26bits 1 -1
  )
)
V 000047 55 1041          1574826205430 branch
(_unit VHDL (branch 0 29 (branch 0 39 ))
  (_version v32)
  (_time 1574826205427 2019.11.26 21:43:25)
  (_source (\./src/branch.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772654202)
    (_use )
  )
  (_object
    (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . branch 1 -1
  )
)
I 000048 55 3123          1574826542412 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574826542411 2019.11.26 21:49:02)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(13)(1)(5)(7)(12)(11)(9)(3)(6)(8)(10)(4)(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (3 2 3 3 2 3 2 2 )
    (2 3 3 3 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000046 55 2199          1574826895708 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1574826895707 2019.11.26 21:54:55)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574556945057)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3)(4))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
I 000048 55 8960          1574827051271 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574827051268 2019.11.26 21:57:31)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
V 000051 55 26857         1574827067350 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574827067349 2019.11.26 21:57:47)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 210 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 218 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 228 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 236 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 253 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 261 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 285 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 293 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(NET10423))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 309 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 317 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 325 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 333 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 339 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 346 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 377 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 385 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 391 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET10423))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 419 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 435 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 451 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 465 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 473 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET10423 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 199 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 200 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 201 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_process
      (line__485(_architecture 0 0 485 (_assignment (_simple)(_target(38)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 8960          1574829190457 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574829190456 2019.11.26 22:33:10)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1574829380718 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574829380715 2019.11.26 22:36:20)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1574830547582 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574830547579 2019.11.26 22:55:47)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
V 000050 55 1475          1574831162441 ext26bits
(_unit VHDL (ext26bits 0 30 (ext26bits 0 38 ))
  (_version v32)
  (_time 1574831162438 2019.11.26 23:06:02)
  (_source (\./src/ext26bits.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574770322079)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal entrada ~std_logic_vector{25~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal salida ~std_logic_vector{63~downto~0}~12 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ext26bits 1 -1
  )
)
I 000048 55 3308          1574831631625 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574831631622 2019.11.26 23:13:51)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~5}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 5))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(13)(2)(7)(4)(9)(10)(3)(5)(12)(6)(8)(11)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (3 2 3 3 2 3 2 2 )
    (2 3 3 3 )
    (2 2 2 3 3 2 )
    (2 3 3 3 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 3308          1574832145430 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574832145427 2019.11.26 23:22:25)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~5}~13 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 5))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(3)(7)(8)(12)(4)(6)(2)(11)(9)(1)(5)(10)(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (3 2 3 3 2 3 2 2 )
    (2 3 3 3 )
    (2 2 2 3 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 8960          1574835525461 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574835525458 2019.11.27 00:18:45)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 3730          1574835527451 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574835527448 2019.11.27 00:18:47)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~132 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~5}~13 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 5))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~5}~133 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 5))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(3)(5)(8)(4)(6)(11)(12)(10)(1)(7)(2)(9)(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (3 2 3 3 2 3 2 2 )
    (2 3 3 3 )
    (3 2 3 3 2 3 2 3 )
    (2 3 3 3 )
    (2 2 2 3 2 3 )
    (2 3 3 3 )
    (3 2 2 3 2 3 )
    (2 3 3 3 )
    (3 3 2 3 2 3 3 2 2 2 2 )
    (2 3 3 3 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 3730          1574835845407 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574835845404 2019.11.27 00:24:05)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~132 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~5}~13 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 5))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~5}~133 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 5))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(8)(1)(4)(10)(11)(12)(5)(3)(7)(9)(2)(6)(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (3 2 3 3 2 3 2 2 )
    (2 3 3 3 )
    (3 2 3 3 2 3 2 3 )
    (2 3 3 3 )
    (2 2 2 3 2 3 )
    (2 3 3 3 )
    (3 2 2 3 2 3 )
    (2 3 3 3 )
    (3 3 2 3 2 3 3 2 2 2 2 )
    (2 3 3 3 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
V 000051 55 26844         1574836076890 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574836076889 2019.11.27 00:27:56)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 210 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 218 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 228 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 236 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 253 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 261 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 285 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(NET13337))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 293 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(NET13337))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 309 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 317 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 325 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 333 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 339 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 346 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 377 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 385 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 391 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET13337))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 419 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 435 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 451 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 465 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 473 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET13337 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 199 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 200 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 201 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_process
      (line__485(_architecture 0 0 485 (_assignment (_simple)(_target(38)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 8960          1574837930182 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574837930179 2019.11.27 00:58:50)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1574838495429 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574838495426 2019.11.27 01:08:15)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1574838676991 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574838676988 2019.11.27 01:11:16)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 16848         1574839000654 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1574839000651 2019.11.27 01:16:40)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~135 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2)(3)(4))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . memdata 1 -1
  )
)
I 000048 55 8960          1574839027924 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574839027923 2019.11.27 01:17:07)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
V 000051 55 26857         1574839032234 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574839032233 2019.11.27 01:17:12)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 210 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 218 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 228 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 236 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 253 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 261 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 285 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(Dangling_Input_Signal))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 293 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(NET10423))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 309 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 317 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 325 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 333 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 339 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 346 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 377 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 385 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 391 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET10423))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 419 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 435 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 451 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 465 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 473 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET10423 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 199 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 200 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 201 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_process
      (line__485(_architecture 0 0 485 (_assignment (_simple)(_target(38)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 8960          1574839100951 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574839100948 2019.11.27 01:18:20)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
V 000051 55 26844         1574839614210 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574839614209 2019.11.27 01:26:54)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 210 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 218 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 228 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 236 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 253 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 261 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 285 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(NET13964))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 293 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(NET13964))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 309 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 317 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 325 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 333 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 339 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 346 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 377 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 385 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 391 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET13964))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 419 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 435 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 451 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 465 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 473 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET13964 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 199 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 200 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 201 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_process
      (line__485(_architecture 0 0 485 (_assignment (_simple)(_target(38)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 8960          1574839807565 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574839807564 2019.11.27 01:30:07)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 17104         1574840060177 regFile
(_unit VHDL (regfile 0 29 (regfile 0 43 ))
  (_version v32)
  (_time 1574840060176 2019.11.27 01:34:20)
  (_source (\./src/regFile.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573535719035)
    (_use )
  )
  (_object
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rw ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{63~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{63~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 44 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registros memoria 0 45 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(7)(8)(6))(_sensitivity(3)(2)(0)(1)(4))(_read(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . regFile 1 -1
  )
)
I 000048 55 3730          1574840198639 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574840198639 2019.11.27 01:36:38)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~132 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~5}~13 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 5))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~5}~133 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 5))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(1)(8)(5)(7)(9)(10)(2)(3)(6)(4)(12)(11)(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (3 2 3 3 2 3 2 2 )
    (2 3 3 3 )
    (3 2 3 3 2 3 2 3 )
    (2 3 3 3 )
    (2 2 2 3 2 3 )
    (2 3 3 3 )
    (3 2 2 3 2 3 )
    (2 3 3 3 )
    (3 3 2 3 2 3 3 2 2 2 2 )
    (2 3 3 3 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
V 000051 55 26844         1574882550762 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 32 ))
  (_version v32)
  (_time 1574882550761 2019.11.27 13:22:30)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573527159045)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 127 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 128 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 130 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 105 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 107 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 108 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 119 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 120 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 122 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 97 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 98 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 85 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 86 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 147 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 148 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 150 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 39 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 155 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 156 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 157 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 79 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 80 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 113 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 114 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 61 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 62 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 136 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 137 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 138 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 140 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 141 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 142 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 91 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 92 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 44 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 45 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 47 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 210 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 218 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 228 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 236 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 253 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 261 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 285 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(NET13964))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 293 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B(4))(Dangling_Input_Signal))
      ((B(3))(Dangling_Input_Signal))
      ((B(2))(Dangling_Input_Signal))
      ((B(1))(Dangling_Input_Signal))
      ((B(0))(Dangling_Input_Signal))
      ((Reg2Loc)(NET13964))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 309 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 317 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 325 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 333 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 339 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 346 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 377 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 385 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 391 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET13964))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 419 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 435 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 451 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 465 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 473 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 162 (_architecture ((i 4)))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET13964 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 178 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 179 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 198 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 199 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 200 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 200 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 201 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 204 (_architecture (_uni ))))
    (_process
      (line__485(_architecture 0 0 485 (_assignment (_simple)(_target(38)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Procesador 1 -1
  )
)
I 000048 55 8960          1574884287138 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574884287135 2019.11.27 13:51:27)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
V 000051 55 26515         1574885012462 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 33 ))
  (_version v32)
  (_time 1574885012461 2019.11.27 14:03:32)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574885012400)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 128 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 131 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 106 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 108 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 109 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 120 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 121 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 123 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 98 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 99 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 86 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 87 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 148 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 149 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 151 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 40 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 156 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 157 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 158 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 81 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 114 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 115 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 62 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 63 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 75 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 137 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 138 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 139 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 141 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 142 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 143 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 92 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 93 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 46 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 48 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 205 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 213 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 223 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 231 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 248 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 256 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 280 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(NET13964))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 288 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B)(X30))
      ((Reg2Loc)(NET13964))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 300 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 308 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 316 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 324 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 330 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 337 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 368 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 376 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 382 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET13964))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 410 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 426 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 442 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 456 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 464 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal X30 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 164 (_architecture (_uni ))))
    (_signal (_internal NET13964 ~extieee.std_logic_1164.std_logic 0 165 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 178 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 178 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 198 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 199 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000048 55 17104         1574885547031 regFile
(_unit VHDL (regfile 0 29 (regfile 0 43 ))
  (_version v32)
  (_time 1574885547030 2019.11.27 14:12:27)
  (_source (\./src/regFile.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573535719035)
    (_use )
  )
  (_object
    (_port (_internal w ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r1 ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal r2 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rw ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read1 ~std_logic_vector{63~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal read2 ~std_logic_vector{63~downto~0}~128 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 44 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Registros memoria 0 45 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(7)(8)(6))(_sensitivity(4)(2)(1)(3)(0))(_read(8)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . regFile 1 -1
  )
)
V 000051 55 26515         1574885551891 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 33 ))
  (_version v32)
  (_time 1574885551905 2019.11.27 14:12:31)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574885012400)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 128 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 131 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 106 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 108 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 109 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 120 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 121 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 123 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 98 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 99 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 86 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 87 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 148 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 149 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 151 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 40 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 156 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 157 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 158 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 81 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 114 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 115 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 62 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 63 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 75 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 137 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 138 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 139 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 141 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 142 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 143 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 92 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 93 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 46 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 48 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 205 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 213 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 223 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 231 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 248 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 256 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 280 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(NET13964))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 288 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B)(X30))
      ((Reg2Loc)(NET13964))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 300 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 308 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 316 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 324 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 330 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 337 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 368 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 376 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 382 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET13964))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 410 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 426 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 442 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 456 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 464 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal X30 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 164 (_architecture (_uni ))))
    (_signal (_internal NET13964 ~extieee.std_logic_1164.std_logic 0 165 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 178 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 178 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 198 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 199 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 26515         1574885567596 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 33 ))
  (_version v32)
  (_time 1574885567595 2019.11.27 14:12:47)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574885012400)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 128 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 131 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 106 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 108 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 109 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 120 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 121 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 123 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 98 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 99 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 86 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 87 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 148 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 149 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 151 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 40 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 156 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 157 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 158 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 81 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 114 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 115 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 62 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 63 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 75 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 137 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 138 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 139 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 141 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 142 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 143 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 92 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 93 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 46 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 48 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 205 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS7324))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 213 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 223 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 231 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 248 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 256 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 280 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS7592))
      ((ctrl)(NET13964))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 288 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B)(X30))
      ((Reg2Loc)(NET13964))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 300 (_component mux64b )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 308 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 316 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 324 (_component add4 )
    (_port
      ((PcIn)(BUS7324))
      ((PcOut)(BUS7592))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 330 (_component suma )
    (_port
      ((A)(BUS7592))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 337 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 368 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 376 (_component meminst )
    (_port
      ((addr)(BUS7324))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 382 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET13964))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 410 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 426 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 442 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 456 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 464 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal X30 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 164 (_architecture (_uni ))))
    (_signal (_internal NET13964 ~extieee.std_logic_1164.std_logic 0 165 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 178 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 178 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 180 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 188 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_signal (_internal BUS7324 ~std_logic_vector{63~downto~0}~1360 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7592 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 198 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 199 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 26524         1574907841620 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 33 ))
  (_version v32)
  (_time 1574907841619 2019.11.27 20:24:01)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574885012400)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 128 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 131 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 106 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 108 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 109 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 120 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 121 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 123 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 98 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 99 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 86 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 87 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 148 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 149 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 151 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 40 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 156 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 157 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 158 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 81 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 114 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 115 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 62 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 63 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 75 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 137 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 138 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 139 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 141 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 142 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 143 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 92 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 93 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 46 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 48 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 205 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS15111))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 213 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 223 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 231 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 248 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 256 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 280 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS15095))
      ((ctrl)(NET13964))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 288 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B)(X30))
      ((Reg2Loc)(NET13964))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 300 (_component mux64b )
    (_port
      ((A)(BUS15095))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 308 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 316 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 324 (_component add4 )
    (_port
      ((PcIn)(BUS15111))
      ((PcOut)(BUS15095))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 330 (_component suma )
    (_port
      ((A)(BUS15111))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 337 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 368 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 376 (_component meminst )
    (_port
      ((addr)(BUS15111))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 382 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET13964))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 410 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 426 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 442 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 456 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 464 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal X30 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 164 (_architecture (_uni ))))
    (_signal (_internal NET13964 ~extieee.std_logic_1164.std_logic 0 165 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 178 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS15095 ~std_logic_vector{63~downto~0}~1360 0 178 (_architecture (_uni ))))
    (_signal (_internal BUS15111 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 198 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 199 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 26524         1574907909073 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 33 ))
  (_version v32)
  (_time 1574907909072 2019.11.27 20:25:09)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574885012400)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 128 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 131 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 106 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 108 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 109 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 120 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 121 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 123 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 98 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 99 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 86 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 87 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 148 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 149 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 151 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 40 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 156 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 157 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 158 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 81 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 114 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 115 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 62 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 63 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 75 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 137 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 138 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 139 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 141 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 142 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 143 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 92 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 93 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 46 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 48 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 205 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS15111))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 213 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 223 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 231 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 248 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 256 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 280 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS15095))
      ((ctrl)(NET13964))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 288 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B)(X30))
      ((Reg2Loc)(NET13964))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 300 (_component mux64b )
    (_port
      ((A)(BUS15095))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 308 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 316 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 324 (_component add4 )
    (_port
      ((PcIn)(BUS15111))
      ((PcOut)(BUS15095))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 330 (_component suma )
    (_port
      ((A)(BUS15111))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 337 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 368 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 376 (_component meminst )
    (_port
      ((addr)(BUS15111))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 382 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET13964))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 410 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 426 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 442 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 456 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 464 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal X30 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 164 (_architecture (_uni ))))
    (_signal (_internal NET13964 ~extieee.std_logic_1164.std_logic 0 165 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 178 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS15095 ~std_logic_vector{63~downto~0}~1360 0 178 (_architecture (_uni ))))
    (_signal (_internal BUS15111 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 198 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 199 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 26524         1574908194656 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 33 ))
  (_version v32)
  (_time 1574908194655 2019.11.27 20:29:54)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574885012400)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 128 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 131 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 106 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 108 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 109 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 120 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 121 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 123 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 98 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 99 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 86 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 87 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 148 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 149 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 151 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 40 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 156 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 157 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 158 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 81 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 114 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 115 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 62 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 63 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 75 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 137 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 138 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 139 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 141 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 142 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 143 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 92 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 93 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 46 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 48 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 205 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS15111))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 213 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 223 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 231 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 248 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 256 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 280 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS15095))
      ((ctrl)(NET13964))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 288 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B)(X30))
      ((Reg2Loc)(NET13964))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 300 (_component mux64b )
    (_port
      ((A)(BUS15095))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 308 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 316 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 324 (_component add4 )
    (_port
      ((PcIn)(BUS15111))
      ((PcOut)(BUS15095))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 330 (_component suma )
    (_port
      ((A)(BUS15111))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 337 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 368 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 376 (_component meminst )
    (_port
      ((addr)(BUS15111))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 382 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET13964))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 410 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 426 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 442 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 456 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 464 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal X30 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 164 (_architecture (_uni ))))
    (_signal (_internal NET13964 ~extieee.std_logic_1164.std_logic 0 165 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 178 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS15095 ~std_logic_vector{63~downto~0}~1360 0 178 (_architecture (_uni ))))
    (_signal (_internal BUS15111 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 198 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 199 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 8960          1574908540107 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574908540104 2019.11.27 20:35:40)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1574908566931 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574908566930 2019.11.27 20:36:06)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1574909080742 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574909080739 2019.11.27 20:44:40)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1574916745766 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574916745779 2019.11.27 22:52:25)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__75(_architecture 0 0 75 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
V 000048 55 16848         1574945403969 memdata
(_unit VHDL (memdata 0 29 (memdata 0 41 ))
  (_version v32)
  (_time 1574945403969 2019.11.28 06:50:03)
  (_source (\./src/memdata.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573621436005)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addres ~std_logic_vector{63~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{63~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal ReadData ~std_logic_vector{63~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal memoria 0 42 (_array ~std_logic_vector{63~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal memdata memoria 0 43 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{7~downto~3}~135 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 3))))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6)(5))(_sensitivity(0)(2)(3)(4)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_model . memdata 1 -1
  )
)
I 000046 55 2199          1574945406095 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1574945406095 2019.11.28 06:50:06)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574556945057)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
V 000051 55 26524         1574945412486 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 33 ))
  (_version v32)
  (_time 1574945412485 2019.11.28 06:50:12)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574885012400)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 128 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 131 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 106 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 108 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 109 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 120 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 121 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 123 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 98 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 99 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 86 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 87 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 148 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 149 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 151 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 40 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 156 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 157 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 158 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 81 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 114 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 115 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 62 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 63 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 75 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 137 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 138 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 139 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 141 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 142 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 143 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 92 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 93 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 46 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 48 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 205 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS15111))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 213 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 223 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 231 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 248 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 256 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 280 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS15095))
      ((ctrl)(NET13964))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 288 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B)(X30))
      ((Reg2Loc)(NET13964))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 300 (_component mux64b )
    (_port
      ((A)(BUS15095))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 308 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 316 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 324 (_component add4 )
    (_port
      ((PcIn)(BUS15111))
      ((PcOut)(BUS15095))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 330 (_component suma )
    (_port
      ((A)(BUS15111))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 337 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 368 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 376 (_component meminst )
    (_port
      ((addr)(BUS15111))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 382 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET13964))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 410 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 426 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 442 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 456 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 464 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Zero)(Zero))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal X30 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 164 (_architecture (_uni ))))
    (_signal (_internal NET13964 ~extieee.std_logic_1164.std_logic 0 165 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 178 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS15095 ~std_logic_vector{63~downto~0}~1360 0 178 (_architecture (_uni ))))
    (_signal (_internal BUS15111 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 198 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 199 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 2553          1574945727370 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1574945727369 2019.11.28 06:55:27)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574556945057)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{63~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5)(3)(4))(_sensitivity(0)(2)(1))(_read(5)))))
      (line__68(_architecture 1 0 68 (_assignment (_simple)(_alias((Result)(aux)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 2 -1
  )
)
I 000048 55 8960          1574945929406 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574945929405 2019.11.28 06:58:49)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__82(_architecture 0 0 82 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1574946099563 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574946099560 2019.11.28 07:01:39)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__82(_architecture 0 0 82 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000046 55 2437          1574946170663 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1574946170662 2019.11.28 07:02:50)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574556945057)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{63~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
I 000046 55 2437          1574946255539 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1574946255538 2019.11.28 07:04:15)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574946255507)
    (_use )
  )
  (_object
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{63~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5)(4)(0))(_sensitivity(3)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
V 000051 55 26524         1574946270028 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 33 ))
  (_version v32)
  (_time 1574946270027 2019.11.28 07:04:30)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574885012400)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 128 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 131 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 106 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 108 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 109 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 120 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 121 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 123 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 98 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 99 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 86 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 87 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 148 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 149 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 151 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 40 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 156 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 157 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 158 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 81 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 114 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 115 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 62 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 63 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 75 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 137 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 138 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 139 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 141 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 142 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 143 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 92 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 93 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 46 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 48 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 205 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS15111))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 213 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 223 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 231 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 248 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 256 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 280 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS15095))
      ((ctrl)(NET13964))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 288 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B)(X30))
      ((Reg2Loc)(NET13964))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 300 (_component mux64b )
    (_port
      ((A)(BUS15095))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 308 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 316 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 324 (_component add4 )
    (_port
      ((PcIn)(BUS15111))
      ((PcOut)(BUS15095))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 330 (_component suma )
    (_port
      ((A)(BUS15111))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 337 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 368 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 376 (_component meminst )
    (_port
      ((addr)(BUS15111))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 382 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET13964))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 410 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 426 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 442 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 456 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 464 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((Zero)(Zero))
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal X30 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 164 (_architecture (_uni ))))
    (_signal (_internal NET13964 ~extieee.std_logic_1164.std_logic 0 165 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 178 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS15095 ~std_logic_vector{63~downto~0}~1360 0 178 (_architecture (_uni ))))
    (_signal (_internal BUS15111 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 198 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 199 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 2437          1574946414262 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1574946414261 2019.11.28 07:06:54)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574946255507)
    (_use )
  )
  (_object
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{63~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5)(0)(4))(_sensitivity(2)(1)(3))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
I 000046 55 2405          1574948009232 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1574948009231 2019.11.28 07:33:29)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574946255507)
    (_use )
  )
  (_object
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{63~downto~0}~13 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5)(4)(0))(_sensitivity(3)(2)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
I 000048 55 8960          1574948321970 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574948321969 2019.11.28 07:38:41)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__82(_architecture 0 0 82 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 3730          1574948800155 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574948800155 2019.11.28 07:46:40)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~132 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~5}~13 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 5))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~5}~133 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 5))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(4)(7)(11)(3)(6)(1)(10)(9)(12)(5)(8)(2)(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (3 2 3 3 2 3 2 2 )
    (2 3 3 3 )
    (3 2 3 3 2 3 2 3 )
    (2 3 3 3 )
    (2 2 2 3 2 3 )
    (2 3 3 3 )
    (3 2 2 3 2 3 )
    (2 3 3 3 )
    (3 3 2 3 2 3 3 2 2 2 2 )
    (2 3 3 3 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 3730          1574948874418 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574948874417 2019.11.28 07:47:54)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~132 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~5}~13 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 5))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~5}~133 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 5))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(13)(4)(9)(7)(12)(1)(2)(3)(5)(10)(11)(6)(8))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (3 2 3 3 2 3 2 2 )
    (2 3 3 3 )
    (3 2 3 3 2 3 2 3 )
    (2 3 3 3 )
    (2 2 2 3 2 3 )
    (2 3 3 3 )
    (3 2 2 3 2 3 )
    (2 3 3 3 )
    (3 3 2 3 2 3 3 2 2 2 2 )
    (2 3 3 3 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000046 55 2167          1574949282116 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1574949282115 2019.11.28 07:54:42)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574946255507)
    (_use )
  )
  (_object
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(0)(4))(_sensitivity(2)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
V 000048 55 3730          1574950473614 control
(_unit VHDL (control 0 29 (control 0 49 ))
  (_version v32)
  (_time 1574950473611 2019.11.28 08:14:33)
  (_source (\./src/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574772105309)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{10~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{10~downto~0}~12 0 31 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal CBZ ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal CBNZ ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
    (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ALUop ~std_logic_vector{3~downto~0}~12 0 44 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~1}~131 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~3}~132 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 3))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~5}~13 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 5))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~12{10~downto~5}~133 0 189 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 5))))))
    (_process
      (line__51(_architecture 0 0 51 (_process (_simple)(_target(13)(8)(12)(1)(4)(9)(5)(2)(6)(11)(3)(10)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 2 2 2 2 3 2 )
    (2 2 3 2 )
    (3 3 3 3 3 2 2 2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 3 2 3 3 2 2 2 )
    (2 2 3 2 )
    (3 3 2 2 3 2 3 3 2 2 2 )
    (2 3 3 2 )
    (3 2 2 3 2 2 2 3 2 2 )
    (2 2 3 2 )
    (3 3 2 3 2 2 2 3 2 2 )
    (2 3 3 2 )
    (3 2 3 3 2 3 2 2 )
    (2 3 3 3 )
    (3 2 3 3 2 3 2 3 )
    (2 3 3 3 )
    (2 2 2 3 2 3 )
    (2 3 3 3 )
    (3 2 2 3 2 3 )
    (2 3 3 3 )
    (3 3 2 3 2 3 3 2 2 2 2 )
    (2 3 3 3 )
    (2 2 2 2 )
  )
  (_model . control 1 -1
  )
)
I 000048 55 8960          1574951369577 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1574951369576 2019.11.28 08:29:29)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__82(_architecture 0 0 82 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
V 000051 55 26524         1574979832764 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 33 ))
  (_version v32)
  (_time 1574979832763 2019.11.28 16:23:52)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574885012400)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 128 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 131 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 106 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 108 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 109 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 120 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 121 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 123 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 98 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 99 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 86 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 87 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 148 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 149 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 151 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 40 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 156 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 157 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 158 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 81 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 114 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 115 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 62 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 63 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 75 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 137 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 138 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 139 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 141 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 142 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 143 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 92 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 93 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 46 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 48 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 205 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS15111))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 213 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 223 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 231 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 248 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 256 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 280 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS15095))
      ((ctrl)(NET13964))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 288 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B)(X30))
      ((Reg2Loc)(NET13964))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 300 (_component mux64b )
    (_port
      ((A)(BUS15095))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 308 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 316 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 324 (_component add4 )
    (_port
      ((PcIn)(BUS15111))
      ((PcOut)(BUS15095))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 330 (_component suma )
    (_port
      ((A)(BUS15111))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 337 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 368 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 376 (_component meminst )
    (_port
      ((addr)(BUS15111))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 382 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET13964))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 410 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 426 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 442 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 456 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 464 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((Zero)(Zero))
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal X30 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 164 (_architecture (_uni ))))
    (_signal (_internal NET13964 ~extieee.std_logic_1164.std_logic 0 165 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 178 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS15095 ~std_logic_vector{63~downto~0}~1360 0 178 (_architecture (_uni ))))
    (_signal (_internal BUS15111 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 198 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 199 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000046 55 2847          1574980512056 ALU64
(_unit VHDL (alu64 0 29 (alu64 0 40 ))
  (_version v32)
  (_time 1574980512055 2019.11.28 16:35:12)
  (_source (\./src/ALU64.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574946255507)
    (_use )
  )
  (_object
    (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In0 ~std_logic_vector{63~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal In1 ~std_logic_vector{63~downto~0}~122 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ctrl ~std_logic_vector{3~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal Result ~std_logic_vector{63~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(4)(0))(_sensitivity(3)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU64 1 -1
  )
)
I 000048 55 8960          1575056160188 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1575056160219 2019.11.29 13:36:00)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__82(_architecture 0 0 82 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
I 000048 55 8960          1575108886096 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1575108886095 2019.11.30 04:14:46)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__82(_architecture 0 0 82 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
V 000048 55 8960          1575110367604 memInst
(_unit VHDL (meminst 0 29 (meminst 0 36 ))
  (_version v32)
  (_time 1575110367601 2019.11.30 04:39:27)
  (_source (\./src/memInst.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1573532705628)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{63~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_port (_internal addr ~std_logic_vector{63~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoria 0 37 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal Instrucciones memoria 0 38 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~~std_logic_vector{63~downto~0}~12{6~downto~2}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 2))))))
    (_process
      (line__82(_architecture 0 0 82 (_process (_simple)(_target(1))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memInst 1 -1
  )
)
V 000051 55 26524         1575110371113 Procesador
(_unit VHDL (procesador 0 25 (procesador 0 33 ))
  (_version v32)
  (_time 1575110371112 2019.11.30 04:39:31)
  (_source (\./compile/Procesador.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1574885012400)
    (_use )
  )
  (_component
    (pc
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~1334 0 128 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 130 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~1336 0 131 (_entity (_out ))))
      )
    )
    (memdata
      (_object
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 104 (_entity (_in ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 105 (_entity (_in ))))
        (_port (_internal addres ~std_logic_vector{63~downto~0}~1320 0 106 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 107 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1322 0 108 (_entity (_in ))))
        (_port (_internal ReadData ~std_logic_vector{63~downto~0}~1324 0 109 (_entity (_out ))))
      )
    )
    (mux64b
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1328 0 120 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1330 0 121 (_entity (_in ))))
        (_port (_internal ctrl ~extieee.std_logic_1164.std_logic 0 122 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1332 0 123 (_entity (_out ))))
      )
    )
    (extSignoI64b
      (_object
        (_port (_internal entrada ~std_logic_vector{11~downto~0}~13 0 98 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1318 0 99 (_entity (_out ))))
      )
    )
    (extcorr2bits
      (_object
        (_port (_internal entrada ~std_logic_vector{18~downto~0}~13 0 86 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1314 0 87 (_entity (_out ))))
      )
    )
    (regMux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 148 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 149 (_entity (_in ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_port (_internal Sal ~std_logic_vector{4~downto~0}~1352 0 151 (_entity (_out ))))
      )
    )
    (add4
      (_object
        (_port (_internal PcIn ~std_logic_vector{63~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal PcOut ~std_logic_vector{63~downto~0}~132 0 40 (_entity (_out ))))
      )
    )
    (suma
      (_object
        (_port (_internal A ~std_logic_vector{63~downto~0}~1354 0 156 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{63~downto~0}~1356 0 157 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1358 0 158 (_entity (_out ))))
      )
    )
    (ext26bits
      (_object
        (_port (_internal entrada ~std_logic_vector{25~downto~0}~13 0 80 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1312 0 81 (_entity (_out ))))
      )
    )
    (branch
      (_object
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal salida ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
      )
    )
    (meminst
      (_object
        (_port (_internal addr ~std_logic_vector{63~downto~0}~1326 0 114 (_entity (_in ))))
        (_port (_internal instr ~std_logic_vector{31~downto~0}~13 0 115 (_entity (_out ))))
      )
    )
    (control
      (_object
        (_port (_internal opcode ~std_logic_vector{10~downto~0}~13 0 62 (_entity (_in ))))
        (_port (_internal ALUop ~std_logic_vector{3~downto~0}~1310 0 63 (_entity (_out ))))
        (_port (_internal ALUsrc ~extieee.std_logic_1164.std_logic 0 64 (_entity (_out ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
        (_port (_internal BL ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
        (_port (_internal BR ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
        (_port (_internal cbnz ~extieee.std_logic_1164.std_logic 0 68 (_entity (_out ))))
        (_port (_internal cbz ~extieee.std_logic_1164.std_logic 0 69 (_entity (_out ))))
        (_port (_internal Mem2Reg ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal Reg2Loc ~extieee.std_logic_1164.std_logic 0 71 (_entity (_out ))))
        (_port (_internal extSig ~extieee.std_logic_1164.std_logic 0 72 (_entity (_out ))))
        (_port (_internal memRead ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal memWrite ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 75 (_entity (_out ))))
      )
    )
    (regfile
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal r1 ~std_logic_vector{4~downto~0}~13 0 137 (_entity (_in ))))
        (_port (_internal r2 ~std_logic_vector{4~downto~0}~1338 0 138 (_entity (_in ))))
        (_port (_internal rw ~std_logic_vector{4~downto~0}~1340 0 139 (_entity (_in ))))
        (_port (_internal w ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal writeData ~std_logic_vector{63~downto~0}~1342 0 141 (_entity (_in ))))
        (_port (_internal read1 ~std_logic_vector{63~downto~0}~1344 0 142 (_entity (_out ))))
        (_port (_internal read2 ~std_logic_vector{63~downto~0}~1346 0 143 (_entity (_out ))))
      )
    )
    (extSigno64b
      (_object
        (_port (_internal entrada ~std_logic_vector{8~downto~0}~13 0 92 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{63~downto~0}~1316 0 93 (_entity (_out ))))
      )
    )
    (alu64
      (_object
        (_port (_internal In0 ~std_logic_vector{63~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal In1 ~std_logic_vector{63~downto~0}~136 0 46 (_entity (_in ))))
        (_port (_internal ctrl ~std_logic_vector{3~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Result ~std_logic_vector{63~downto~0}~138 0 48 (_entity (_out ))))
        (_port (_internal Zero ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 205 (_component pc )
    (_port
      ((PcIn)(BUS7153))
      ((clk)(clk))
      ((rst)(rst))
      ((PcOut)(BUS15111))
    )
    (_use (_entity . pc)
      (_port
        ((rst)(rst))
        ((clk)(clk))
        ((PCin)(PcIn))
        ((PCout)(PcOut))
      )
    )
  )
  (_instantiation U10 0 213 (_component memdata )
    (_port
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((addres)(BUS3893))
      ((clk)(clk))
      ((writeData)(BUS9413))
      ((ReadData)(BUS3875))
    )
    (_use (_entity . memdata)
      (_port
        ((clk)(clk))
        ((MemWrite)(memWrite))
        ((MemRead)(memRead))
        ((addres)(addres))
        ((writeData)(writeData))
        ((ReadData)(ReadData))
      )
    )
  )
  (_instantiation U11 0 223 (_component mux64b )
    (_port
      ((A)(BUS3893))
      ((B)(BUS3875))
      ((ctrl)(NET3962))
      ((salida)(BUS6451))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U12 0 231 (_component extSignoI64b )
    (_port
      ((entrada(11))(Inst(21)))
      ((entrada(10))(Inst(20)))
      ((entrada(9))(Inst(19)))
      ((entrada(8))(Inst(18)))
      ((entrada(7))(Inst(17)))
      ((entrada(6))(Inst(16)))
      ((entrada(5))(Inst(15)))
      ((entrada(4))(Inst(14)))
      ((entrada(3))(Inst(13)))
      ((entrada(2))(Inst(12)))
      ((entrada(1))(Inst(11)))
      ((entrada(0))(Inst(10)))
      ((salida)(BUS5856))
    )
    (_use (_entity . extsignoi64b)
    )
  )
  (_instantiation U13 0 248 (_component mux64b )
    (_port
      ((A)(BUS5848))
      ((B)(BUS5856))
      ((ctrl)(NET5940))
      ((salida)(BUS5901))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U14 0 256 (_component extcorr2bits )
    (_port
      ((entrada(18))(Inst(23)))
      ((entrada(17))(Inst(22)))
      ((entrada(16))(Inst(21)))
      ((entrada(15))(Inst(20)))
      ((entrada(14))(Inst(19)))
      ((entrada(13))(Inst(18)))
      ((entrada(12))(Inst(17)))
      ((entrada(11))(Inst(16)))
      ((entrada(10))(Inst(15)))
      ((entrada(9))(Inst(14)))
      ((entrada(8))(Inst(13)))
      ((entrada(7))(Inst(12)))
      ((entrada(6))(Inst(11)))
      ((entrada(5))(Inst(10)))
      ((entrada(4))(Inst(9)))
      ((entrada(3))(Inst(8)))
      ((entrada(2))(Inst(7)))
      ((entrada(1))(Inst(6)))
      ((entrada(0))(Inst(5)))
      ((salida)(BUS7562))
    )
    (_use (_entity . extcorr2bits)
    )
  )
  (_instantiation U15 0 280 (_component mux64b )
    (_port
      ((A)(BUS6451))
      ((B)(BUS15095))
      ((ctrl)(NET13964))
      ((salida)(BUS6450))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U16 0 288 (_component regMux )
    (_port
      ((A(4))(Inst(4)))
      ((A(3))(Inst(3)))
      ((A(2))(Inst(2)))
      ((A(1))(Inst(1)))
      ((A(0))(Inst(0)))
      ((B)(X30))
      ((Reg2Loc)(NET13964))
      ((Sal)(BUS7090))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U17 0 300 (_component mux64b )
    (_port
      ((A)(BUS15095))
      ((B)(BUS7540))
      ((ctrl)(NET8305))
      ((salida)(BUS7627))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U18 0 308 (_component mux64b )
    (_port
      ((A)(BUS7627))
      ((B)(BUS7724))
      ((ctrl)(NET8430))
      ((salida)(BUS9650))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U19 0 316 (_component mux64b )
    (_port
      ((A)(BUS9650))
      ((B)(BUS9413))
      ((ctrl)(NET8354))
      ((salida)(BUS7153))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U2 0 324 (_component add4 )
    (_port
      ((PcIn)(BUS15111))
      ((PcOut)(BUS15095))
    )
    (_use (_entity . add4)
    )
  )
  (_instantiation U20 0 330 (_component suma )
    (_port
      ((A)(BUS15111))
      ((B)(BUS7562))
      ((salida)(BUS7540))
    )
    (_use (_entity . suma)
    )
  )
  (_instantiation U21 0 337 (_component ext26bits )
    (_port
      ((entrada(25))(Inst(25)))
      ((entrada(24))(Inst(24)))
      ((entrada(23))(Inst(23)))
      ((entrada(22))(Inst(22)))
      ((entrada(21))(Inst(21)))
      ((entrada(20))(Inst(20)))
      ((entrada(19))(Inst(19)))
      ((entrada(18))(Inst(18)))
      ((entrada(17))(Inst(17)))
      ((entrada(16))(Inst(16)))
      ((entrada(15))(Inst(15)))
      ((entrada(14))(Inst(14)))
      ((entrada(13))(Inst(13)))
      ((entrada(12))(Inst(12)))
      ((entrada(11))(Inst(11)))
      ((entrada(10))(Inst(10)))
      ((entrada(9))(Inst(9)))
      ((entrada(8))(Inst(8)))
      ((entrada(7))(Inst(7)))
      ((entrada(6))(Inst(6)))
      ((entrada(5))(Inst(5)))
      ((entrada(4))(Inst(4)))
      ((entrada(3))(Inst(3)))
      ((entrada(2))(Inst(2)))
      ((entrada(1))(Inst(1)))
      ((entrada(0))(Inst(0)))
      ((salida)(BUS7724))
    )
    (_use (_entity . ext26bits)
    )
  )
  (_instantiation U22 0 368 (_component branch )
    (_port
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Zero)(NET8211))
      ((salida)(NET8305))
    )
    (_use (_entity . branch)
      (_port
        ((cbz)(cbz))
        ((cbnz)(cbnz))
        ((zero)(Zero))
        ((salida)(salida))
      )
    )
  )
  (_instantiation U3 0 376 (_component meminst )
    (_port
      ((addr)(BUS15111))
      ((instr)(Inst))
    )
    (_use (_entity . meminst)
    )
  )
  (_instantiation U4 0 382 (_component control )
    (_port
      ((opcode(10))(Inst(31)))
      ((opcode(9))(Inst(30)))
      ((opcode(8))(Inst(29)))
      ((opcode(7))(Inst(28)))
      ((opcode(6))(Inst(27)))
      ((opcode(5))(Inst(26)))
      ((opcode(4))(Inst(25)))
      ((opcode(3))(Inst(24)))
      ((opcode(2))(Inst(23)))
      ((opcode(1))(Inst(22)))
      ((opcode(0))(Inst(21)))
      ((ALUop)(BUS2360))
      ((ALUsrc)(NET2038))
      ((B)(NET8430))
      ((BL)(NET13964))
      ((BR)(NET8354))
      ((cbnz)(NET8247))
      ((cbz)(NET8255))
      ((Mem2Reg)(NET3962))
      ((Reg2Loc)(NET1055))
      ((extSig)(NET5940))
      ((memRead)(NET2684))
      ((memWrite)(NET2690))
      ((regWrite)(NET626))
    )
    (_use (_entity . control)
      (_port
        ((opcode)(opcode))
        ((B)(B))
        ((BL)(BL))
        ((BR)(BR))
        ((CBZ)(cbz))
        ((CBNZ)(cbnz))
        ((memRead)(memRead))
        ((memWrite)(memWrite))
        ((regWrite)(regWrite))
        ((ALUsrc)(ALUsrc))
        ((Reg2Loc)(Reg2Loc))
        ((Mem2Reg)(Mem2Reg))
        ((extSig)(extSig))
        ((ALUop)(ALUop))
      )
    )
  )
  (_instantiation U5 0 410 (_component regfile )
    (_port
      ((clk)(clk))
      ((r1(4))(Inst(9)))
      ((r1(3))(Inst(8)))
      ((r1(2))(Inst(7)))
      ((r1(1))(Inst(6)))
      ((r1(0))(Inst(5)))
      ((r2)(sal2r2))
      ((rw)(BUS7090))
      ((w)(NET626))
      ((writeData)(BUS6450))
      ((read1)(BUS2296))
      ((read2)(BUS9413))
    )
    (_use (_entity . regfile)
      (_port
        ((w)(w))
        ((clk)(clk))
        ((r1)(r1))
        ((r2)(r2))
        ((rw)(rw))
        ((writeData)(writeData))
        ((read1)(read1))
        ((read2)(read2))
      )
    )
  )
  (_instantiation U6 0 426 (_component regMux )
    (_port
      ((A(4))(Inst(20)))
      ((A(3))(Inst(19)))
      ((A(2))(Inst(18)))
      ((A(1))(Inst(17)))
      ((A(0))(Inst(16)))
      ((B(4))(Inst(4)))
      ((B(3))(Inst(3)))
      ((B(2))(Inst(2)))
      ((B(1))(Inst(1)))
      ((B(0))(Inst(0)))
      ((Reg2Loc)(NET1055))
      ((Sal)(sal2r2))
    )
    (_use (_entity . regmux)
      (_port
        ((Reg2Loc)(Reg2Loc))
        ((A)(A))
        ((B)(B))
        ((Sal)(Sal))
      )
    )
  )
  (_instantiation U7 0 442 (_component extSigno64b )
    (_port
      ((entrada(8))(Inst(20)))
      ((entrada(7))(Inst(19)))
      ((entrada(6))(Inst(18)))
      ((entrada(5))(Inst(17)))
      ((entrada(4))(Inst(16)))
      ((entrada(3))(Inst(15)))
      ((entrada(2))(Inst(14)))
      ((entrada(1))(Inst(13)))
      ((entrada(0))(Inst(12)))
      ((salida)(BUS5848))
    )
    (_use (_entity . extsigno64b)
    )
  )
  (_instantiation U8 0 456 (_component mux64b )
    (_port
      ((A)(BUS9413))
      ((B)(BUS5901))
      ((ctrl)(NET2038))
      ((salida)(BUS2300))
    )
    (_use (_entity . mux64b)
      (_port
        ((ctrl)(ctrl))
        ((A)(A))
        ((B)(B))
        ((Salida)(salida))
      )
    )
  )
  (_instantiation U9 0 464 (_component alu64 )
    (_port
      ((In0)(BUS2296))
      ((In1)(BUS2300))
      ((ctrl)(BUS2360))
      ((Result)(BUS3893))
      ((Zero)(NET8211))
    )
    (_use (_entity . alu64)
      (_port
        ((Zero)(Zero))
        ((In0)(In0))
        ((In1)(In1))
        ((ctrl)(ctrl))
        ((Result)(Result))
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal X30 ~std_logic_vector{4~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~132 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{18~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 18)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1316 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1320 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1322 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1326 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1328 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1330 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1334 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1336 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 139 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1342 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1344 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1346 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1354 0 156 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1356 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1358 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal NET1055 ~extieee.std_logic_1164.std_logic 0 164 (_architecture (_uni ))))
    (_signal (_internal NET13964 ~extieee.std_logic_1164.std_logic 0 165 (_architecture (_uni ))))
    (_signal (_internal NET2038 ~extieee.std_logic_1164.std_logic 0 166 (_architecture (_uni ))))
    (_signal (_internal NET2684 ~extieee.std_logic_1164.std_logic 0 167 (_architecture (_uni ))))
    (_signal (_internal NET2690 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal NET3962 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal NET5940 ~extieee.std_logic_1164.std_logic 0 170 (_architecture (_uni ))))
    (_signal (_internal NET626 ~extieee.std_logic_1164.std_logic 0 171 (_architecture (_uni ))))
    (_signal (_internal NET8211 ~extieee.std_logic_1164.std_logic 0 172 (_architecture (_uni ))))
    (_signal (_internal NET8247 ~extieee.std_logic_1164.std_logic 0 173 (_architecture (_uni ))))
    (_signal (_internal NET8255 ~extieee.std_logic_1164.std_logic 0 174 (_architecture (_uni ))))
    (_signal (_internal NET8305 ~extieee.std_logic_1164.std_logic 0 175 (_architecture (_uni ))))
    (_signal (_internal NET8354 ~extieee.std_logic_1164.std_logic 0 176 (_architecture (_uni ))))
    (_signal (_internal NET8430 ~extieee.std_logic_1164.std_logic 0 177 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{63~downto~0}~1360 0 178 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 0))))))
    (_signal (_internal BUS15095 ~std_logic_vector{63~downto~0}~1360 0 178 (_architecture (_uni ))))
    (_signal (_internal BUS15111 ~std_logic_vector{63~downto~0}~1360 0 179 (_architecture (_uni ))))
    (_signal (_internal BUS2296 ~std_logic_vector{63~downto~0}~1360 0 180 (_architecture (_uni ))))
    (_signal (_internal BUS2300 ~std_logic_vector{63~downto~0}~1360 0 181 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1362 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS2360 ~std_logic_vector{3~downto~0}~1362 0 182 (_architecture (_uni ))))
    (_signal (_internal BUS3875 ~std_logic_vector{63~downto~0}~1360 0 183 (_architecture (_uni ))))
    (_signal (_internal BUS3893 ~std_logic_vector{63~downto~0}~1360 0 184 (_architecture (_uni ))))
    (_signal (_internal BUS5848 ~std_logic_vector{63~downto~0}~1360 0 185 (_architecture (_uni ))))
    (_signal (_internal BUS5856 ~std_logic_vector{63~downto~0}~1360 0 186 (_architecture (_uni ))))
    (_signal (_internal BUS5901 ~std_logic_vector{63~downto~0}~1360 0 187 (_architecture (_uni ))))
    (_signal (_internal BUS6450 ~std_logic_vector{63~downto~0}~1360 0 188 (_architecture (_uni ))))
    (_signal (_internal BUS6451 ~std_logic_vector{63~downto~0}~1360 0 189 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 190 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS7090 ~std_logic_vector{4~downto~0}~1364 0 190 (_architecture (_uni ))))
    (_signal (_internal BUS7153 ~std_logic_vector{63~downto~0}~1360 0 191 (_architecture (_uni ))))
    (_signal (_internal BUS7540 ~std_logic_vector{63~downto~0}~1360 0 192 (_architecture (_uni ))))
    (_signal (_internal BUS7562 ~std_logic_vector{63~downto~0}~1360 0 193 (_architecture (_uni ))))
    (_signal (_internal BUS7627 ~std_logic_vector{63~downto~0}~1360 0 194 (_architecture (_uni ))))
    (_signal (_internal BUS7724 ~std_logic_vector{63~downto~0}~1360 0 195 (_architecture (_uni ))))
    (_signal (_internal BUS9413 ~std_logic_vector{63~downto~0}~1360 0 196 (_architecture (_uni ))))
    (_signal (_internal BUS9650 ~std_logic_vector{63~downto~0}~1360 0 197 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 198 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal Inst ~std_logic_vector{31~downto~0}~1366 0 198 (_architecture (_uni ))))
    (_signal (_internal sal2r2 ~std_logic_vector{4~downto~0}~1364 0 199 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
