INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/Hardware/build/reports/krnl_lstm
	Log files: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/Hardware/build/logs/krnl_lstm
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/Hardware/build/krnl_lstm.xo.compile_summary, at Tue Mar 16 14:46:54 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Mar 16 14:46:54 2021
INFO: [v++ 60-895]   Target platform: /home/jrk/vivado/zc706/sdk/wksp1/zc706/export/zc706/zc706.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/jrk/vivado/zc706/sdk/wksp1/zc706/export/zc706/hw/zc706.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: zc706
INFO: [v++ 60-242] Creating kernel: 'krnl_lstm'

===>The following messages were generated while  performing high-level synthesis for kernel: krnl_lstm Log file: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/Hardware/build/krnl_lstm/krnl_lstm/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_144_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_144_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_144_1'.
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('p_in_load_1', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149) on array 'p_in' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_in'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop 'VITIS_LOOP_144_1'
INFO: [v++ 204-61] Pipelining function 'constructor'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'constructor'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_59_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_59_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_144_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_144_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_144_1'.
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('p_in_load_2', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149) on array 'p_in' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_in'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 17, loop 'VITIS_LOOP_144_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_59_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_59_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_144_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_144_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_144_1'.
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('p_in_load_2', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149) on array 'p_in' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_in'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 17, loop 'VITIS_LOOP_144_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_59_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_59_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_144_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_144_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_144_1'.
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('p_in_load_2', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149) on array 'p_in' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_in'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 17, loop 'VITIS_LOOP_144_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_59_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_59_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_144_1'.
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('p_in_load_2', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149) on array 'p_in' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'p_in'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 17, loop 'VITIS_LOOP_144_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_144_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_144_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_51_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, loop 'VITIS_LOOP_51_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_59_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_59_2'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/Hardware/build/reports/krnl_lstm/system_estimate_krnl_lstm.xtxt
INFO: [v++ 60-586] Created build/krnl_lstm.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/Hardware/build/krnl_lstm.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 14s
INFO: [v++ 60-1653] Closing dispatch client.
