set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) ram.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) clk_div3.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) bios.v ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) MSMouseWrapper.v ]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) tandy_pcjr_joy.sv ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) sigma_delta_dac.v ]

#floppy.v and simple_fifo.v used for ao486 FDD from MiSTer core
#set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) floppy.v ]
#set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) simple_fifo.v ]
