#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May  1 00:30:02 2025
# Process ID: 13796
# Current directory: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7820 C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Sampler_shift_reg_version\Sampler.xpr
# Log file: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/vivado.log
# Journal file: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version\vivado.jou
# Running On: DESKTOP-5RUADSS, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34287 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/Sampler_shift_reg_version' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1494.676 ; gain = 345.125
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1514.180 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1514.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sampler_tb_behav -key {Behavioral:sim_1:Functional:Sampler_tb} -tclbatch {Sampler_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/tb_Sampler_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/tb_Sampler_behav.wcfg
source Sampler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sampler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1528.273 ; gain = 14.094
run 10 us
run 10 us
$finish called at time : 15695 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 932
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/curr_state}} {{/Sampler_tb/uut/next_state}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1564.434 ; gain = 0.000
run 10 us
run 10 us
$finish called at time : 15695 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 932
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.156 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'j_next' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:124]
ERROR: [VRFC 10-3180] cannot find port 'j' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:123]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk(HLEN=12)' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:1]
ERROR: [VRFC 10-8530] module 'mux_gen(param_m=48)' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Sampler/Sampler.srcs/sources_1/imports/MLDSA/mux_generate.v:2]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/tb_Sampler_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sampler_tb_behav -key {Behavioral:sim_1:Functional:Sampler_tb} -tclbatch {Sampler_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/tb_Sampler_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/tb_Sampler_behav.wcfg
source Sampler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.156 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sampler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1991.156 ; gain = 0.000
run 10 us
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/DM/A/data_a}} {{/Sampler_tb/DM/A/data_b}} {{/Sampler_tb/DM/A/addr_a}} {{/Sampler_tb/DM/A/addr_b}} {{/Sampler_tb/DM/A/en_a}} {{/Sampler_tb/DM/A/en_b}} {{/Sampler_tb/DM/A/we_a}} {{/Sampler_tb/DM/A/we_b}} {{/Sampler_tb/DM/A/q_a}} {{/Sampler_tb/DM/A/q_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
$finish called at time : 53645 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 932
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.156 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1991.156 ; gain = 0.000
run 10 us
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/ExpandS_/sampler_in_ready}} {{/Sampler_tb/uut/ExpandS_/sampler_in}} {{/Sampler_tb/uut/ExpandS_/j}} {{/Sampler_tb/uut/ExpandS_/j_next}} {{/Sampler_tb/uut/ExpandS_/z0}} {{/Sampler_tb/uut/ExpandS_/z1}} {{/Sampler_tb/uut/ExpandS_/addr_z0}} {{/Sampler_tb/uut/ExpandS_/addr_z1}} {{/Sampler_tb/uut/ExpandS_/en_z0}} {{/Sampler_tb/uut/ExpandS_/we_z0}} {{/Sampler_tb/uut/ExpandS_/en_z1}} {{/Sampler_tb/uut/ExpandS_/we_z1}} 
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/ExpandA_/sampler_in_ready}} {{/Sampler_tb/uut/ExpandA_/sampler_in}} {{/Sampler_tb/uut/ExpandA_/j}} {{/Sampler_tb/uut/ExpandA_/j_next}} {{/Sampler_tb/uut/ExpandA_/A0}} {{/Sampler_tb/uut/ExpandA_/A1}} {{/Sampler_tb/uut/ExpandA_/addr_A0}} {{/Sampler_tb/uut/ExpandA_/addr_A1}} {{/Sampler_tb/uut/ExpandA_/en_A0}} {{/Sampler_tb/uut/ExpandA_/we_A0}} {{/Sampler_tb/uut/ExpandA_/en_A1}} {{/Sampler_tb/uut/ExpandA_/we_A1}} {{/Sampler_tb/uut/ExpandA_/j_plus_num}} {{/Sampler_tb/uut/ExpandA_/rej0}} {{/Sampler_tb/uut/ExpandA_/rej1}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
$finish called at time : 53685 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 932
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.156 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1991.156 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
$finish called at time : 53685 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 932
run 10 us
update_compile_order -fileset sources_1
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/tb_Sampler_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sampler_in' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
ERROR: [VRFC 10-2951] 'MASK_remain' is not a constant [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:190]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:190]
ERROR: [VRFC 10-8530] module 'Sampler' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'sampler_in' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sampler_tb_behav -key {Behavioral:sim_1:Functional:Sampler_tb} -tclbatch {Sampler_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/tb_Sampler_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/tb_Sampler_behav.wcfg
source Sampler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sampler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1991.156 ; gain = 0.000
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/ExpandMASK_/sampler_in_ready}} {{/Sampler_tb/uut/ExpandMASK_/sampler_in}} {{/Sampler_tb/uut/ExpandMASK_/j}} {{/Sampler_tb/uut/ExpandMASK_/j_next}} {{/Sampler_tb/uut/ExpandMASK_/y0}} {{/Sampler_tb/uut/ExpandMASK_/y1}} {{/Sampler_tb/uut/ExpandMASK_/addr_y0}} {{/Sampler_tb/uut/ExpandMASK_/addr_y1}} {{/Sampler_tb/uut/ExpandMASK_/en_y}} {{/Sampler_tb/uut/ExpandMASK_/we_y}} {{/Sampler_tb/uut/ExpandMASK_/round_cnt}} {{/Sampler_tb/uut/ExpandMASK_/sampler_temp}} {{/Sampler_tb/uut/ExpandMASK_/H0}} {{/Sampler_tb/uut/ExpandMASK_/H1}} {{/Sampler_tb/uut/ExpandMASK_/larger_0}} {{/Sampler_tb/uut/ExpandMASK_/larger_1}} {{/Sampler_tb/uut/ExpandMASK_/y_minuend_0}} {{/Sampler_tb/uut/ExpandMASK_/y_minuend_1}} {{/Sampler_tb/uut/ExpandMASK_/y_subtrahend_0}} {{/Sampler_tb/uut/ExpandMASK_/y_subtrahend_1}} {{/Sampler_tb/uut/ExpandMASK_/mux_in}} {{/Sampler_tb/uut/ExpandMASK_/j_plus_num}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1991.156 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
$finish called at time : 53685 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 932
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1991.156 ; gain = 0.000
run 10 us
run 10 us
run 10 us
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/sampler_in_ready_buffer}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/sampler_buffer}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/curr_state}} {{/Sampler_tb/uut/next_state}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1991.156 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
ERROR: [VRFC 10-4982] syntax error near 'localparam' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:54]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'localparam' used in incorrect context [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:54]
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:182]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'assign' used in incorrect context [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:182]
ERROR: [VRFC 10-8530] module 'Sampler' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
ERROR: [VRFC 10-4982] syntax error near 'localparam' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:54]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'localparam' used in incorrect context [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:54]
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:182]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'assign' used in incorrect context [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:182]
ERROR: [VRFC 10-8530] module 'Sampler' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
ERROR: [VRFC 10-4982] syntax error near 'localparam' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:54]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'localparam' used in incorrect context [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:54]
ERROR: [VRFC 10-8530] module 'Sampler' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
ERROR: [VRFC 10-4982] syntax error near 'localparam' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:54]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'localparam' used in incorrect context [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:54]
ERROR: [VRFC 10-8530] module 'Sampler' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1991.156 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.156 ; gain = 0.000
run 10 us
run 10 us
$finish called at time : 13565 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 932
run 10 us
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/round_cnt}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/MASK_remain}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:189]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2738.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2738.340 ; gain = 0.000
Time resolution is 1 ps
ERROR: Could not open vcd file Sampler.vcd. A VCD file by name dump.vcd has already been opened. Only one VCD file is allowed to be open.
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2738.340 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2738.340 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
ERROR: [VRFC 10-4982] syntax error near '1344' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:187]
ERROR: [VRFC 10-4982] syntax error near '<=' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:192]
ERROR: [VRFC 10-4982] syntax error near '<=' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:197]
ERROR: [VRFC 10-4982] syntax error near '}' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:198]
ERROR: [VRFC 10-4982] syntax error near '}' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:199]
ERROR: [VRFC 10-2969] 'MASK_remain' is not a type [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:187]
ERROR: [VRFC 10-2951] 'curr_state' is not a constant [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:191]
ERROR: [VRFC 10-8530] module 'Sampler' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:189]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2738.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2738.340 ; gain = 0.000
Time resolution is 1 ps
ERROR: Could not open vcd file Sampler.vcd. A VCD file by name dump.vcd has already been opened. Only one VCD file is allowed to be open.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2738.340 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:189]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2738.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2738.340 ; gain = 0.000
Time resolution is 1 ps
ERROR: Could not open vcd file Sampler.vcd. A VCD file by name dump.vcd has already been opened. Only one VCD file is allowed to be open.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2738.340 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:189]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2738.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2738.340 ; gain = 0.000
Time resolution is 1 ps
ERROR: Could not open vcd file Sampler.vcd. A VCD file by name dump.vcd has already been opened. Only one VCD file is allowed to be open.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2738.340 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:189]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
ERROR: Could not open vcd file Sampler.vcd. A VCD file by name dump.vcd has already been opened. Only one VCD file is allowed to be open.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2738.340 ; gain = 0.000
run 10 us
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/tb_Sampler_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sampler_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:189]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sampler_tb_behav -key {Behavioral:sim_1:Functional:Sampler_tb} -tclbatch {Sampler_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/tb_Sampler_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/tb_Sampler_behav.wcfg
source Sampler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Could not open vcd file Sampler.vcd. A VCD file by name dump.vcd has already been opened. Only one VCD file is allowed to be open.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sampler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2738.340 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2738.340 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2738.340 ; gain = 0.000
run 10 us
run 10 us
$finish called at time : 13565 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 932
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2738.340 ; gain = 0.000
run 10 us
run 10 us
$finish called at time : 13565 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 932
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
ERROR: [VRFC 10-4982] syntax error near '(' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:192]
ERROR: [VRFC 10-2967] 'sampler_in' is not a task [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:192]
ERROR: [VRFC 10-8530] module 'Sampler' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2738.340 ; gain = 0.000
run 10 us
run 10 us
$finish called at time : 13565 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 932
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2738.340 ; gain = 0.000
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/test}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2738.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2738.340 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2738.340 ; gain = 0.000
run 10 us
current_wave_config {tb_Sampler_behav.wcfg}
tb_Sampler_behav.wcfg
add_wave {{/Sampler_tb/uut/test2}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sampler_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoeffFromHalfByte
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandMASK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sampler_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Sampler_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/Sampler.v" Line 1. Module Sampler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandS.v" Line 1. Module ExpandS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/CoeffFromHalfByte.v" Line 1. Module CoeffFromHalfByte doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v" Line 1. Module ExpandA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v" Line 1. Module ExpandMASK doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CoeffFromHalfByte
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.ExpandMASK
Compiling module xil_defaultlib.Sampler
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Sampler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sampler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2738.340 ; gain = 0.000
run 10 us
run 10 us
$finish called at time : 13565 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/Sampler.srcs/sim_1/new/Sampler_tb.v" Line 932
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Sampler_shift_reg_version/tb_Sampler_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  1 03:00:40 2025...
