// Seed: 1264858551
module module_0;
  if (id_1) begin : LABEL_0
    wire id_2, id_3;
  end
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always begin : LABEL_0
    if ({1'b0{id_8 && 1}})
      if (1) id_2 = 1;
      else id_5 = 1;
  end
  assign id_6 = "";
  wire id_9;
  module_0 modCall_1 ();
  wire id_10;
  wire id_11;
  final $display(id_11);
endmodule
