
Stepper_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079d0  08000298  08000298  00001298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08007c68  08007c68  00008c68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007ca0  08007ca0  00008ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007ca8  08007ca8  00008ca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08007cac  08007cac  00008cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  08007cb0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000010  08007cc0  00009010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  24000070  08007d20  00009070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006d4  240000d0  08007d80  000090d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240007a4  08007d80  000097a4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000090d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ca19  00000000  00000000  000090fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d6c  00000000  00000000  00025b17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e8  00000000  00000000  00028888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001065  00000000  00000000  00029d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00038de2  00000000  00000000  0002add5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b910  00000000  00000000  00063bb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0016c7d6  00000000  00000000  0007f4c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ebc9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005af0  00000000  00000000  001ebce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  001f17d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000d0 	.word	0x240000d0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08007c50 	.word	0x08007c50

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000d4 	.word	0x240000d4
 80002d4:	08007c50 	.word	0x08007c50

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96a 	b.w	80005c4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	460c      	mov	r4, r1
 8000310:	2b00      	cmp	r3, #0
 8000312:	d14e      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000314:	4694      	mov	ip, r2
 8000316:	458c      	cmp	ip, r1
 8000318:	4686      	mov	lr, r0
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	d962      	bls.n	80003e6 <__udivmoddi4+0xde>
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0320 	rsb	r3, r2, #32
 8000326:	4091      	lsls	r1, r2
 8000328:	fa20 f303 	lsr.w	r3, r0, r3
 800032c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000330:	4319      	orrs	r1, r3
 8000332:	fa00 fe02 	lsl.w	lr, r0, r2
 8000336:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033a:	fa1f f68c 	uxth.w	r6, ip
 800033e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000342:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000346:	fb07 1114 	mls	r1, r7, r4, r1
 800034a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034e:	fb04 f106 	mul.w	r1, r4, r6
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f104 30ff 	add.w	r0, r4, #4294967295
 800035e:	f080 8112 	bcs.w	8000586 <__udivmoddi4+0x27e>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 810f 	bls.w	8000586 <__udivmoddi4+0x27e>
 8000368:	3c02      	subs	r4, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb1 f0f7 	udiv	r0, r1, r7
 8000376:	fb07 1110 	mls	r1, r7, r0, r1
 800037a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037e:	fb00 f606 	mul.w	r6, r0, r6
 8000382:	429e      	cmp	r6, r3
 8000384:	d90a      	bls.n	800039c <__udivmoddi4+0x94>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 31ff 	add.w	r1, r0, #4294967295
 800038e:	f080 80fc 	bcs.w	800058a <__udivmoddi4+0x282>
 8000392:	429e      	cmp	r6, r3
 8000394:	f240 80f9 	bls.w	800058a <__udivmoddi4+0x282>
 8000398:	4463      	add	r3, ip
 800039a:	3802      	subs	r0, #2
 800039c:	1b9b      	subs	r3, r3, r6
 800039e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003a2:	2100      	movs	r1, #0
 80003a4:	b11d      	cbz	r5, 80003ae <__udivmoddi4+0xa6>
 80003a6:	40d3      	lsrs	r3, r2
 80003a8:	2200      	movs	r2, #0
 80003aa:	e9c5 3200 	strd	r3, r2, [r5]
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d905      	bls.n	80003c2 <__udivmoddi4+0xba>
 80003b6:	b10d      	cbz	r5, 80003bc <__udivmoddi4+0xb4>
 80003b8:	e9c5 0100 	strd	r0, r1, [r5]
 80003bc:	2100      	movs	r1, #0
 80003be:	4608      	mov	r0, r1
 80003c0:	e7f5      	b.n	80003ae <__udivmoddi4+0xa6>
 80003c2:	fab3 f183 	clz	r1, r3
 80003c6:	2900      	cmp	r1, #0
 80003c8:	d146      	bne.n	8000458 <__udivmoddi4+0x150>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xcc>
 80003ce:	4290      	cmp	r0, r2
 80003d0:	f0c0 80f0 	bcc.w	80005b4 <__udivmoddi4+0x2ac>
 80003d4:	1a86      	subs	r6, r0, r2
 80003d6:	eb64 0303 	sbc.w	r3, r4, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	2d00      	cmp	r5, #0
 80003de:	d0e6      	beq.n	80003ae <__udivmoddi4+0xa6>
 80003e0:	e9c5 6300 	strd	r6, r3, [r5]
 80003e4:	e7e3      	b.n	80003ae <__udivmoddi4+0xa6>
 80003e6:	2a00      	cmp	r2, #0
 80003e8:	f040 8090 	bne.w	800050c <__udivmoddi4+0x204>
 80003ec:	eba1 040c 	sub.w	r4, r1, ip
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	fa1f f78c 	uxth.w	r7, ip
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80003fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000402:	fb08 4416 	mls	r4, r8, r6, r4
 8000406:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040a:	fb07 f006 	mul.w	r0, r7, r6
 800040e:	4298      	cmp	r0, r3
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x11c>
 8000412:	eb1c 0303 	adds.w	r3, ip, r3
 8000416:	f106 34ff 	add.w	r4, r6, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x11a>
 800041c:	4298      	cmp	r0, r3
 800041e:	f200 80cd 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 8000422:	4626      	mov	r6, r4
 8000424:	1a1c      	subs	r4, r3, r0
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb4 f0f8 	udiv	r0, r4, r8
 800042e:	fb08 4410 	mls	r4, r8, r0, r4
 8000432:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000436:	fb00 f707 	mul.w	r7, r0, r7
 800043a:	429f      	cmp	r7, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x148>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 34ff 	add.w	r4, r0, #4294967295
 8000446:	d202      	bcs.n	800044e <__udivmoddi4+0x146>
 8000448:	429f      	cmp	r7, r3
 800044a:	f200 80b0 	bhi.w	80005ae <__udivmoddi4+0x2a6>
 800044e:	4620      	mov	r0, r4
 8000450:	1bdb      	subs	r3, r3, r7
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	e7a5      	b.n	80003a4 <__udivmoddi4+0x9c>
 8000458:	f1c1 0620 	rsb	r6, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 f706 	lsr.w	r7, r2, r6
 8000462:	431f      	orrs	r7, r3
 8000464:	fa20 fc06 	lsr.w	ip, r0, r6
 8000468:	fa04 f301 	lsl.w	r3, r4, r1
 800046c:	ea43 030c 	orr.w	r3, r3, ip
 8000470:	40f4      	lsrs	r4, r6
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	0c38      	lsrs	r0, r7, #16
 8000478:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800047c:	fbb4 fef0 	udiv	lr, r4, r0
 8000480:	fa1f fc87 	uxth.w	ip, r7
 8000484:	fb00 441e 	mls	r4, r0, lr, r4
 8000488:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048c:	fb0e f90c 	mul.w	r9, lr, ip
 8000490:	45a1      	cmp	r9, r4
 8000492:	fa02 f201 	lsl.w	r2, r2, r1
 8000496:	d90a      	bls.n	80004ae <__udivmoddi4+0x1a6>
 8000498:	193c      	adds	r4, r7, r4
 800049a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800049e:	f080 8084 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 80004a2:	45a1      	cmp	r9, r4
 80004a4:	f240 8081 	bls.w	80005aa <__udivmoddi4+0x2a2>
 80004a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	eba4 0409 	sub.w	r4, r4, r9
 80004b2:	fa1f f983 	uxth.w	r9, r3
 80004b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ba:	fb00 4413 	mls	r4, r0, r3, r4
 80004be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d907      	bls.n	80004da <__udivmoddi4+0x1d2>
 80004ca:	193c      	adds	r4, r7, r4
 80004cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d0:	d267      	bcs.n	80005a2 <__udivmoddi4+0x29a>
 80004d2:	45a4      	cmp	ip, r4
 80004d4:	d965      	bls.n	80005a2 <__udivmoddi4+0x29a>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	443c      	add	r4, r7
 80004da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004de:	fba0 9302 	umull	r9, r3, r0, r2
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	429c      	cmp	r4, r3
 80004e8:	46ce      	mov	lr, r9
 80004ea:	469c      	mov	ip, r3
 80004ec:	d351      	bcc.n	8000592 <__udivmoddi4+0x28a>
 80004ee:	d04e      	beq.n	800058e <__udivmoddi4+0x286>
 80004f0:	b155      	cbz	r5, 8000508 <__udivmoddi4+0x200>
 80004f2:	ebb8 030e 	subs.w	r3, r8, lr
 80004f6:	eb64 040c 	sbc.w	r4, r4, ip
 80004fa:	fa04 f606 	lsl.w	r6, r4, r6
 80004fe:	40cb      	lsrs	r3, r1
 8000500:	431e      	orrs	r6, r3
 8000502:	40cc      	lsrs	r4, r1
 8000504:	e9c5 6400 	strd	r6, r4, [r5]
 8000508:	2100      	movs	r1, #0
 800050a:	e750      	b.n	80003ae <__udivmoddi4+0xa6>
 800050c:	f1c2 0320 	rsb	r3, r2, #32
 8000510:	fa20 f103 	lsr.w	r1, r0, r3
 8000514:	fa0c fc02 	lsl.w	ip, ip, r2
 8000518:	fa24 f303 	lsr.w	r3, r4, r3
 800051c:	4094      	lsls	r4, r2
 800051e:	430c      	orrs	r4, r1
 8000520:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000524:	fa00 fe02 	lsl.w	lr, r0, r2
 8000528:	fa1f f78c 	uxth.w	r7, ip
 800052c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000530:	fb08 3110 	mls	r1, r8, r0, r3
 8000534:	0c23      	lsrs	r3, r4, #16
 8000536:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053a:	fb00 f107 	mul.w	r1, r0, r7
 800053e:	4299      	cmp	r1, r3
 8000540:	d908      	bls.n	8000554 <__udivmoddi4+0x24c>
 8000542:	eb1c 0303 	adds.w	r3, ip, r3
 8000546:	f100 36ff 	add.w	r6, r0, #4294967295
 800054a:	d22c      	bcs.n	80005a6 <__udivmoddi4+0x29e>
 800054c:	4299      	cmp	r1, r3
 800054e:	d92a      	bls.n	80005a6 <__udivmoddi4+0x29e>
 8000550:	3802      	subs	r0, #2
 8000552:	4463      	add	r3, ip
 8000554:	1a5b      	subs	r3, r3, r1
 8000556:	b2a4      	uxth	r4, r4
 8000558:	fbb3 f1f8 	udiv	r1, r3, r8
 800055c:	fb08 3311 	mls	r3, r8, r1, r3
 8000560:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000564:	fb01 f307 	mul.w	r3, r1, r7
 8000568:	42a3      	cmp	r3, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x276>
 800056c:	eb1c 0404 	adds.w	r4, ip, r4
 8000570:	f101 36ff 	add.w	r6, r1, #4294967295
 8000574:	d213      	bcs.n	800059e <__udivmoddi4+0x296>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d911      	bls.n	800059e <__udivmoddi4+0x296>
 800057a:	3902      	subs	r1, #2
 800057c:	4464      	add	r4, ip
 800057e:	1ae4      	subs	r4, r4, r3
 8000580:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000584:	e739      	b.n	80003fa <__udivmoddi4+0xf2>
 8000586:	4604      	mov	r4, r0
 8000588:	e6f0      	b.n	800036c <__udivmoddi4+0x64>
 800058a:	4608      	mov	r0, r1
 800058c:	e706      	b.n	800039c <__udivmoddi4+0x94>
 800058e:	45c8      	cmp	r8, r9
 8000590:	d2ae      	bcs.n	80004f0 <__udivmoddi4+0x1e8>
 8000592:	ebb9 0e02 	subs.w	lr, r9, r2
 8000596:	eb63 0c07 	sbc.w	ip, r3, r7
 800059a:	3801      	subs	r0, #1
 800059c:	e7a8      	b.n	80004f0 <__udivmoddi4+0x1e8>
 800059e:	4631      	mov	r1, r6
 80005a0:	e7ed      	b.n	800057e <__udivmoddi4+0x276>
 80005a2:	4603      	mov	r3, r0
 80005a4:	e799      	b.n	80004da <__udivmoddi4+0x1d2>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e7d4      	b.n	8000554 <__udivmoddi4+0x24c>
 80005aa:	46d6      	mov	lr, sl
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1a6>
 80005ae:	4463      	add	r3, ip
 80005b0:	3802      	subs	r0, #2
 80005b2:	e74d      	b.n	8000450 <__udivmoddi4+0x148>
 80005b4:	4606      	mov	r6, r0
 80005b6:	4623      	mov	r3, r4
 80005b8:	4608      	mov	r0, r1
 80005ba:	e70f      	b.n	80003dc <__udivmoddi4+0xd4>
 80005bc:	3e02      	subs	r6, #2
 80005be:	4463      	add	r3, ip
 80005c0:	e730      	b.n	8000424 <__udivmoddi4+0x11c>
 80005c2:	bf00      	nop

080005c4 <__aeabi_idiv0>:
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <accelerate_RPM>:
#define MIN_FREQUENCY 16
#define MAX_FREQUENCY 1500
#define ACCELERATION_STEP 6
#define DECELERATION_STEP 1

void accelerate_RPM(int target_speed_RPM) {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]

	//Porneste generarea de semnal PWM
	int target_frequency = (target_speed_RPM / 60.0) * 200;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	ee07 3a90 	vmov	s15, r3
 80005d6:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80005da:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 8000658 <accelerate_RPM+0x90>
 80005de:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80005e2:	ed9f 6b1f 	vldr	d6, [pc, #124]	@ 8000660 <accelerate_RPM+0x98>
 80005e6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80005ea:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80005ee:	ee17 3a90 	vmov	r3, s15
 80005f2:	60bb      	str	r3, [r7, #8]
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80005f4:	2100      	movs	r1, #0
 80005f6:	481c      	ldr	r0, [pc, #112]	@ (8000668 <accelerate_RPM+0xa0>)
 80005f8:	f004 fe9c 	bl	8005334 <HAL_TIM_PWM_Start>

	int current_frequency  = 1000000 / (__HAL_TIM_GET_AUTORELOAD(&htim3)) +1;
 80005fc:	4b1a      	ldr	r3, [pc, #104]	@ (8000668 <accelerate_RPM+0xa0>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000602:	4a1a      	ldr	r2, [pc, #104]	@ (800066c <accelerate_RPM+0xa4>)
 8000604:	fbb2 f3f3 	udiv	r3, r2, r3
 8000608:	3301      	adds	r3, #1
 800060a:	60fb      	str	r3, [r7, #12]

	while (current_frequency < target_frequency) {
 800060c:	e01b      	b.n	8000646 <accelerate_RPM+0x7e>

		current_frequency += ACCELERATION_STEP;
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	3306      	adds	r3, #6
 8000612:	60fb      	str	r3, [r7, #12]

		if (current_frequency > target_frequency) {
 8000614:	68fa      	ldr	r2, [r7, #12]
 8000616:	68bb      	ldr	r3, [r7, #8]
 8000618:	429a      	cmp	r2, r3
 800061a:	dd01      	ble.n	8000620 <accelerate_RPM+0x58>
			current_frequency = target_frequency;
 800061c:	68bb      	ldr	r3, [r7, #8]
 800061e:	60fb      	str	r3, [r7, #12]
		}

		//Actualizeaza ARR cu noua valoare (1000000 este frecventa ceasului folosita pentru pwm -64mhz cu prescalar de 64)
		__HAL_TIM_SET_AUTORELOAD(&htim3, (1000000 / current_frequency) - 1);
 8000620:	4a12      	ldr	r2, [pc, #72]	@ (800066c <accelerate_RPM+0xa4>)
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	fb92 f3f3 	sdiv	r3, r2, r3
 8000628:	1e5a      	subs	r2, r3, #1
 800062a:	4b0f      	ldr	r3, [pc, #60]	@ (8000668 <accelerate_RPM+0xa0>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000630:	4a0e      	ldr	r2, [pc, #56]	@ (800066c <accelerate_RPM+0xa4>)
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	fb92 f3f3 	sdiv	r3, r2, r3
 8000638:	3b01      	subs	r3, #1
 800063a:	461a      	mov	r2, r3
 800063c:	4b0a      	ldr	r3, [pc, #40]	@ (8000668 <accelerate_RPM+0xa0>)
 800063e:	60da      	str	r2, [r3, #12]
		HAL_Delay(10);
 8000640:	200a      	movs	r0, #10
 8000642:	f000 ff0d 	bl	8001460 <HAL_Delay>
	while (current_frequency < target_frequency) {
 8000646:	68fa      	ldr	r2, [r7, #12]
 8000648:	68bb      	ldr	r3, [r7, #8]
 800064a:	429a      	cmp	r2, r3
 800064c:	dbdf      	blt.n	800060e <accelerate_RPM+0x46>
	}
}
 800064e:	bf00      	nop
 8000650:	bf00      	nop
 8000652:	3710      	adds	r7, #16
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	00000000 	.word	0x00000000
 800065c:	404e0000 	.word	0x404e0000
 8000660:	00000000 	.word	0x00000000
 8000664:	40690000 	.word	0x40690000
 8000668:	240001d4 	.word	0x240001d4
 800066c:	000f4240 	.word	0x000f4240

08000670 <decelerate_to_RPM>:

void decelerate_to_RPM(int target_speed_RPM) {
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
	int target_frequency = 0;
 8000678:	2300      	movs	r3, #0
 800067a:	60fb      	str	r3, [r7, #12]

	if (target_speed_RPM == 0) {
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d102      	bne.n	8000688 <decelerate_to_RPM+0x18>
		target_frequency = MIN_FREQUENCY;
 8000682:	2310      	movs	r3, #16
 8000684:	60fb      	str	r3, [r7, #12]
 8000686:	e011      	b.n	80006ac <decelerate_to_RPM+0x3c>
	} else {
		target_frequency = (target_speed_RPM / 60.0) * 200;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	ee07 3a90 	vmov	s15, r3
 800068e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000692:	ed9f 5b23 	vldr	d5, [pc, #140]	@ 8000720 <decelerate_to_RPM+0xb0>
 8000696:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800069a:	ed9f 6b23 	vldr	d6, [pc, #140]	@ 8000728 <decelerate_to_RPM+0xb8>
 800069e:	ee27 7b06 	vmul.f64	d7, d7, d6
 80006a2:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80006a6:	ee17 3a90 	vmov	r3, s15
 80006aa:	60fb      	str	r3, [r7, #12]
	}

	int current_frequency  = 1000000 / (__HAL_TIM_GET_AUTORELOAD(&htim3)) +1;
 80006ac:	4b20      	ldr	r3, [pc, #128]	@ (8000730 <decelerate_to_RPM+0xc0>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006b2:	4a20      	ldr	r2, [pc, #128]	@ (8000734 <decelerate_to_RPM+0xc4>)
 80006b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80006b8:	3301      	adds	r3, #1
 80006ba:	60bb      	str	r3, [r7, #8]

	while (current_frequency > target_frequency) {
 80006bc:	e01b      	b.n	80006f6 <decelerate_to_RPM+0x86>

		current_frequency -= DECELERATION_STEP;
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	3b01      	subs	r3, #1
 80006c2:	60bb      	str	r3, [r7, #8]

		if (current_frequency < target_frequency) {
 80006c4:	68ba      	ldr	r2, [r7, #8]
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	da01      	bge.n	80006d0 <decelerate_to_RPM+0x60>
			current_frequency = target_frequency;
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	60bb      	str	r3, [r7, #8]
		}

		//Actualizeaza ARR cu noua valoare (1000000 este frecventa ceasului folosita pentru pwm -64mhz cu prescalar de 64)
		__HAL_TIM_SET_AUTORELOAD(&htim3, (1000000 / current_frequency) - 1);
 80006d0:	4a18      	ldr	r2, [pc, #96]	@ (8000734 <decelerate_to_RPM+0xc4>)
 80006d2:	68bb      	ldr	r3, [r7, #8]
 80006d4:	fb92 f3f3 	sdiv	r3, r2, r3
 80006d8:	1e5a      	subs	r2, r3, #1
 80006da:	4b15      	ldr	r3, [pc, #84]	@ (8000730 <decelerate_to_RPM+0xc0>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006e0:	4a14      	ldr	r2, [pc, #80]	@ (8000734 <decelerate_to_RPM+0xc4>)
 80006e2:	68bb      	ldr	r3, [r7, #8]
 80006e4:	fb92 f3f3 	sdiv	r3, r2, r3
 80006e8:	3b01      	subs	r3, #1
 80006ea:	461a      	mov	r2, r3
 80006ec:	4b10      	ldr	r3, [pc, #64]	@ (8000730 <decelerate_to_RPM+0xc0>)
 80006ee:	60da      	str	r2, [r3, #12]
		HAL_Delay(10);
 80006f0:	200a      	movs	r0, #10
 80006f2:	f000 feb5 	bl	8001460 <HAL_Delay>
	while (current_frequency > target_frequency) {
 80006f6:	68ba      	ldr	r2, [r7, #8]
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	429a      	cmp	r2, r3
 80006fc:	dcdf      	bgt.n	80006be <decelerate_to_RPM+0x4e>
	}
	if (target_speed_RPM == 0 && target_frequency == 16) {
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	2b00      	cmp	r3, #0
 8000702:	d106      	bne.n	8000712 <decelerate_to_RPM+0xa2>
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	2b10      	cmp	r3, #16
 8000708:	d103      	bne.n	8000712 <decelerate_to_RPM+0xa2>
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 800070a:	2100      	movs	r1, #0
 800070c:	4808      	ldr	r0, [pc, #32]	@ (8000730 <decelerate_to_RPM+0xc0>)
 800070e:	f004 ff1f 	bl	8005550 <HAL_TIM_PWM_Stop>
	}
}
 8000712:	bf00      	nop
 8000714:	3710      	adds	r7, #16
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	f3af 8000 	nop.w
 8000720:	00000000 	.word	0x00000000
 8000724:	404e0000 	.word	0x404e0000
 8000728:	00000000 	.word	0x00000000
 800072c:	40690000 	.word	0x40690000
 8000730:	240001d4 	.word	0x240001d4
 8000734:	000f4240 	.word	0x000f4240

08000738 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800073c:	f000 fdfe 	bl	800133c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000740:	f000 f838 	bl	80007b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000744:	f000 f9f8 	bl	8000b38 <MX_GPIO_Init>
  MX_ETH_Init();
 8000748:	f000 f8b4 	bl	80008b4 <MX_ETH_Init>
  MX_USART3_UART_Init();
 800074c:	f000 f976 	bl	8000a3c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000750:	f000 f9c0 	bl	8000ad4 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 8000754:	f000 f8fa 	bl	800094c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000758:	2100      	movs	r1, #0
 800075a:	4814      	ldr	r0, [pc, #80]	@ (80007ac <main+0x74>)
 800075c:	f004 fdea 	bl	8005334 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000760:	2201      	movs	r2, #1
 8000762:	2120      	movs	r1, #32
 8000764:	4812      	ldr	r0, [pc, #72]	@ (80007b0 <main+0x78>)
 8000766:	f001 fd87 	bl	8002278 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		accelerate_RPM(430);
 800076a:	f44f 70d7 	mov.w	r0, #430	@ 0x1ae
 800076e:	f7ff ff2b 	bl	80005c8 <accelerate_RPM>
		HAL_Delay(3000);
 8000772:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000776:	f000 fe73 	bl	8001460 <HAL_Delay>

		decelerate_to_RPM(200);
 800077a:	20c8      	movs	r0, #200	@ 0xc8
 800077c:	f7ff ff78 	bl	8000670 <decelerate_to_RPM>
		HAL_Delay(3000);
 8000780:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000784:	f000 fe6c 	bl	8001460 <HAL_Delay>

		accelerate_RPM(330);
 8000788:	f44f 70a5 	mov.w	r0, #330	@ 0x14a
 800078c:	f7ff ff1c 	bl	80005c8 <accelerate_RPM>
		HAL_Delay(3000);
 8000790:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000794:	f000 fe64 	bl	8001460 <HAL_Delay>

		decelerate_to_RPM(0);
 8000798:	2000      	movs	r0, #0
 800079a:	f7ff ff69 	bl	8000670 <decelerate_to_RPM>
		HAL_Delay(3000);
 800079e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80007a2:	f000 fe5d 	bl	8001460 <HAL_Delay>
		accelerate_RPM(430);
 80007a6:	bf00      	nop
 80007a8:	e7df      	b.n	800076a <main+0x32>
 80007aa:	bf00      	nop
 80007ac:	240001d4 	.word	0x240001d4
 80007b0:	58020000 	.word	0x58020000

080007b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b09c      	sub	sp, #112	@ 0x70
 80007b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007be:	224c      	movs	r2, #76	@ 0x4c
 80007c0:	2100      	movs	r1, #0
 80007c2:	4618      	mov	r0, r3
 80007c4:	f007 fa17 	bl	8007bf6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c8:	1d3b      	adds	r3, r7, #4
 80007ca:	2220      	movs	r2, #32
 80007cc:	2100      	movs	r1, #0
 80007ce:	4618      	mov	r0, r3
 80007d0:	f007 fa11 	bl	8007bf6 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80007d4:	2002      	movs	r0, #2
 80007d6:	f001 fe99 	bl	800250c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007da:	2300      	movs	r3, #0
 80007dc:	603b      	str	r3, [r7, #0]
 80007de:	4b33      	ldr	r3, [pc, #204]	@ (80008ac <SystemClock_Config+0xf8>)
 80007e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007e2:	4a32      	ldr	r2, [pc, #200]	@ (80008ac <SystemClock_Config+0xf8>)
 80007e4:	f023 0301 	bic.w	r3, r3, #1
 80007e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80007ea:	4b30      	ldr	r3, [pc, #192]	@ (80008ac <SystemClock_Config+0xf8>)
 80007ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007ee:	f003 0301 	and.w	r3, r3, #1
 80007f2:	603b      	str	r3, [r7, #0]
 80007f4:	4b2e      	ldr	r3, [pc, #184]	@ (80008b0 <SystemClock_Config+0xfc>)
 80007f6:	699b      	ldr	r3, [r3, #24]
 80007f8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007fc:	4a2c      	ldr	r2, [pc, #176]	@ (80008b0 <SystemClock_Config+0xfc>)
 80007fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000802:	6193      	str	r3, [r2, #24]
 8000804:	4b2a      	ldr	r3, [pc, #168]	@ (80008b0 <SystemClock_Config+0xfc>)
 8000806:	699b      	ldr	r3, [r3, #24]
 8000808:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800080c:	603b      	str	r3, [r7, #0]
 800080e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000810:	bf00      	nop
 8000812:	4b27      	ldr	r3, [pc, #156]	@ (80008b0 <SystemClock_Config+0xfc>)
 8000814:	699b      	ldr	r3, [r3, #24]
 8000816:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800081a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800081e:	d1f8      	bne.n	8000812 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000820:	2303      	movs	r3, #3
 8000822:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000824:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000828:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800082a:	2301      	movs	r3, #1
 800082c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800082e:	2340      	movs	r3, #64	@ 0x40
 8000830:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000832:	2302      	movs	r3, #2
 8000834:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000836:	2302      	movs	r3, #2
 8000838:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800083a:	2301      	movs	r3, #1
 800083c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 800083e:	2318      	movs	r3, #24
 8000840:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000842:	2302      	movs	r3, #2
 8000844:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000846:	2304      	movs	r3, #4
 8000848:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800084a:	2302      	movs	r3, #2
 800084c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800084e:	230c      	movs	r3, #12
 8000850:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000852:	2300      	movs	r3, #0
 8000854:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000856:	2300      	movs	r3, #0
 8000858:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800085a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800085e:	4618      	mov	r0, r3
 8000860:	f001 fe9e 	bl	80025a0 <HAL_RCC_OscConfig>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800086a:	f000 fa55 	bl	8000d18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800086e:	233f      	movs	r3, #63	@ 0x3f
 8000870:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000872:	2300      	movs	r3, #0
 8000874:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000876:	2300      	movs	r3, #0
 8000878:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800087a:	2300      	movs	r3, #0
 800087c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800087e:	2300      	movs	r3, #0
 8000880:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000882:	2340      	movs	r3, #64	@ 0x40
 8000884:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000886:	2300      	movs	r3, #0
 8000888:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800088a:	2300      	movs	r3, #0
 800088c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800088e:	1d3b      	adds	r3, r7, #4
 8000890:	2101      	movs	r1, #1
 8000892:	4618      	mov	r0, r3
 8000894:	f002 fade 	bl	8002e54 <HAL_RCC_ClockConfig>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <SystemClock_Config+0xee>
  {
    Error_Handler();
 800089e:	f000 fa3b 	bl	8000d18 <Error_Handler>
  }
}
 80008a2:	bf00      	nop
 80008a4:	3770      	adds	r7, #112	@ 0x70
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	58000400 	.word	0x58000400
 80008b0:	58024800 	.word	0x58024800

080008b4 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80008b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000934 <MX_ETH_Init+0x80>)
 80008ba:	4a1f      	ldr	r2, [pc, #124]	@ (8000938 <MX_ETH_Init+0x84>)
 80008bc:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80008be:	4b1f      	ldr	r3, [pc, #124]	@ (800093c <MX_ETH_Init+0x88>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80008c4:	4b1d      	ldr	r3, [pc, #116]	@ (800093c <MX_ETH_Init+0x88>)
 80008c6:	2280      	movs	r2, #128	@ 0x80
 80008c8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80008ca:	4b1c      	ldr	r3, [pc, #112]	@ (800093c <MX_ETH_Init+0x88>)
 80008cc:	22e1      	movs	r2, #225	@ 0xe1
 80008ce:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80008d0:	4b1a      	ldr	r3, [pc, #104]	@ (800093c <MX_ETH_Init+0x88>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80008d6:	4b19      	ldr	r3, [pc, #100]	@ (800093c <MX_ETH_Init+0x88>)
 80008d8:	2200      	movs	r2, #0
 80008da:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80008dc:	4b17      	ldr	r3, [pc, #92]	@ (800093c <MX_ETH_Init+0x88>)
 80008de:	2200      	movs	r2, #0
 80008e0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80008e2:	4b14      	ldr	r3, [pc, #80]	@ (8000934 <MX_ETH_Init+0x80>)
 80008e4:	4a15      	ldr	r2, [pc, #84]	@ (800093c <MX_ETH_Init+0x88>)
 80008e6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80008e8:	4b12      	ldr	r3, [pc, #72]	@ (8000934 <MX_ETH_Init+0x80>)
 80008ea:	2201      	movs	r2, #1
 80008ec:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80008ee:	4b11      	ldr	r3, [pc, #68]	@ (8000934 <MX_ETH_Init+0x80>)
 80008f0:	4a13      	ldr	r2, [pc, #76]	@ (8000940 <MX_ETH_Init+0x8c>)
 80008f2:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80008f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000934 <MX_ETH_Init+0x80>)
 80008f6:	4a13      	ldr	r2, [pc, #76]	@ (8000944 <MX_ETH_Init+0x90>)
 80008f8:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80008fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000934 <MX_ETH_Init+0x80>)
 80008fc:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000900:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000902:	480c      	ldr	r0, [pc, #48]	@ (8000934 <MX_ETH_Init+0x80>)
 8000904:	f000 fed4 	bl	80016b0 <HAL_ETH_Init>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 800090e:	f000 fa03 	bl	8000d18 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000912:	2238      	movs	r2, #56	@ 0x38
 8000914:	2100      	movs	r1, #0
 8000916:	480c      	ldr	r0, [pc, #48]	@ (8000948 <MX_ETH_Init+0x94>)
 8000918:	f007 f96d 	bl	8007bf6 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800091c:	4b0a      	ldr	r3, [pc, #40]	@ (8000948 <MX_ETH_Init+0x94>)
 800091e:	2221      	movs	r2, #33	@ 0x21
 8000920:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000922:	4b09      	ldr	r3, [pc, #36]	@ (8000948 <MX_ETH_Init+0x94>)
 8000924:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000928:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800092a:	4b07      	ldr	r3, [pc, #28]	@ (8000948 <MX_ETH_Init+0x94>)
 800092c:	2200      	movs	r2, #0
 800092e:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000930:	bf00      	nop
 8000932:	bd80      	pop	{r7, pc}
 8000934:	24000124 	.word	0x24000124
 8000938:	40028000 	.word	0x40028000
 800093c:	24000798 	.word	0x24000798
 8000940:	24000070 	.word	0x24000070
 8000944:	24000010 	.word	0x24000010
 8000948:	240000ec 	.word	0x240000ec

0800094c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b08e      	sub	sp, #56	@ 0x38
 8000950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000952:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
 800095a:	605a      	str	r2, [r3, #4]
 800095c:	609a      	str	r2, [r3, #8]
 800095e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000960:	f107 031c 	add.w	r3, r7, #28
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800096c:	463b      	mov	r3, r7
 800096e:	2200      	movs	r2, #0
 8000970:	601a      	str	r2, [r3, #0]
 8000972:	605a      	str	r2, [r3, #4]
 8000974:	609a      	str	r2, [r3, #8]
 8000976:	60da      	str	r2, [r3, #12]
 8000978:	611a      	str	r2, [r3, #16]
 800097a:	615a      	str	r2, [r3, #20]
 800097c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800097e:	4b2d      	ldr	r3, [pc, #180]	@ (8000a34 <MX_TIM3_Init+0xe8>)
 8000980:	4a2d      	ldr	r2, [pc, #180]	@ (8000a38 <MX_TIM3_Init+0xec>)
 8000982:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64-1;
 8000984:	4b2b      	ldr	r3, [pc, #172]	@ (8000a34 <MX_TIM3_Init+0xe8>)
 8000986:	223f      	movs	r2, #63	@ 0x3f
 8000988:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800098a:	4b2a      	ldr	r3, [pc, #168]	@ (8000a34 <MX_TIM3_Init+0xe8>)
 800098c:	2200      	movs	r2, #0
 800098e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 62500-1;
 8000990:	4b28      	ldr	r3, [pc, #160]	@ (8000a34 <MX_TIM3_Init+0xe8>)
 8000992:	f24f 4223 	movw	r2, #62499	@ 0xf423
 8000996:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000998:	4b26      	ldr	r3, [pc, #152]	@ (8000a34 <MX_TIM3_Init+0xe8>)
 800099a:	2200      	movs	r2, #0
 800099c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800099e:	4b25      	ldr	r3, [pc, #148]	@ (8000a34 <MX_TIM3_Init+0xe8>)
 80009a0:	2280      	movs	r2, #128	@ 0x80
 80009a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009a4:	4823      	ldr	r0, [pc, #140]	@ (8000a34 <MX_TIM3_Init+0xe8>)
 80009a6:	f004 fc0d 	bl	80051c4 <HAL_TIM_Base_Init>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80009b0:	f000 f9b2 	bl	8000d18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009be:	4619      	mov	r1, r3
 80009c0:	481c      	ldr	r0, [pc, #112]	@ (8000a34 <MX_TIM3_Init+0xe8>)
 80009c2:	f004 ff6f 	bl	80058a4 <HAL_TIM_ConfigClockSource>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80009cc:	f000 f9a4 	bl	8000d18 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80009d0:	4818      	ldr	r0, [pc, #96]	@ (8000a34 <MX_TIM3_Init+0xe8>)
 80009d2:	f004 fc4e 	bl	8005272 <HAL_TIM_PWM_Init>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80009dc:	f000 f99c 	bl	8000d18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009e0:	2300      	movs	r3, #0
 80009e2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009e4:	2300      	movs	r3, #0
 80009e6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009e8:	f107 031c 	add.w	r3, r7, #28
 80009ec:	4619      	mov	r1, r3
 80009ee:	4811      	ldr	r0, [pc, #68]	@ (8000a34 <MX_TIM3_Init+0xe8>)
 80009f0:	f005 fc90 	bl	8006314 <HAL_TIMEx_MasterConfigSynchronization>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80009fa:	f000 f98d 	bl	8000d18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009fe:	2360      	movs	r3, #96	@ 0x60
 8000a00:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 250;
 8000a02:	23fa      	movs	r3, #250	@ 0xfa
 8000a04:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a06:	2300      	movs	r3, #0
 8000a08:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a0e:	463b      	mov	r3, r7
 8000a10:	2200      	movs	r2, #0
 8000a12:	4619      	mov	r1, r3
 8000a14:	4807      	ldr	r0, [pc, #28]	@ (8000a34 <MX_TIM3_Init+0xe8>)
 8000a16:	f004 fe31 	bl	800567c <HAL_TIM_PWM_ConfigChannel>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000a20:	f000 f97a 	bl	8000d18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a24:	4803      	ldr	r0, [pc, #12]	@ (8000a34 <MX_TIM3_Init+0xe8>)
 8000a26:	f000 fa87 	bl	8000f38 <HAL_TIM_MspPostInit>

}
 8000a2a:	bf00      	nop
 8000a2c:	3738      	adds	r7, #56	@ 0x38
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	240001d4 	.word	0x240001d4
 8000a38:	40000400 	.word	0x40000400

08000a3c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a40:	4b22      	ldr	r3, [pc, #136]	@ (8000acc <MX_USART3_UART_Init+0x90>)
 8000a42:	4a23      	ldr	r2, [pc, #140]	@ (8000ad0 <MX_USART3_UART_Init+0x94>)
 8000a44:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a46:	4b21      	ldr	r3, [pc, #132]	@ (8000acc <MX_USART3_UART_Init+0x90>)
 8000a48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a4c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a4e:	4b1f      	ldr	r3, [pc, #124]	@ (8000acc <MX_USART3_UART_Init+0x90>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a54:	4b1d      	ldr	r3, [pc, #116]	@ (8000acc <MX_USART3_UART_Init+0x90>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000acc <MX_USART3_UART_Init+0x90>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a60:	4b1a      	ldr	r3, [pc, #104]	@ (8000acc <MX_USART3_UART_Init+0x90>)
 8000a62:	220c      	movs	r2, #12
 8000a64:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a66:	4b19      	ldr	r3, [pc, #100]	@ (8000acc <MX_USART3_UART_Init+0x90>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a6c:	4b17      	ldr	r3, [pc, #92]	@ (8000acc <MX_USART3_UART_Init+0x90>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a72:	4b16      	ldr	r3, [pc, #88]	@ (8000acc <MX_USART3_UART_Init+0x90>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a78:	4b14      	ldr	r3, [pc, #80]	@ (8000acc <MX_USART3_UART_Init+0x90>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a7e:	4b13      	ldr	r3, [pc, #76]	@ (8000acc <MX_USART3_UART_Init+0x90>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a84:	4811      	ldr	r0, [pc, #68]	@ (8000acc <MX_USART3_UART_Init+0x90>)
 8000a86:	f005 fcd3 	bl	8006430 <HAL_UART_Init>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000a90:	f000 f942 	bl	8000d18 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a94:	2100      	movs	r1, #0
 8000a96:	480d      	ldr	r0, [pc, #52]	@ (8000acc <MX_USART3_UART_Init+0x90>)
 8000a98:	f006 fcdb 	bl	8007452 <HAL_UARTEx_SetTxFifoThreshold>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000aa2:	f000 f939 	bl	8000d18 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4808      	ldr	r0, [pc, #32]	@ (8000acc <MX_USART3_UART_Init+0x90>)
 8000aaa:	f006 fd10 	bl	80074ce <HAL_UARTEx_SetRxFifoThreshold>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000ab4:	f000 f930 	bl	8000d18 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000ab8:	4804      	ldr	r0, [pc, #16]	@ (8000acc <MX_USART3_UART_Init+0x90>)
 8000aba:	f006 fc91 	bl	80073e0 <HAL_UARTEx_DisableFifoMode>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000ac4:	f000 f928 	bl	8000d18 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ac8:	bf00      	nop
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	24000220 	.word	0x24000220
 8000ad0:	40004800 	.word	0x40004800

08000ad4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000ad8:	4b15      	ldr	r3, [pc, #84]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000ada:	4a16      	ldr	r2, [pc, #88]	@ (8000b34 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8000adc:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8000ade:	4b14      	ldr	r3, [pc, #80]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000ae0:	2209      	movs	r2, #9
 8000ae2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000ae4:	4b12      	ldr	r3, [pc, #72]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000ae6:	2202      	movs	r2, #2
 8000ae8:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000aea:	4b11      	ldr	r3, [pc, #68]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000af0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000af2:	2202      	movs	r2, #2
 8000af4:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000af6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000af8:	2201      	movs	r2, #1
 8000afa:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000afc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000b02:	4b0b      	ldr	r3, [pc, #44]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8000b08:	4b09      	ldr	r3, [pc, #36]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000b0e:	4b08      	ldr	r3, [pc, #32]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000b10:	2201      	movs	r2, #1
 8000b12:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000b14:	4b06      	ldr	r3, [pc, #24]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000b1a:	4805      	ldr	r0, [pc, #20]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000b1c:	f001 fbc5 	bl	80022aa <HAL_PCD_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8000b26:	f000 f8f7 	bl	8000d18 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	240002b4 	.word	0x240002b4
 8000b34:	40080000 	.word	0x40080000

08000b38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b08c      	sub	sp, #48	@ 0x30
 8000b3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3e:	f107 031c 	add.w	r3, r7, #28
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	605a      	str	r2, [r3, #4]
 8000b48:	609a      	str	r2, [r3, #8]
 8000b4a:	60da      	str	r2, [r3, #12]
 8000b4c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b4e:	4b6b      	ldr	r3, [pc, #428]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000b50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b54:	4a69      	ldr	r2, [pc, #420]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000b56:	f043 0304 	orr.w	r3, r3, #4
 8000b5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b5e:	4b67      	ldr	r3, [pc, #412]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000b60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b64:	f003 0304 	and.w	r3, r3, #4
 8000b68:	61bb      	str	r3, [r7, #24]
 8000b6a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b6c:	4b63      	ldr	r3, [pc, #396]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000b6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b72:	4a62      	ldr	r2, [pc, #392]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000b74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b7c:	4b5f      	ldr	r3, [pc, #380]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000b7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b86:	617b      	str	r3, [r7, #20]
 8000b88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	4b5c      	ldr	r3, [pc, #368]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000b8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b90:	4a5a      	ldr	r2, [pc, #360]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000b92:	f043 0301 	orr.w	r3, r3, #1
 8000b96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b9a:	4b58      	ldr	r3, [pc, #352]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000b9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba0:	f003 0301 	and.w	r3, r3, #1
 8000ba4:	613b      	str	r3, [r7, #16]
 8000ba6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba8:	4b54      	ldr	r3, [pc, #336]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000baa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bae:	4a53      	ldr	r2, [pc, #332]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000bb0:	f043 0302 	orr.w	r3, r3, #2
 8000bb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bb8:	4b50      	ldr	r3, [pc, #320]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000bba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bbe:	f003 0302 	and.w	r3, r3, #2
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bc6:	4b4d      	ldr	r3, [pc, #308]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000bc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bcc:	4a4b      	ldr	r2, [pc, #300]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000bce:	f043 0308 	orr.w	r3, r3, #8
 8000bd2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bd6:	4b49      	ldr	r3, [pc, #292]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000bd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bdc:	f003 0308 	and.w	r3, r3, #8
 8000be0:	60bb      	str	r3, [r7, #8]
 8000be2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000be4:	4b45      	ldr	r3, [pc, #276]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000be6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bea:	4a44      	ldr	r2, [pc, #272]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000bec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bf0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bf4:	4b41      	ldr	r3, [pc, #260]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000bf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c02:	4b3e      	ldr	r3, [pc, #248]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000c04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c08:	4a3c      	ldr	r2, [pc, #240]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000c0a:	f043 0310 	orr.w	r3, r3, #16
 8000c0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c12:	4b3a      	ldr	r3, [pc, #232]	@ (8000cfc <MX_GPIO_Init+0x1c4>)
 8000c14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c18:	f003 0310 	and.w	r3, r3, #16
 8000c1c:	603b      	str	r3, [r7, #0]
 8000c1e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000c20:	2200      	movs	r2, #0
 8000c22:	2120      	movs	r1, #32
 8000c24:	4836      	ldr	r0, [pc, #216]	@ (8000d00 <MX_GPIO_Init+0x1c8>)
 8000c26:	f001 fb27 	bl	8002278 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000c30:	4834      	ldr	r0, [pc, #208]	@ (8000d04 <MX_GPIO_Init+0x1cc>)
 8000c32:	f001 fb21 	bl	8002278 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000c36:	2200      	movs	r2, #0
 8000c38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c3c:	4832      	ldr	r0, [pc, #200]	@ (8000d08 <MX_GPIO_Init+0x1d0>)
 8000c3e:	f001 fb1b 	bl	8002278 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c42:	2200      	movs	r2, #0
 8000c44:	2102      	movs	r1, #2
 8000c46:	4831      	ldr	r0, [pc, #196]	@ (8000d0c <MX_GPIO_Init+0x1d4>)
 8000c48:	f001 fb16 	bl	8002278 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c4c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c52:	2300      	movs	r3, #0
 8000c54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c5a:	f107 031c 	add.w	r3, r7, #28
 8000c5e:	4619      	mov	r1, r3
 8000c60:	482b      	ldr	r0, [pc, #172]	@ (8000d10 <MX_GPIO_Init+0x1d8>)
 8000c62:	f001 f959 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000c66:	2320      	movs	r3, #32
 8000c68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c72:	2300      	movs	r3, #0
 8000c74:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c76:	f107 031c 	add.w	r3, r7, #28
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4820      	ldr	r0, [pc, #128]	@ (8000d00 <MX_GPIO_Init+0x1c8>)
 8000c7e:	f001 f94b 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000c82:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000c86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c90:	2300      	movs	r3, #0
 8000c92:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c94:	f107 031c 	add.w	r3, r7, #28
 8000c98:	4619      	mov	r1, r3
 8000c9a:	481a      	ldr	r0, [pc, #104]	@ (8000d04 <MX_GPIO_Init+0x1cc>)
 8000c9c:	f001 f93c 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000ca0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ca4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000caa:	2300      	movs	r3, #0
 8000cac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000cb2:	f107 031c 	add.w	r3, r7, #28
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4813      	ldr	r0, [pc, #76]	@ (8000d08 <MX_GPIO_Init+0x1d0>)
 8000cba:	f001 f92d 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8000cbe:	2380      	movs	r3, #128	@ 0x80
 8000cc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cc2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000ccc:	f107 031c 	add.w	r3, r7, #28
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4810      	ldr	r0, [pc, #64]	@ (8000d14 <MX_GPIO_Init+0x1dc>)
 8000cd4:	f001 f920 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ce8:	f107 031c 	add.w	r3, r7, #28
 8000cec:	4619      	mov	r1, r3
 8000cee:	4807      	ldr	r0, [pc, #28]	@ (8000d0c <MX_GPIO_Init+0x1d4>)
 8000cf0:	f001 f912 	bl	8001f18 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000cf4:	bf00      	nop
 8000cf6:	3730      	adds	r7, #48	@ 0x30
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	58024400 	.word	0x58024400
 8000d00:	58020000 	.word	0x58020000
 8000d04:	58020400 	.word	0x58020400
 8000d08:	58020c00 	.word	0x58020c00
 8000d0c:	58021000 	.word	0x58021000
 8000d10:	58020800 	.word	0x58020800
 8000d14:	58021800 	.word	0x58021800

08000d18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d1c:	b672      	cpsid	i
}
 8000d1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000d20:	bf00      	nop
 8000d22:	e7fd      	b.n	8000d20 <Error_Handler+0x8>

08000d24 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d54 <HAL_MspInit+0x30>)
 8000d2c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d30:	4a08      	ldr	r2, [pc, #32]	@ (8000d54 <HAL_MspInit+0x30>)
 8000d32:	f043 0302 	orr.w	r3, r3, #2
 8000d36:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000d3a:	4b06      	ldr	r3, [pc, #24]	@ (8000d54 <HAL_MspInit+0x30>)
 8000d3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d40:	f003 0302 	and.w	r3, r3, #2
 8000d44:	607b      	str	r3, [r7, #4]
 8000d46:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d48:	bf00      	nop
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	58024400 	.word	0x58024400

08000d58 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b08e      	sub	sp, #56	@ 0x38
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	609a      	str	r2, [r3, #8]
 8000d6c:	60da      	str	r2, [r3, #12]
 8000d6e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a59      	ldr	r2, [pc, #356]	@ (8000edc <HAL_ETH_MspInit+0x184>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	f040 80ab 	bne.w	8000ed2 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000d7c:	4b58      	ldr	r3, [pc, #352]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000d7e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d82:	4a57      	ldr	r2, [pc, #348]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000d84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d88:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d8c:	4b54      	ldr	r3, [pc, #336]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000d8e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d92:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d96:	623b      	str	r3, [r7, #32]
 8000d98:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000d9a:	4b51      	ldr	r3, [pc, #324]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000d9c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000da0:	4a4f      	ldr	r2, [pc, #316]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000da2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000da6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000daa:	4b4d      	ldr	r3, [pc, #308]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000dac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000db0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000db4:	61fb      	str	r3, [r7, #28]
 8000db6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000db8:	4b49      	ldr	r3, [pc, #292]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000dba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000dbe:	4a48      	ldr	r2, [pc, #288]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dc4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000dc8:	4b45      	ldr	r3, [pc, #276]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000dca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dd2:	61bb      	str	r3, [r7, #24]
 8000dd4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dd6:	4b42      	ldr	r3, [pc, #264]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000dd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ddc:	4a40      	ldr	r2, [pc, #256]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000dde:	f043 0304 	orr.w	r3, r3, #4
 8000de2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000de6:	4b3e      	ldr	r3, [pc, #248]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000de8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dec:	f003 0304 	and.w	r3, r3, #4
 8000df0:	617b      	str	r3, [r7, #20]
 8000df2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df4:	4b3a      	ldr	r3, [pc, #232]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000df6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dfa:	4a39      	ldr	r2, [pc, #228]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000dfc:	f043 0301 	orr.w	r3, r3, #1
 8000e00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e04:	4b36      	ldr	r3, [pc, #216]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000e06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e0a:	f003 0301 	and.w	r3, r3, #1
 8000e0e:	613b      	str	r3, [r7, #16]
 8000e10:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e12:	4b33      	ldr	r3, [pc, #204]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000e14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e18:	4a31      	ldr	r2, [pc, #196]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000e1a:	f043 0302 	orr.w	r3, r3, #2
 8000e1e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e22:	4b2f      	ldr	r3, [pc, #188]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000e24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e28:	f003 0302 	and.w	r3, r3, #2
 8000e2c:	60fb      	str	r3, [r7, #12]
 8000e2e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e30:	4b2b      	ldr	r3, [pc, #172]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000e32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e36:	4a2a      	ldr	r2, [pc, #168]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000e38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e3c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e40:	4b27      	ldr	r3, [pc, #156]	@ (8000ee0 <HAL_ETH_MspInit+0x188>)
 8000e42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e4a:	60bb      	str	r3, [r7, #8]
 8000e4c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000e4e:	2332      	movs	r3, #50	@ 0x32
 8000e50:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e52:	2302      	movs	r3, #2
 8000e54:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e5e:	230b      	movs	r3, #11
 8000e60:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e66:	4619      	mov	r1, r3
 8000e68:	481e      	ldr	r0, [pc, #120]	@ (8000ee4 <HAL_ETH_MspInit+0x18c>)
 8000e6a:	f001 f855 	bl	8001f18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000e6e:	2386      	movs	r3, #134	@ 0x86
 8000e70:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e72:	2302      	movs	r3, #2
 8000e74:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e7e:	230b      	movs	r3, #11
 8000e80:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e86:	4619      	mov	r1, r3
 8000e88:	4817      	ldr	r0, [pc, #92]	@ (8000ee8 <HAL_ETH_MspInit+0x190>)
 8000e8a:	f001 f845 	bl	8001f18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000e8e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e92:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e94:	2302      	movs	r3, #2
 8000e96:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ea0:	230b      	movs	r3, #11
 8000ea2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ea4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4810      	ldr	r0, [pc, #64]	@ (8000eec <HAL_ETH_MspInit+0x194>)
 8000eac:	f001 f834 	bl	8001f18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000eb0:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000eb4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ec2:	230b      	movs	r3, #11
 8000ec4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ec6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eca:	4619      	mov	r1, r3
 8000ecc:	4808      	ldr	r0, [pc, #32]	@ (8000ef0 <HAL_ETH_MspInit+0x198>)
 8000ece:	f001 f823 	bl	8001f18 <HAL_GPIO_Init>

  /* USER CODE END ETH_MspInit 1 */

  }

}
 8000ed2:	bf00      	nop
 8000ed4:	3738      	adds	r7, #56	@ 0x38
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40028000 	.word	0x40028000
 8000ee0:	58024400 	.word	0x58024400
 8000ee4:	58020800 	.word	0x58020800
 8000ee8:	58020000 	.word	0x58020000
 8000eec:	58020400 	.word	0x58020400
 8000ef0:	58021800 	.word	0x58021800

08000ef4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b085      	sub	sp, #20
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a0b      	ldr	r2, [pc, #44]	@ (8000f30 <HAL_TIM_Base_MspInit+0x3c>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d10e      	bne.n	8000f24 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f06:	4b0b      	ldr	r3, [pc, #44]	@ (8000f34 <HAL_TIM_Base_MspInit+0x40>)
 8000f08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f0c:	4a09      	ldr	r2, [pc, #36]	@ (8000f34 <HAL_TIM_Base_MspInit+0x40>)
 8000f0e:	f043 0302 	orr.w	r3, r3, #2
 8000f12:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f16:	4b07      	ldr	r3, [pc, #28]	@ (8000f34 <HAL_TIM_Base_MspInit+0x40>)
 8000f18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f1c:	f003 0302 	and.w	r3, r3, #2
 8000f20:	60fb      	str	r3, [r7, #12]
 8000f22:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000f24:	bf00      	nop
 8000f26:	3714      	adds	r7, #20
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	40000400 	.word	0x40000400
 8000f34:	58024400 	.word	0x58024400

08000f38 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b088      	sub	sp, #32
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f40:	f107 030c 	add.w	r3, r7, #12
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	605a      	str	r2, [r3, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
 8000f4c:	60da      	str	r2, [r3, #12]
 8000f4e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a12      	ldr	r2, [pc, #72]	@ (8000fa0 <HAL_TIM_MspPostInit+0x68>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d11e      	bne.n	8000f98 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f5a:	4b12      	ldr	r3, [pc, #72]	@ (8000fa4 <HAL_TIM_MspPostInit+0x6c>)
 8000f5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f60:	4a10      	ldr	r2, [pc, #64]	@ (8000fa4 <HAL_TIM_MspPostInit+0x6c>)
 8000f62:	f043 0301 	orr.w	r3, r3, #1
 8000f66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa4 <HAL_TIM_MspPostInit+0x6c>)
 8000f6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f70:	f003 0301 	and.w	r3, r3, #1
 8000f74:	60bb      	str	r3, [r7, #8]
 8000f76:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000f78:	2340      	movs	r3, #64	@ 0x40
 8000f7a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f80:	2300      	movs	r3, #0
 8000f82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f84:	2300      	movs	r3, #0
 8000f86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f88:	2302      	movs	r3, #2
 8000f8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f8c:	f107 030c 	add.w	r3, r7, #12
 8000f90:	4619      	mov	r1, r3
 8000f92:	4805      	ldr	r0, [pc, #20]	@ (8000fa8 <HAL_TIM_MspPostInit+0x70>)
 8000f94:	f000 ffc0 	bl	8001f18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000f98:	bf00      	nop
 8000f9a:	3720      	adds	r7, #32
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40000400 	.word	0x40000400
 8000fa4:	58024400 	.word	0x58024400
 8000fa8:	58020000 	.word	0x58020000

08000fac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b0ba      	sub	sp, #232	@ 0xe8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fc4:	f107 0310 	add.w	r3, r7, #16
 8000fc8:	22c0      	movs	r2, #192	@ 0xc0
 8000fca:	2100      	movs	r1, #0
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f006 fe12 	bl	8007bf6 <memset>
  if(huart->Instance==USART3)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a27      	ldr	r2, [pc, #156]	@ (8001074 <HAL_UART_MspInit+0xc8>)
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d146      	bne.n	800106a <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000fdc:	f04f 0202 	mov.w	r2, #2
 8000fe0:	f04f 0300 	mov.w	r3, #0
 8000fe4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fee:	f107 0310 	add.w	r3, r7, #16
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f002 faba 	bl	800356c <HAL_RCCEx_PeriphCLKConfig>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000ffe:	f7ff fe8b 	bl	8000d18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001002:	4b1d      	ldr	r3, [pc, #116]	@ (8001078 <HAL_UART_MspInit+0xcc>)
 8001004:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001008:	4a1b      	ldr	r2, [pc, #108]	@ (8001078 <HAL_UART_MspInit+0xcc>)
 800100a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800100e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001012:	4b19      	ldr	r3, [pc, #100]	@ (8001078 <HAL_UART_MspInit+0xcc>)
 8001014:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001018:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001020:	4b15      	ldr	r3, [pc, #84]	@ (8001078 <HAL_UART_MspInit+0xcc>)
 8001022:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001026:	4a14      	ldr	r2, [pc, #80]	@ (8001078 <HAL_UART_MspInit+0xcc>)
 8001028:	f043 0308 	orr.w	r3, r3, #8
 800102c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001030:	4b11      	ldr	r3, [pc, #68]	@ (8001078 <HAL_UART_MspInit+0xcc>)
 8001032:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001036:	f003 0308 	and.w	r3, r3, #8
 800103a:	60bb      	str	r3, [r7, #8]
 800103c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800103e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001042:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001046:	2302      	movs	r3, #2
 8001048:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001052:	2300      	movs	r3, #0
 8001054:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001058:	2307      	movs	r3, #7
 800105a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800105e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001062:	4619      	mov	r1, r3
 8001064:	4805      	ldr	r0, [pc, #20]	@ (800107c <HAL_UART_MspInit+0xd0>)
 8001066:	f000 ff57 	bl	8001f18 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 800106a:	bf00      	nop
 800106c:	37e8      	adds	r7, #232	@ 0xe8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40004800 	.word	0x40004800
 8001078:	58024400 	.word	0x58024400
 800107c:	58020c00 	.word	0x58020c00

08001080 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b0ba      	sub	sp, #232	@ 0xe8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001088:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]
 8001096:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001098:	f107 0310 	add.w	r3, r7, #16
 800109c:	22c0      	movs	r2, #192	@ 0xc0
 800109e:	2100      	movs	r1, #0
 80010a0:	4618      	mov	r0, r3
 80010a2:	f006 fda8 	bl	8007bf6 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4a30      	ldr	r2, [pc, #192]	@ (800116c <HAL_PCD_MspInit+0xec>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d159      	bne.n	8001164 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80010b0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80010b4:	f04f 0300 	mov.w	r3, #0
 80010b8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80010bc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80010c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010c4:	f107 0310 	add.w	r3, r7, #16
 80010c8:	4618      	mov	r0, r3
 80010ca:	f002 fa4f 	bl	800356c <HAL_RCCEx_PeriphCLKConfig>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 80010d4:	f7ff fe20 	bl	8000d18 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80010d8:	f001 fa52 	bl	8002580 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010dc:	4b24      	ldr	r3, [pc, #144]	@ (8001170 <HAL_PCD_MspInit+0xf0>)
 80010de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010e2:	4a23      	ldr	r2, [pc, #140]	@ (8001170 <HAL_PCD_MspInit+0xf0>)
 80010e4:	f043 0301 	orr.w	r3, r3, #1
 80010e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010ec:	4b20      	ldr	r3, [pc, #128]	@ (8001170 <HAL_PCD_MspInit+0xf0>)
 80010ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80010fa:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 80010fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001102:	2302      	movs	r3, #2
 8001104:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110e:	2300      	movs	r3, #0
 8001110:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001114:	230a      	movs	r3, #10
 8001116:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800111e:	4619      	mov	r1, r3
 8001120:	4814      	ldr	r0, [pc, #80]	@ (8001174 <HAL_PCD_MspInit+0xf4>)
 8001122:	f000 fef9 	bl	8001f18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001126:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800112a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800112e:	2300      	movs	r3, #0
 8001130:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001134:	2300      	movs	r3, #0
 8001136:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800113e:	4619      	mov	r1, r3
 8001140:	480c      	ldr	r0, [pc, #48]	@ (8001174 <HAL_PCD_MspInit+0xf4>)
 8001142:	f000 fee9 	bl	8001f18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001146:	4b0a      	ldr	r3, [pc, #40]	@ (8001170 <HAL_PCD_MspInit+0xf0>)
 8001148:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800114c:	4a08      	ldr	r2, [pc, #32]	@ (8001170 <HAL_PCD_MspInit+0xf0>)
 800114e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001152:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001156:	4b06      	ldr	r3, [pc, #24]	@ (8001170 <HAL_PCD_MspInit+0xf0>)
 8001158:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800115c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001160:	60bb      	str	r3, [r7, #8]
 8001162:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001164:	bf00      	nop
 8001166:	37e8      	adds	r7, #232	@ 0xe8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	40080000 	.word	0x40080000
 8001170:	58024400 	.word	0x58024400
 8001174:	58020000 	.word	0x58020000

08001178 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <NMI_Handler+0x4>

08001180 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <HardFault_Handler+0x4>

08001188 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <MemManage_Handler+0x4>

08001190 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001194:	bf00      	nop
 8001196:	e7fd      	b.n	8001194 <BusFault_Handler+0x4>

08001198 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800119c:	bf00      	nop
 800119e:	e7fd      	b.n	800119c <UsageFault_Handler+0x4>

080011a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr

080011ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011ae:	b480      	push	{r7}
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011b2:	bf00      	nop
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr

080011bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011c0:	bf00      	nop
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr

080011ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011ce:	f000 f927 	bl	8001420 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
	...

080011d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80011dc:	4b37      	ldr	r3, [pc, #220]	@ (80012bc <SystemInit+0xe4>)
 80011de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011e2:	4a36      	ldr	r2, [pc, #216]	@ (80012bc <SystemInit+0xe4>)
 80011e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011ec:	4b34      	ldr	r3, [pc, #208]	@ (80012c0 <SystemInit+0xe8>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f003 030f 	and.w	r3, r3, #15
 80011f4:	2b06      	cmp	r3, #6
 80011f6:	d807      	bhi.n	8001208 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011f8:	4b31      	ldr	r3, [pc, #196]	@ (80012c0 <SystemInit+0xe8>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f023 030f 	bic.w	r3, r3, #15
 8001200:	4a2f      	ldr	r2, [pc, #188]	@ (80012c0 <SystemInit+0xe8>)
 8001202:	f043 0307 	orr.w	r3, r3, #7
 8001206:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001208:	4b2e      	ldr	r3, [pc, #184]	@ (80012c4 <SystemInit+0xec>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a2d      	ldr	r2, [pc, #180]	@ (80012c4 <SystemInit+0xec>)
 800120e:	f043 0301 	orr.w	r3, r3, #1
 8001212:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001214:	4b2b      	ldr	r3, [pc, #172]	@ (80012c4 <SystemInit+0xec>)
 8001216:	2200      	movs	r2, #0
 8001218:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800121a:	4b2a      	ldr	r3, [pc, #168]	@ (80012c4 <SystemInit+0xec>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	4929      	ldr	r1, [pc, #164]	@ (80012c4 <SystemInit+0xec>)
 8001220:	4b29      	ldr	r3, [pc, #164]	@ (80012c8 <SystemInit+0xf0>)
 8001222:	4013      	ands	r3, r2
 8001224:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001226:	4b26      	ldr	r3, [pc, #152]	@ (80012c0 <SystemInit+0xe8>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f003 0308 	and.w	r3, r3, #8
 800122e:	2b00      	cmp	r3, #0
 8001230:	d007      	beq.n	8001242 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001232:	4b23      	ldr	r3, [pc, #140]	@ (80012c0 <SystemInit+0xe8>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f023 030f 	bic.w	r3, r3, #15
 800123a:	4a21      	ldr	r2, [pc, #132]	@ (80012c0 <SystemInit+0xe8>)
 800123c:	f043 0307 	orr.w	r3, r3, #7
 8001240:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001242:	4b20      	ldr	r3, [pc, #128]	@ (80012c4 <SystemInit+0xec>)
 8001244:	2200      	movs	r2, #0
 8001246:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001248:	4b1e      	ldr	r3, [pc, #120]	@ (80012c4 <SystemInit+0xec>)
 800124a:	2200      	movs	r2, #0
 800124c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800124e:	4b1d      	ldr	r3, [pc, #116]	@ (80012c4 <SystemInit+0xec>)
 8001250:	2200      	movs	r2, #0
 8001252:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001254:	4b1b      	ldr	r3, [pc, #108]	@ (80012c4 <SystemInit+0xec>)
 8001256:	4a1d      	ldr	r2, [pc, #116]	@ (80012cc <SystemInit+0xf4>)
 8001258:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800125a:	4b1a      	ldr	r3, [pc, #104]	@ (80012c4 <SystemInit+0xec>)
 800125c:	4a1c      	ldr	r2, [pc, #112]	@ (80012d0 <SystemInit+0xf8>)
 800125e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001260:	4b18      	ldr	r3, [pc, #96]	@ (80012c4 <SystemInit+0xec>)
 8001262:	4a1c      	ldr	r2, [pc, #112]	@ (80012d4 <SystemInit+0xfc>)
 8001264:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001266:	4b17      	ldr	r3, [pc, #92]	@ (80012c4 <SystemInit+0xec>)
 8001268:	2200      	movs	r2, #0
 800126a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800126c:	4b15      	ldr	r3, [pc, #84]	@ (80012c4 <SystemInit+0xec>)
 800126e:	4a19      	ldr	r2, [pc, #100]	@ (80012d4 <SystemInit+0xfc>)
 8001270:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001272:	4b14      	ldr	r3, [pc, #80]	@ (80012c4 <SystemInit+0xec>)
 8001274:	2200      	movs	r2, #0
 8001276:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001278:	4b12      	ldr	r3, [pc, #72]	@ (80012c4 <SystemInit+0xec>)
 800127a:	4a16      	ldr	r2, [pc, #88]	@ (80012d4 <SystemInit+0xfc>)
 800127c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800127e:	4b11      	ldr	r3, [pc, #68]	@ (80012c4 <SystemInit+0xec>)
 8001280:	2200      	movs	r2, #0
 8001282:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001284:	4b0f      	ldr	r3, [pc, #60]	@ (80012c4 <SystemInit+0xec>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a0e      	ldr	r2, [pc, #56]	@ (80012c4 <SystemInit+0xec>)
 800128a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800128e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001290:	4b0c      	ldr	r3, [pc, #48]	@ (80012c4 <SystemInit+0xec>)
 8001292:	2200      	movs	r2, #0
 8001294:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001296:	4b10      	ldr	r3, [pc, #64]	@ (80012d8 <SystemInit+0x100>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	4b10      	ldr	r3, [pc, #64]	@ (80012dc <SystemInit+0x104>)
 800129c:	4013      	ands	r3, r2
 800129e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80012a2:	d202      	bcs.n	80012aa <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80012a4:	4b0e      	ldr	r3, [pc, #56]	@ (80012e0 <SystemInit+0x108>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80012aa:	4b0e      	ldr	r3, [pc, #56]	@ (80012e4 <SystemInit+0x10c>)
 80012ac:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80012b0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80012b2:	bf00      	nop
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	e000ed00 	.word	0xe000ed00
 80012c0:	52002000 	.word	0x52002000
 80012c4:	58024400 	.word	0x58024400
 80012c8:	eaf6ed7f 	.word	0xeaf6ed7f
 80012cc:	02020200 	.word	0x02020200
 80012d0:	01ff0000 	.word	0x01ff0000
 80012d4:	01010280 	.word	0x01010280
 80012d8:	5c001000 	.word	0x5c001000
 80012dc:	ffff0000 	.word	0xffff0000
 80012e0:	51008108 	.word	0x51008108
 80012e4:	52004000 	.word	0x52004000

080012e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80012e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001320 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80012ec:	f7ff ff74 	bl	80011d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012f0:	480c      	ldr	r0, [pc, #48]	@ (8001324 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012f2:	490d      	ldr	r1, [pc, #52]	@ (8001328 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012f4:	4a0d      	ldr	r2, [pc, #52]	@ (800132c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012f8:	e002      	b.n	8001300 <LoopCopyDataInit>

080012fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012fe:	3304      	adds	r3, #4

08001300 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001300:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001302:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001304:	d3f9      	bcc.n	80012fa <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001306:	4a0a      	ldr	r2, [pc, #40]	@ (8001330 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001308:	4c0a      	ldr	r4, [pc, #40]	@ (8001334 <LoopFillZerobss+0x22>)
  movs r3, #0
 800130a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800130c:	e001      	b.n	8001312 <LoopFillZerobss>

0800130e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800130e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001310:	3204      	adds	r2, #4

08001312 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001312:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001314:	d3fb      	bcc.n	800130e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001316:	f006 fc77 	bl	8007c08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800131a:	f7ff fa0d 	bl	8000738 <main>
  bx  lr
 800131e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001320:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001324:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001328:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 800132c:	08007cb0 	.word	0x08007cb0
  ldr r2, =_sbss
 8001330:	240000d0 	.word	0x240000d0
  ldr r4, =_ebss
 8001334:	240007a4 	.word	0x240007a4

08001338 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001338:	e7fe      	b.n	8001338 <ADC3_IRQHandler>
	...

0800133c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001342:	2003      	movs	r0, #3
 8001344:	f000 f982 	bl	800164c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001348:	f001 ff3a 	bl	80031c0 <HAL_RCC_GetSysClockFreq>
 800134c:	4602      	mov	r2, r0
 800134e:	4b15      	ldr	r3, [pc, #84]	@ (80013a4 <HAL_Init+0x68>)
 8001350:	699b      	ldr	r3, [r3, #24]
 8001352:	0a1b      	lsrs	r3, r3, #8
 8001354:	f003 030f 	and.w	r3, r3, #15
 8001358:	4913      	ldr	r1, [pc, #76]	@ (80013a8 <HAL_Init+0x6c>)
 800135a:	5ccb      	ldrb	r3, [r1, r3]
 800135c:	f003 031f 	and.w	r3, r3, #31
 8001360:	fa22 f303 	lsr.w	r3, r2, r3
 8001364:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001366:	4b0f      	ldr	r3, [pc, #60]	@ (80013a4 <HAL_Init+0x68>)
 8001368:	699b      	ldr	r3, [r3, #24]
 800136a:	f003 030f 	and.w	r3, r3, #15
 800136e:	4a0e      	ldr	r2, [pc, #56]	@ (80013a8 <HAL_Init+0x6c>)
 8001370:	5cd3      	ldrb	r3, [r2, r3]
 8001372:	f003 031f 	and.w	r3, r3, #31
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	fa22 f303 	lsr.w	r3, r2, r3
 800137c:	4a0b      	ldr	r2, [pc, #44]	@ (80013ac <HAL_Init+0x70>)
 800137e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001380:	4a0b      	ldr	r2, [pc, #44]	@ (80013b0 <HAL_Init+0x74>)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001386:	2000      	movs	r0, #0
 8001388:	f000 f814 	bl	80013b4 <HAL_InitTick>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e002      	b.n	800139c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001396:	f7ff fcc5 	bl	8000d24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800139a:	2300      	movs	r3, #0
}
 800139c:	4618      	mov	r0, r3
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	58024400 	.word	0x58024400
 80013a8:	08007c68 	.word	0x08007c68
 80013ac:	24000004 	.word	0x24000004
 80013b0:	24000000 	.word	0x24000000

080013b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80013bc:	4b15      	ldr	r3, [pc, #84]	@ (8001414 <HAL_InitTick+0x60>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d101      	bne.n	80013c8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80013c4:	2301      	movs	r3, #1
 80013c6:	e021      	b.n	800140c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80013c8:	4b13      	ldr	r3, [pc, #76]	@ (8001418 <HAL_InitTick+0x64>)
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	4b11      	ldr	r3, [pc, #68]	@ (8001414 <HAL_InitTick+0x60>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	4619      	mov	r1, r3
 80013d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013da:	fbb2 f3f3 	udiv	r3, r2, r3
 80013de:	4618      	mov	r0, r3
 80013e0:	f000 f959 	bl	8001696 <HAL_SYSTICK_Config>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e00e      	b.n	800140c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b0f      	cmp	r3, #15
 80013f2:	d80a      	bhi.n	800140a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013f4:	2200      	movs	r2, #0
 80013f6:	6879      	ldr	r1, [r7, #4]
 80013f8:	f04f 30ff 	mov.w	r0, #4294967295
 80013fc:	f000 f931 	bl	8001662 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001400:	4a06      	ldr	r2, [pc, #24]	@ (800141c <HAL_InitTick+0x68>)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001406:	2300      	movs	r3, #0
 8001408:	e000      	b.n	800140c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
}
 800140c:	4618      	mov	r0, r3
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	2400000c 	.word	0x2400000c
 8001418:	24000000 	.word	0x24000000
 800141c:	24000008 	.word	0x24000008

08001420 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001424:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <HAL_IncTick+0x20>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	461a      	mov	r2, r3
 800142a:	4b06      	ldr	r3, [pc, #24]	@ (8001444 <HAL_IncTick+0x24>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4413      	add	r3, r2
 8001430:	4a04      	ldr	r2, [pc, #16]	@ (8001444 <HAL_IncTick+0x24>)
 8001432:	6013      	str	r3, [r2, #0]
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	2400000c 	.word	0x2400000c
 8001444:	240007a0 	.word	0x240007a0

08001448 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  return uwTick;
 800144c:	4b03      	ldr	r3, [pc, #12]	@ (800145c <HAL_GetTick+0x14>)
 800144e:	681b      	ldr	r3, [r3, #0]
}
 8001450:	4618      	mov	r0, r3
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	240007a0 	.word	0x240007a0

08001460 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001468:	f7ff ffee 	bl	8001448 <HAL_GetTick>
 800146c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001478:	d005      	beq.n	8001486 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800147a:	4b0a      	ldr	r3, [pc, #40]	@ (80014a4 <HAL_Delay+0x44>)
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	461a      	mov	r2, r3
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	4413      	add	r3, r2
 8001484:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001486:	bf00      	nop
 8001488:	f7ff ffde 	bl	8001448 <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	68fa      	ldr	r2, [r7, #12]
 8001494:	429a      	cmp	r2, r3
 8001496:	d8f7      	bhi.n	8001488 <HAL_Delay+0x28>
  {
  }
}
 8001498:	bf00      	nop
 800149a:	bf00      	nop
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	2400000c 	.word	0x2400000c

080014a8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80014ac:	4b03      	ldr	r3, [pc, #12]	@ (80014bc <HAL_GetREVID+0x14>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	0c1b      	lsrs	r3, r3, #16
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr
 80014bc:	5c001000 	.word	0x5c001000

080014c0 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80014c8:	4b06      	ldr	r3, [pc, #24]	@ (80014e4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 80014d0:	4904      	ldr	r1, [pc, #16]	@ (80014e4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	604b      	str	r3, [r1, #4]
}
 80014d8:	bf00      	nop
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	58000400 	.word	0x58000400

080014e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	f003 0307 	and.w	r3, r3, #7
 80014f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001528 <__NVIC_SetPriorityGrouping+0x40>)
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014fe:	68ba      	ldr	r2, [r7, #8]
 8001500:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001504:	4013      	ands	r3, r2
 8001506:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001510:	4b06      	ldr	r3, [pc, #24]	@ (800152c <__NVIC_SetPriorityGrouping+0x44>)
 8001512:	4313      	orrs	r3, r2
 8001514:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001516:	4a04      	ldr	r2, [pc, #16]	@ (8001528 <__NVIC_SetPriorityGrouping+0x40>)
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	60d3      	str	r3, [r2, #12]
}
 800151c:	bf00      	nop
 800151e:	3714      	adds	r7, #20
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	e000ed00 	.word	0xe000ed00
 800152c:	05fa0000 	.word	0x05fa0000

08001530 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001534:	4b04      	ldr	r3, [pc, #16]	@ (8001548 <__NVIC_GetPriorityGrouping+0x18>)
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	0a1b      	lsrs	r3, r3, #8
 800153a:	f003 0307 	and.w	r3, r3, #7
}
 800153e:	4618      	mov	r0, r3
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr
 8001548:	e000ed00 	.word	0xe000ed00

0800154c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	6039      	str	r1, [r7, #0]
 8001556:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001558:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800155c:	2b00      	cmp	r3, #0
 800155e:	db0a      	blt.n	8001576 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	b2da      	uxtb	r2, r3
 8001564:	490c      	ldr	r1, [pc, #48]	@ (8001598 <__NVIC_SetPriority+0x4c>)
 8001566:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800156a:	0112      	lsls	r2, r2, #4
 800156c:	b2d2      	uxtb	r2, r2
 800156e:	440b      	add	r3, r1
 8001570:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001574:	e00a      	b.n	800158c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	b2da      	uxtb	r2, r3
 800157a:	4908      	ldr	r1, [pc, #32]	@ (800159c <__NVIC_SetPriority+0x50>)
 800157c:	88fb      	ldrh	r3, [r7, #6]
 800157e:	f003 030f 	and.w	r3, r3, #15
 8001582:	3b04      	subs	r3, #4
 8001584:	0112      	lsls	r2, r2, #4
 8001586:	b2d2      	uxtb	r2, r2
 8001588:	440b      	add	r3, r1
 800158a:	761a      	strb	r2, [r3, #24]
}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	e000e100 	.word	0xe000e100
 800159c:	e000ed00 	.word	0xe000ed00

080015a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b089      	sub	sp, #36	@ 0x24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	60f8      	str	r0, [r7, #12]
 80015a8:	60b9      	str	r1, [r7, #8]
 80015aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	f003 0307 	and.w	r3, r3, #7
 80015b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	f1c3 0307 	rsb	r3, r3, #7
 80015ba:	2b04      	cmp	r3, #4
 80015bc:	bf28      	it	cs
 80015be:	2304      	movcs	r3, #4
 80015c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	3304      	adds	r3, #4
 80015c6:	2b06      	cmp	r3, #6
 80015c8:	d902      	bls.n	80015d0 <NVIC_EncodePriority+0x30>
 80015ca:	69fb      	ldr	r3, [r7, #28]
 80015cc:	3b03      	subs	r3, #3
 80015ce:	e000      	b.n	80015d2 <NVIC_EncodePriority+0x32>
 80015d0:	2300      	movs	r3, #0
 80015d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d4:	f04f 32ff 	mov.w	r2, #4294967295
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	fa02 f303 	lsl.w	r3, r2, r3
 80015de:	43da      	mvns	r2, r3
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	401a      	ands	r2, r3
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015e8:	f04f 31ff 	mov.w	r1, #4294967295
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	fa01 f303 	lsl.w	r3, r1, r3
 80015f2:	43d9      	mvns	r1, r3
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f8:	4313      	orrs	r3, r2
         );
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3724      	adds	r7, #36	@ 0x24
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
	...

08001608 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	3b01      	subs	r3, #1
 8001614:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001618:	d301      	bcc.n	800161e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800161a:	2301      	movs	r3, #1
 800161c:	e00f      	b.n	800163e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800161e:	4a0a      	ldr	r2, [pc, #40]	@ (8001648 <SysTick_Config+0x40>)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	3b01      	subs	r3, #1
 8001624:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001626:	210f      	movs	r1, #15
 8001628:	f04f 30ff 	mov.w	r0, #4294967295
 800162c:	f7ff ff8e 	bl	800154c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001630:	4b05      	ldr	r3, [pc, #20]	@ (8001648 <SysTick_Config+0x40>)
 8001632:	2200      	movs	r2, #0
 8001634:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001636:	4b04      	ldr	r3, [pc, #16]	@ (8001648 <SysTick_Config+0x40>)
 8001638:	2207      	movs	r2, #7
 800163a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800163c:	2300      	movs	r3, #0
}
 800163e:	4618      	mov	r0, r3
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	e000e010 	.word	0xe000e010

0800164c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f7ff ff47 	bl	80014e8 <__NVIC_SetPriorityGrouping>
}
 800165a:	bf00      	nop
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	b086      	sub	sp, #24
 8001666:	af00      	add	r7, sp, #0
 8001668:	4603      	mov	r3, r0
 800166a:	60b9      	str	r1, [r7, #8]
 800166c:	607a      	str	r2, [r7, #4]
 800166e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001670:	f7ff ff5e 	bl	8001530 <__NVIC_GetPriorityGrouping>
 8001674:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	68b9      	ldr	r1, [r7, #8]
 800167a:	6978      	ldr	r0, [r7, #20]
 800167c:	f7ff ff90 	bl	80015a0 <NVIC_EncodePriority>
 8001680:	4602      	mov	r2, r0
 8001682:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001686:	4611      	mov	r1, r2
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff ff5f 	bl	800154c <__NVIC_SetPriority>
}
 800168e:	bf00      	nop
 8001690:	3718      	adds	r7, #24
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	b082      	sub	sp, #8
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff ffb2 	bl	8001608 <SysTick_Config>
 80016a4:	4603      	mov	r3, r0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
	...

080016b0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d101      	bne.n	80016c2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	e0e3      	b.n	800188a <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d106      	bne.n	80016da <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2223      	movs	r2, #35	@ 0x23
 80016d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff fb3f 	bl	8000d58 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016da:	4b6e      	ldr	r3, [pc, #440]	@ (8001894 <HAL_ETH_Init+0x1e4>)
 80016dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80016e0:	4a6c      	ldr	r2, [pc, #432]	@ (8001894 <HAL_ETH_Init+0x1e4>)
 80016e2:	f043 0302 	orr.w	r3, r3, #2
 80016e6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80016ea:	4b6a      	ldr	r3, [pc, #424]	@ (8001894 <HAL_ETH_Init+0x1e4>)
 80016ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80016f0:	f003 0302 	and.w	r3, r3, #2
 80016f4:	60bb      	str	r3, [r7, #8]
 80016f6:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	7a1b      	ldrb	r3, [r3, #8]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d103      	bne.n	8001708 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8001700:	2000      	movs	r0, #0
 8001702:	f7ff fedd 	bl	80014c0 <HAL_SYSCFG_ETHInterfaceSelect>
 8001706:	e003      	b.n	8001710 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001708:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800170c:	f7ff fed8 	bl	80014c0 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8001710:	4b61      	ldr	r3, [pc, #388]	@ (8001898 <HAL_ETH_Init+0x1e8>)
 8001712:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	6812      	ldr	r2, [r2, #0]
 8001722:	f043 0301 	orr.w	r3, r3, #1
 8001726:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800172a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800172c:	f7ff fe8c 	bl	8001448 <HAL_GetTick>
 8001730:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001732:	e011      	b.n	8001758 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001734:	f7ff fe88 	bl	8001448 <HAL_GetTick>
 8001738:	4602      	mov	r2, r0
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001742:	d909      	bls.n	8001758 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2204      	movs	r2, #4
 8001748:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	22e0      	movs	r2, #224	@ 0xe0
 8001750:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e098      	b.n	800188a <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0301 	and.w	r3, r3, #1
 8001766:	2b00      	cmp	r3, #0
 8001768:	d1e4      	bne.n	8001734 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f000 f89e 	bl	80018ac <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8001770:	f001 fea0 	bl	80034b4 <HAL_RCC_GetHCLKFreq>
 8001774:	4603      	mov	r3, r0
 8001776:	4a49      	ldr	r2, [pc, #292]	@ (800189c <HAL_ETH_Init+0x1ec>)
 8001778:	fba2 2303 	umull	r2, r3, r2, r3
 800177c:	0c9a      	lsrs	r2, r3, #18
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	3a01      	subs	r2, #1
 8001784:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f000 fa81 	bl	8001c90 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001796:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800179a:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	6812      	ldr	r2, [r2, #0]
 80017a2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80017a6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80017aa:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	695b      	ldr	r3, [r3, #20]
 80017b2:	f003 0303 	and.w	r3, r3, #3
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d009      	beq.n	80017ce <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2201      	movs	r2, #1
 80017be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	22e0      	movs	r2, #224	@ 0xe0
 80017c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e05d      	b.n	800188a <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017d6:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80017da:	4b31      	ldr	r3, [pc, #196]	@ (80018a0 <HAL_ETH_Init+0x1f0>)
 80017dc:	4013      	ands	r3, r2
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	6952      	ldr	r2, [r2, #20]
 80017e2:	0051      	lsls	r1, r2, #1
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	6812      	ldr	r2, [r2, #0]
 80017e8:	430b      	orrs	r3, r1
 80017ea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80017ee:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f000 fae9 	bl	8001dca <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f000 fb2f 	bl	8001e5c <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	3305      	adds	r3, #5
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	021a      	lsls	r2, r3, #8
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	3304      	adds	r3, #4
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	4619      	mov	r1, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	430a      	orrs	r2, r1
 8001818:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	3303      	adds	r3, #3
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	061a      	lsls	r2, r3, #24
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	3302      	adds	r3, #2
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	041b      	lsls	r3, r3, #16
 8001830:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	3301      	adds	r3, #1
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800183c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800184a:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800184c:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	4b11      	ldr	r3, [pc, #68]	@ (80018a4 <HAL_ETH_Init+0x1f4>)
 800185e:	430b      	orrs	r3, r1
 8001860:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	4b0d      	ldr	r3, [pc, #52]	@ (80018a8 <HAL_ETH_Init+0x1f8>)
 8001872:	430b      	orrs	r3, r1
 8001874:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2200      	movs	r2, #0
 800187c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2210      	movs	r2, #16
 8001884:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001888:	2300      	movs	r3, #0
}
 800188a:	4618      	mov	r0, r3
 800188c:	3710      	adds	r7, #16
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	58024400 	.word	0x58024400
 8001898:	58000400 	.word	0x58000400
 800189c:	431bde83 	.word	0x431bde83
 80018a0:	ffff8001 	.word	0xffff8001
 80018a4:	0c020060 	.word	0x0c020060
 80018a8:	0c20c000 	.word	0x0c20c000

080018ac <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80018bc:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80018c4:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80018c6:	f001 fdf5 	bl	80034b4 <HAL_RCC_GetHCLKFreq>
 80018ca:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	4a1a      	ldr	r2, [pc, #104]	@ (8001938 <HAL_ETH_SetMDIOClockRange+0x8c>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d804      	bhi.n	80018de <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	e022      	b.n	8001924 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	4a16      	ldr	r2, [pc, #88]	@ (800193c <HAL_ETH_SetMDIOClockRange+0x90>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d204      	bcs.n	80018f0 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	e019      	b.n	8001924 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	4a13      	ldr	r2, [pc, #76]	@ (8001940 <HAL_ETH_SetMDIOClockRange+0x94>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d915      	bls.n	8001924 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	4a12      	ldr	r2, [pc, #72]	@ (8001944 <HAL_ETH_SetMDIOClockRange+0x98>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d804      	bhi.n	800190a <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	e00c      	b.n	8001924 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	4a0e      	ldr	r2, [pc, #56]	@ (8001948 <HAL_ETH_SetMDIOClockRange+0x9c>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d804      	bhi.n	800191c <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	e003      	b.n	8001924 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8001922:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	68fa      	ldr	r2, [r7, #12]
 800192a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 800192e:	bf00      	nop
 8001930:	3710      	adds	r7, #16
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	02160ebf 	.word	0x02160ebf
 800193c:	03938700 	.word	0x03938700
 8001940:	05f5e0ff 	.word	0x05f5e0ff
 8001944:	08f0d17f 	.word	0x08f0d17f
 8001948:	0ee6b27f 	.word	0x0ee6b27f

0800194c <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 800195e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	791b      	ldrb	r3, [r3, #4]
 8001964:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8001966:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	7b1b      	ldrb	r3, [r3, #12]
 800196c:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800196e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	7b5b      	ldrb	r3, [r3, #13]
 8001974:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001976:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	7b9b      	ldrb	r3, [r3, #14]
 800197c:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800197e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	7bdb      	ldrb	r3, [r3, #15]
 8001984:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001986:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001988:	683a      	ldr	r2, [r7, #0]
 800198a:	7c12      	ldrb	r2, [r2, #16]
 800198c:	2a00      	cmp	r2, #0
 800198e:	d102      	bne.n	8001996 <ETH_SetMACConfig+0x4a>
 8001990:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001994:	e000      	b.n	8001998 <ETH_SetMACConfig+0x4c>
 8001996:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001998:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800199a:	683a      	ldr	r2, [r7, #0]
 800199c:	7c52      	ldrb	r2, [r2, #17]
 800199e:	2a00      	cmp	r2, #0
 80019a0:	d102      	bne.n	80019a8 <ETH_SetMACConfig+0x5c>
 80019a2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80019a6:	e000      	b.n	80019aa <ETH_SetMACConfig+0x5e>
 80019a8:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80019aa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	7c9b      	ldrb	r3, [r3, #18]
 80019b0:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80019b2:	431a      	orrs	r2, r3
               macconf->Speed |
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 80019b8:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 80019be:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	7f1b      	ldrb	r3, [r3, #28]
 80019c4:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 80019c6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	7f5b      	ldrb	r3, [r3, #29]
 80019cc:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 80019ce:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80019d0:	683a      	ldr	r2, [r7, #0]
 80019d2:	7f92      	ldrb	r2, [r2, #30]
 80019d4:	2a00      	cmp	r2, #0
 80019d6:	d102      	bne.n	80019de <ETH_SetMACConfig+0x92>
 80019d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019dc:	e000      	b.n	80019e0 <ETH_SetMACConfig+0x94>
 80019de:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80019e0:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	7fdb      	ldrb	r3, [r3, #31]
 80019e6:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80019e8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80019ea:	683a      	ldr	r2, [r7, #0]
 80019ec:	f892 2020 	ldrb.w	r2, [r2, #32]
 80019f0:	2a00      	cmp	r2, #0
 80019f2:	d102      	bne.n	80019fa <ETH_SetMACConfig+0xae>
 80019f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019f8:	e000      	b.n	80019fc <ETH_SetMACConfig+0xb0>
 80019fa:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80019fc:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001a02:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001a0a:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8001a0c:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8001a12:	4313      	orrs	r3, r2
 8001a14:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	4b56      	ldr	r3, [pc, #344]	@ (8001b78 <ETH_SetMACConfig+0x22c>)
 8001a1e:	4013      	ands	r3, r2
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	6812      	ldr	r2, [r2, #0]
 8001a24:	68f9      	ldr	r1, [r7, #12]
 8001a26:	430b      	orrs	r3, r1
 8001a28:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a2e:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001a36:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001a38:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001a40:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001a42:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001a4a:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001a4c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8001a4e:	683a      	ldr	r2, [r7, #0]
 8001a50:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8001a54:	2a00      	cmp	r2, #0
 8001a56:	d102      	bne.n	8001a5e <ETH_SetMACConfig+0x112>
 8001a58:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001a5c:	e000      	b.n	8001a60 <ETH_SetMACConfig+0x114>
 8001a5e:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001a60:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001a66:	4313      	orrs	r3, r2
 8001a68:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	685a      	ldr	r2, [r3, #4]
 8001a70:	4b42      	ldr	r3, [pc, #264]	@ (8001b7c <ETH_SetMACConfig+0x230>)
 8001a72:	4013      	ands	r3, r2
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	6812      	ldr	r2, [r2, #0]
 8001a78:	68f9      	ldr	r1, [r7, #12]
 8001a7a:	430b      	orrs	r3, r1
 8001a7c:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001a84:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	68da      	ldr	r2, [r3, #12]
 8001a94:	4b3a      	ldr	r3, [pc, #232]	@ (8001b80 <ETH_SetMACConfig+0x234>)
 8001a96:	4013      	ands	r3, r2
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	6812      	ldr	r2, [r2, #0]
 8001a9c:	68f9      	ldr	r1, [r7, #12]
 8001a9e:	430b      	orrs	r3, r1
 8001aa0:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001aa8:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001aae:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8001ab0:	683a      	ldr	r2, [r7, #0]
 8001ab2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001ab6:	2a00      	cmp	r2, #0
 8001ab8:	d101      	bne.n	8001abe <ETH_SetMACConfig+0x172>
 8001aba:	2280      	movs	r2, #128	@ 0x80
 8001abc:	e000      	b.n	8001ac0 <ETH_SetMACConfig+0x174>
 8001abe:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8001ac0:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ac6:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001ad2:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	687a      	ldr	r2, [r7, #4]
 8001ada:	6812      	ldr	r2, [r2, #0]
 8001adc:	68f9      	ldr	r1, [r7, #12]
 8001ade:	430b      	orrs	r3, r1
 8001ae0:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8001ae8:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8001af0:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001af2:	4313      	orrs	r3, r2
 8001af4:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001afe:	f023 0103 	bic.w	r1, r3, #3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	68fa      	ldr	r2, [r7, #12]
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8001b16:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	430a      	orrs	r2, r1
 8001b24:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001b2c:	683a      	ldr	r2, [r7, #0]
 8001b2e:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8001b32:	2a00      	cmp	r2, #0
 8001b34:	d101      	bne.n	8001b3a <ETH_SetMACConfig+0x1ee>
 8001b36:	2240      	movs	r2, #64	@ 0x40
 8001b38:	e000      	b.n	8001b3c <ETH_SetMACConfig+0x1f0>
 8001b3a:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8001b3c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8001b44:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001b46:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8001b4e:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8001b50:	4313      	orrs	r3, r2
 8001b52:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8001b5c:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	68fa      	ldr	r2, [r7, #12]
 8001b66:	430a      	orrs	r2, r1
 8001b68:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8001b6c:	bf00      	nop
 8001b6e:	3714      	adds	r7, #20
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr
 8001b78:	00048083 	.word	0x00048083
 8001b7c:	c0f88000 	.word	0xc0f88000
 8001b80:	fffffef0 	.word	0xfffffef0

08001b84 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
 8001b8c:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	4b38      	ldr	r3, [pc, #224]	@ (8001c7c <ETH_SetDMAConfig+0xf8>)
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	683a      	ldr	r2, [r7, #0]
 8001b9e:	6811      	ldr	r1, [r2, #0]
 8001ba0:	687a      	ldr	r2, [r7, #4]
 8001ba2:	6812      	ldr	r2, [r2, #0]
 8001ba4:	430b      	orrs	r3, r1
 8001ba6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001baa:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	791b      	ldrb	r3, [r3, #4]
 8001bb0:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001bb6:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	7b1b      	ldrb	r3, [r3, #12]
 8001bbc:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bca:	685a      	ldr	r2, [r3, #4]
 8001bcc:	4b2c      	ldr	r3, [pc, #176]	@ (8001c80 <ETH_SetDMAConfig+0xfc>)
 8001bce:	4013      	ands	r3, r2
 8001bd0:	687a      	ldr	r2, [r7, #4]
 8001bd2:	6812      	ldr	r2, [r2, #0]
 8001bd4:	68f9      	ldr	r1, [r7, #12]
 8001bd6:	430b      	orrs	r3, r1
 8001bd8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001bdc:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	7b5b      	ldrb	r3, [r3, #13]
 8001be2:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001be8:	4313      	orrs	r3, r2
 8001bea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bf4:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8001bf8:	4b22      	ldr	r3, [pc, #136]	@ (8001c84 <ETH_SetDMAConfig+0x100>)
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	6812      	ldr	r2, [r2, #0]
 8001c00:	68f9      	ldr	r1, [r7, #12]
 8001c02:	430b      	orrs	r3, r1
 8001c04:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001c08:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	7d1b      	ldrb	r3, [r3, #20]
 8001c14:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001c16:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	7f5b      	ldrb	r3, [r3, #29]
 8001c1c:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c2a:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8001c2e:	4b16      	ldr	r3, [pc, #88]	@ (8001c88 <ETH_SetDMAConfig+0x104>)
 8001c30:	4013      	ands	r3, r2
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	6812      	ldr	r2, [r2, #0]
 8001c36:	68f9      	ldr	r1, [r7, #12]
 8001c38:	430b      	orrs	r3, r1
 8001c3a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001c3e:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	7f1b      	ldrb	r3, [r3, #28]
 8001c46:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c58:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8001c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c8c <ETH_SetDMAConfig+0x108>)
 8001c5e:	4013      	ands	r3, r2
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	6812      	ldr	r2, [r2, #0]
 8001c64:	68f9      	ldr	r1, [r7, #12]
 8001c66:	430b      	orrs	r3, r1
 8001c68:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001c6c:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8001c70:	bf00      	nop
 8001c72:	3714      	adds	r7, #20
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr
 8001c7c:	ffff87fd 	.word	0xffff87fd
 8001c80:	ffff2ffe 	.word	0xffff2ffe
 8001c84:	fffec000 	.word	0xfffec000
 8001c88:	ffc0efef 	.word	0xffc0efef
 8001c8c:	7fc0ffff 	.word	0x7fc0ffff

08001c90 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b0a4      	sub	sp, #144	@ 0x90
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001ccc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001cd0:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8001ce8:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8001cec:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001d04:	2300      	movs	r3, #0
 8001d06:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001d12:	2300      	movs	r3, #0
 8001d14:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001d16:	2300      	movs	r3, #0
 8001d18:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001d22:	2301      	movs	r3, #1
 8001d24:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001d28:	2320      	movs	r3, #32
 8001d2a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001d34:	2300      	movs	r3, #0
 8001d36:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001d3a:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8001d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001d40:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001d44:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001d46:	2300      	movs	r3, #0
 8001d48:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001d52:	2300      	movs	r3, #0
 8001d54:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001d64:	2301      	movs	r3, #1
 8001d66:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001d74:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d78:	4619      	mov	r1, r3
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f7ff fde6 	bl	800194c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001d80:	2301      	movs	r3, #1
 8001d82:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001d84:	2301      	movs	r3, #1
 8001d86:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001d92:	2300      	movs	r3, #0
 8001d94:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001d96:	2300      	movs	r3, #0
 8001d98:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001d9a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001d9e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001da0:	2300      	movs	r3, #0
 8001da2:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001da4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001da8:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001daa:	2300      	movs	r3, #0
 8001dac:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8001db0:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8001db4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001db6:	f107 0308 	add.w	r3, r7, #8
 8001dba:	4619      	mov	r1, r3
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f7ff fee1 	bl	8001b84 <ETH_SetDMAConfig>
}
 8001dc2:	bf00      	nop
 8001dc4:	3790      	adds	r7, #144	@ 0x90
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001dca:	b480      	push	{r7}
 8001dcc:	b085      	sub	sp, #20
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	e01d      	b.n	8001e14 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	68d9      	ldr	r1, [r3, #12]
 8001ddc:	68fa      	ldr	r2, [r7, #12]
 8001dde:	4613      	mov	r3, r2
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	4413      	add	r3, r2
 8001de4:	00db      	lsls	r3, r3, #3
 8001de6:	440b      	add	r3, r1
 8001de8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	2200      	movs	r2, #0
 8001df4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001e02:	68b9      	ldr	r1, [r7, #8]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	68fa      	ldr	r2, [r7, #12]
 8001e08:	3206      	adds	r2, #6
 8001e0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	3301      	adds	r3, #1
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	2b03      	cmp	r3, #3
 8001e18:	d9de      	bls.n	8001dd8 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e28:	461a      	mov	r2, r3
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	68da      	ldr	r2, [r3, #12]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e3c:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	68da      	ldr	r2, [r3, #12]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e4c:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8001e50:	bf00      	nop
 8001e52:	3714      	adds	r7, #20
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b085      	sub	sp, #20
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001e64:	2300      	movs	r3, #0
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	e023      	b.n	8001eb2 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6919      	ldr	r1, [r3, #16]
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	4613      	mov	r3, r2
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	4413      	add	r3, r2
 8001e76:	00db      	lsls	r3, r3, #3
 8001e78:	440b      	add	r3, r1
 8001e7a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	2200      	movs	r2, #0
 8001e86:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	2200      	movs	r2, #0
 8001e92:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	2200      	movs	r2, #0
 8001e98:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001ea0:	68b9      	ldr	r1, [r7, #8]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	68fa      	ldr	r2, [r7, #12]
 8001ea6:	3212      	adds	r2, #18
 8001ea8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	3301      	adds	r3, #1
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	2b03      	cmp	r3, #3
 8001eb6:	d9d8      	bls.n	8001e6a <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ede:	461a      	mov	r2, r3
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	691a      	ldr	r2, [r3, #16]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ef2:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	691b      	ldr	r3, [r3, #16]
 8001efa:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f06:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8001f0a:	bf00      	nop
 8001f0c:	3714      	adds	r7, #20
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
	...

08001f18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b089      	sub	sp, #36	@ 0x24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f22:	2300      	movs	r3, #0
 8001f24:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001f26:	4b89      	ldr	r3, [pc, #548]	@ (800214c <HAL_GPIO_Init+0x234>)
 8001f28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001f2a:	e194      	b.n	8002256 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	2101      	movs	r1, #1
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	fa01 f303 	lsl.w	r3, r1, r3
 8001f38:	4013      	ands	r3, r2
 8001f3a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	f000 8186 	beq.w	8002250 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f003 0303 	and.w	r3, r3, #3
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d005      	beq.n	8001f5c <HAL_GPIO_Init+0x44>
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f003 0303 	and.w	r3, r3, #3
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d130      	bne.n	8001fbe <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	2203      	movs	r2, #3
 8001f68:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6c:	43db      	mvns	r3, r3
 8001f6e:	69ba      	ldr	r2, [r7, #24]
 8001f70:	4013      	ands	r3, r2
 8001f72:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	68da      	ldr	r2, [r3, #12]
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	005b      	lsls	r3, r3, #1
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	69ba      	ldr	r2, [r7, #24]
 8001f8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f92:	2201      	movs	r2, #1
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	091b      	lsrs	r3, r3, #4
 8001fa8:	f003 0201 	and.w	r2, r3, #1
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	69ba      	ldr	r2, [r7, #24]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	69ba      	ldr	r2, [r7, #24]
 8001fbc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f003 0303 	and.w	r3, r3, #3
 8001fc6:	2b03      	cmp	r3, #3
 8001fc8:	d017      	beq.n	8001ffa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	2203      	movs	r2, #3
 8001fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fda:	43db      	mvns	r3, r3
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	689a      	ldr	r2, [r3, #8]
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	fa02 f303 	lsl.w	r3, r2, r3
 8001fee:	69ba      	ldr	r2, [r7, #24]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	69ba      	ldr	r2, [r7, #24]
 8001ff8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f003 0303 	and.w	r3, r3, #3
 8002002:	2b02      	cmp	r3, #2
 8002004:	d123      	bne.n	800204e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	08da      	lsrs	r2, r3, #3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	3208      	adds	r2, #8
 800200e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002012:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	f003 0307 	and.w	r3, r3, #7
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	220f      	movs	r2, #15
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	43db      	mvns	r3, r3
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	4013      	ands	r3, r2
 8002028:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	691a      	ldr	r2, [r3, #16]
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	f003 0307 	and.w	r3, r3, #7
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	fa02 f303 	lsl.w	r3, r2, r3
 800203a:	69ba      	ldr	r2, [r7, #24]
 800203c:	4313      	orrs	r3, r2
 800203e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	08da      	lsrs	r2, r3, #3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	3208      	adds	r2, #8
 8002048:	69b9      	ldr	r1, [r7, #24]
 800204a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	2203      	movs	r2, #3
 800205a:	fa02 f303 	lsl.w	r3, r2, r3
 800205e:	43db      	mvns	r3, r3
 8002060:	69ba      	ldr	r2, [r7, #24]
 8002062:	4013      	ands	r3, r2
 8002064:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f003 0203 	and.w	r2, r3, #3
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	69ba      	ldr	r2, [r7, #24]
 8002078:	4313      	orrs	r3, r2
 800207a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	69ba      	ldr	r2, [r7, #24]
 8002080:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800208a:	2b00      	cmp	r3, #0
 800208c:	f000 80e0 	beq.w	8002250 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002090:	4b2f      	ldr	r3, [pc, #188]	@ (8002150 <HAL_GPIO_Init+0x238>)
 8002092:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002096:	4a2e      	ldr	r2, [pc, #184]	@ (8002150 <HAL_GPIO_Init+0x238>)
 8002098:	f043 0302 	orr.w	r3, r3, #2
 800209c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80020a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002150 <HAL_GPIO_Init+0x238>)
 80020a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80020a6:	f003 0302 	and.w	r3, r3, #2
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020ae:	4a29      	ldr	r2, [pc, #164]	@ (8002154 <HAL_GPIO_Init+0x23c>)
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	089b      	lsrs	r3, r3, #2
 80020b4:	3302      	adds	r3, #2
 80020b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	f003 0303 	and.w	r3, r3, #3
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	220f      	movs	r2, #15
 80020c6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ca:	43db      	mvns	r3, r3
 80020cc:	69ba      	ldr	r2, [r7, #24]
 80020ce:	4013      	ands	r3, r2
 80020d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a20      	ldr	r2, [pc, #128]	@ (8002158 <HAL_GPIO_Init+0x240>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d052      	beq.n	8002180 <HAL_GPIO_Init+0x268>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a1f      	ldr	r2, [pc, #124]	@ (800215c <HAL_GPIO_Init+0x244>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d031      	beq.n	8002146 <HAL_GPIO_Init+0x22e>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a1e      	ldr	r2, [pc, #120]	@ (8002160 <HAL_GPIO_Init+0x248>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d02b      	beq.n	8002142 <HAL_GPIO_Init+0x22a>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a1d      	ldr	r2, [pc, #116]	@ (8002164 <HAL_GPIO_Init+0x24c>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d025      	beq.n	800213e <HAL_GPIO_Init+0x226>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a1c      	ldr	r2, [pc, #112]	@ (8002168 <HAL_GPIO_Init+0x250>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d01f      	beq.n	800213a <HAL_GPIO_Init+0x222>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a1b      	ldr	r2, [pc, #108]	@ (800216c <HAL_GPIO_Init+0x254>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d019      	beq.n	8002136 <HAL_GPIO_Init+0x21e>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a1a      	ldr	r2, [pc, #104]	@ (8002170 <HAL_GPIO_Init+0x258>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d013      	beq.n	8002132 <HAL_GPIO_Init+0x21a>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a19      	ldr	r2, [pc, #100]	@ (8002174 <HAL_GPIO_Init+0x25c>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d00d      	beq.n	800212e <HAL_GPIO_Init+0x216>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a18      	ldr	r2, [pc, #96]	@ (8002178 <HAL_GPIO_Init+0x260>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d007      	beq.n	800212a <HAL_GPIO_Init+0x212>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a17      	ldr	r2, [pc, #92]	@ (800217c <HAL_GPIO_Init+0x264>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d101      	bne.n	8002126 <HAL_GPIO_Init+0x20e>
 8002122:	2309      	movs	r3, #9
 8002124:	e02d      	b.n	8002182 <HAL_GPIO_Init+0x26a>
 8002126:	230a      	movs	r3, #10
 8002128:	e02b      	b.n	8002182 <HAL_GPIO_Init+0x26a>
 800212a:	2308      	movs	r3, #8
 800212c:	e029      	b.n	8002182 <HAL_GPIO_Init+0x26a>
 800212e:	2307      	movs	r3, #7
 8002130:	e027      	b.n	8002182 <HAL_GPIO_Init+0x26a>
 8002132:	2306      	movs	r3, #6
 8002134:	e025      	b.n	8002182 <HAL_GPIO_Init+0x26a>
 8002136:	2305      	movs	r3, #5
 8002138:	e023      	b.n	8002182 <HAL_GPIO_Init+0x26a>
 800213a:	2304      	movs	r3, #4
 800213c:	e021      	b.n	8002182 <HAL_GPIO_Init+0x26a>
 800213e:	2303      	movs	r3, #3
 8002140:	e01f      	b.n	8002182 <HAL_GPIO_Init+0x26a>
 8002142:	2302      	movs	r3, #2
 8002144:	e01d      	b.n	8002182 <HAL_GPIO_Init+0x26a>
 8002146:	2301      	movs	r3, #1
 8002148:	e01b      	b.n	8002182 <HAL_GPIO_Init+0x26a>
 800214a:	bf00      	nop
 800214c:	58000080 	.word	0x58000080
 8002150:	58024400 	.word	0x58024400
 8002154:	58000400 	.word	0x58000400
 8002158:	58020000 	.word	0x58020000
 800215c:	58020400 	.word	0x58020400
 8002160:	58020800 	.word	0x58020800
 8002164:	58020c00 	.word	0x58020c00
 8002168:	58021000 	.word	0x58021000
 800216c:	58021400 	.word	0x58021400
 8002170:	58021800 	.word	0x58021800
 8002174:	58021c00 	.word	0x58021c00
 8002178:	58022000 	.word	0x58022000
 800217c:	58022400 	.word	0x58022400
 8002180:	2300      	movs	r3, #0
 8002182:	69fa      	ldr	r2, [r7, #28]
 8002184:	f002 0203 	and.w	r2, r2, #3
 8002188:	0092      	lsls	r2, r2, #2
 800218a:	4093      	lsls	r3, r2
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	4313      	orrs	r3, r2
 8002190:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002192:	4938      	ldr	r1, [pc, #224]	@ (8002274 <HAL_GPIO_Init+0x35c>)
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	089b      	lsrs	r3, r3, #2
 8002198:	3302      	adds	r3, #2
 800219a:	69ba      	ldr	r2, [r7, #24]
 800219c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	43db      	mvns	r3, r3
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	4013      	ands	r3, r2
 80021b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d003      	beq.n	80021c6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80021be:	69ba      	ldr	r2, [r7, #24]
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80021c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80021ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	43db      	mvns	r3, r3
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	4013      	ands	r3, r2
 80021de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d003      	beq.n	80021f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80021f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	43db      	mvns	r3, r3
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	4013      	ands	r3, r2
 800220a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002214:	2b00      	cmp	r3, #0
 8002216:	d003      	beq.n	8002220 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002218:	69ba      	ldr	r2, [r7, #24]
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	4313      	orrs	r3, r2
 800221e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	69ba      	ldr	r2, [r7, #24]
 8002224:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	43db      	mvns	r3, r3
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	4013      	ands	r3, r2
 8002234:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d003      	beq.n	800224a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002242:	69ba      	ldr	r2, [r7, #24]
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	4313      	orrs	r3, r2
 8002248:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	3301      	adds	r3, #1
 8002254:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	fa22 f303 	lsr.w	r3, r2, r3
 8002260:	2b00      	cmp	r3, #0
 8002262:	f47f ae63 	bne.w	8001f2c <HAL_GPIO_Init+0x14>
  }
}
 8002266:	bf00      	nop
 8002268:	bf00      	nop
 800226a:	3724      	adds	r7, #36	@ 0x24
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	58000400 	.word	0x58000400

08002278 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	460b      	mov	r3, r1
 8002282:	807b      	strh	r3, [r7, #2]
 8002284:	4613      	mov	r3, r2
 8002286:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002288:	787b      	ldrb	r3, [r7, #1]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d003      	beq.n	8002296 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800228e:	887a      	ldrh	r2, [r7, #2]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002294:	e003      	b.n	800229e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002296:	887b      	ldrh	r3, [r7, #2]
 8002298:	041a      	lsls	r2, r3, #16
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	619a      	str	r2, [r3, #24]
}
 800229e:	bf00      	nop
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr

080022aa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b086      	sub	sp, #24
 80022ae:	af02      	add	r7, sp, #8
 80022b0:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d101      	bne.n	80022bc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e0fe      	b.n	80024ba <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d106      	bne.n	80022d6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f7fe fed5 	bl	8001080 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2203      	movs	r2, #3
 80022da:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f005 f9f2 	bl	80076cc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6818      	ldr	r0, [r3, #0]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	7c1a      	ldrb	r2, [r3, #16]
 80022f0:	f88d 2000 	strb.w	r2, [sp]
 80022f4:	3304      	adds	r3, #4
 80022f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022f8:	f005 f976 	bl	80075e8 <USB_CoreInit>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d005      	beq.n	800230e <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2202      	movs	r2, #2
 8002306:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e0d5      	b.n	80024ba <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2100      	movs	r1, #0
 8002314:	4618      	mov	r0, r3
 8002316:	f005 f9ea 	bl	80076ee <USB_SetCurrentMode>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d005      	beq.n	800232c <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2202      	movs	r2, #2
 8002324:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e0c6      	b.n	80024ba <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800232c:	2300      	movs	r3, #0
 800232e:	73fb      	strb	r3, [r7, #15]
 8002330:	e04a      	b.n	80023c8 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002332:	7bfa      	ldrb	r2, [r7, #15]
 8002334:	6879      	ldr	r1, [r7, #4]
 8002336:	4613      	mov	r3, r2
 8002338:	00db      	lsls	r3, r3, #3
 800233a:	4413      	add	r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	440b      	add	r3, r1
 8002340:	3315      	adds	r3, #21
 8002342:	2201      	movs	r2, #1
 8002344:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002346:	7bfa      	ldrb	r2, [r7, #15]
 8002348:	6879      	ldr	r1, [r7, #4]
 800234a:	4613      	mov	r3, r2
 800234c:	00db      	lsls	r3, r3, #3
 800234e:	4413      	add	r3, r2
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	440b      	add	r3, r1
 8002354:	3314      	adds	r3, #20
 8002356:	7bfa      	ldrb	r2, [r7, #15]
 8002358:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800235a:	7bfa      	ldrb	r2, [r7, #15]
 800235c:	7bfb      	ldrb	r3, [r7, #15]
 800235e:	b298      	uxth	r0, r3
 8002360:	6879      	ldr	r1, [r7, #4]
 8002362:	4613      	mov	r3, r2
 8002364:	00db      	lsls	r3, r3, #3
 8002366:	4413      	add	r3, r2
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	440b      	add	r3, r1
 800236c:	332e      	adds	r3, #46	@ 0x2e
 800236e:	4602      	mov	r2, r0
 8002370:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002372:	7bfa      	ldrb	r2, [r7, #15]
 8002374:	6879      	ldr	r1, [r7, #4]
 8002376:	4613      	mov	r3, r2
 8002378:	00db      	lsls	r3, r3, #3
 800237a:	4413      	add	r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	440b      	add	r3, r1
 8002380:	3318      	adds	r3, #24
 8002382:	2200      	movs	r2, #0
 8002384:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002386:	7bfa      	ldrb	r2, [r7, #15]
 8002388:	6879      	ldr	r1, [r7, #4]
 800238a:	4613      	mov	r3, r2
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	4413      	add	r3, r2
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	440b      	add	r3, r1
 8002394:	331c      	adds	r3, #28
 8002396:	2200      	movs	r2, #0
 8002398:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800239a:	7bfa      	ldrb	r2, [r7, #15]
 800239c:	6879      	ldr	r1, [r7, #4]
 800239e:	4613      	mov	r3, r2
 80023a0:	00db      	lsls	r3, r3, #3
 80023a2:	4413      	add	r3, r2
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	440b      	add	r3, r1
 80023a8:	3320      	adds	r3, #32
 80023aa:	2200      	movs	r2, #0
 80023ac:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80023ae:	7bfa      	ldrb	r2, [r7, #15]
 80023b0:	6879      	ldr	r1, [r7, #4]
 80023b2:	4613      	mov	r3, r2
 80023b4:	00db      	lsls	r3, r3, #3
 80023b6:	4413      	add	r3, r2
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	440b      	add	r3, r1
 80023bc:	3324      	adds	r3, #36	@ 0x24
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023c2:	7bfb      	ldrb	r3, [r7, #15]
 80023c4:	3301      	adds	r3, #1
 80023c6:	73fb      	strb	r3, [r7, #15]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	791b      	ldrb	r3, [r3, #4]
 80023cc:	7bfa      	ldrb	r2, [r7, #15]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d3af      	bcc.n	8002332 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023d2:	2300      	movs	r3, #0
 80023d4:	73fb      	strb	r3, [r7, #15]
 80023d6:	e044      	b.n	8002462 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80023d8:	7bfa      	ldrb	r2, [r7, #15]
 80023da:	6879      	ldr	r1, [r7, #4]
 80023dc:	4613      	mov	r3, r2
 80023de:	00db      	lsls	r3, r3, #3
 80023e0:	4413      	add	r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	440b      	add	r3, r1
 80023e6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80023ea:	2200      	movs	r2, #0
 80023ec:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80023ee:	7bfa      	ldrb	r2, [r7, #15]
 80023f0:	6879      	ldr	r1, [r7, #4]
 80023f2:	4613      	mov	r3, r2
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	4413      	add	r3, r2
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	440b      	add	r3, r1
 80023fc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002400:	7bfa      	ldrb	r2, [r7, #15]
 8002402:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002404:	7bfa      	ldrb	r2, [r7, #15]
 8002406:	6879      	ldr	r1, [r7, #4]
 8002408:	4613      	mov	r3, r2
 800240a:	00db      	lsls	r3, r3, #3
 800240c:	4413      	add	r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	440b      	add	r3, r1
 8002412:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002416:	2200      	movs	r2, #0
 8002418:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800241a:	7bfa      	ldrb	r2, [r7, #15]
 800241c:	6879      	ldr	r1, [r7, #4]
 800241e:	4613      	mov	r3, r2
 8002420:	00db      	lsls	r3, r3, #3
 8002422:	4413      	add	r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	440b      	add	r3, r1
 8002428:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002430:	7bfa      	ldrb	r2, [r7, #15]
 8002432:	6879      	ldr	r1, [r7, #4]
 8002434:	4613      	mov	r3, r2
 8002436:	00db      	lsls	r3, r3, #3
 8002438:	4413      	add	r3, r2
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	440b      	add	r3, r1
 800243e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002442:	2200      	movs	r2, #0
 8002444:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002446:	7bfa      	ldrb	r2, [r7, #15]
 8002448:	6879      	ldr	r1, [r7, #4]
 800244a:	4613      	mov	r3, r2
 800244c:	00db      	lsls	r3, r3, #3
 800244e:	4413      	add	r3, r2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	440b      	add	r3, r1
 8002454:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800245c:	7bfb      	ldrb	r3, [r7, #15]
 800245e:	3301      	adds	r3, #1
 8002460:	73fb      	strb	r3, [r7, #15]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	791b      	ldrb	r3, [r3, #4]
 8002466:	7bfa      	ldrb	r2, [r7, #15]
 8002468:	429a      	cmp	r2, r3
 800246a:	d3b5      	bcc.n	80023d8 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6818      	ldr	r0, [r3, #0]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	7c1a      	ldrb	r2, [r3, #16]
 8002474:	f88d 2000 	strb.w	r2, [sp]
 8002478:	3304      	adds	r3, #4
 800247a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800247c:	f005 f984 	bl	8007788 <USB_DevInit>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d005      	beq.n	8002492 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2202      	movs	r2, #2
 800248a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e013      	b.n	80024ba <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2201      	movs	r2, #1
 800249c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	7b1b      	ldrb	r3, [r3, #12]
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d102      	bne.n	80024ae <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f000 f80b 	bl	80024c4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4618      	mov	r0, r3
 80024b4:	f005 fb3f 	bl	8007b36 <USB_DevDisconnect>

  return HAL_OK;
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3710      	adds	r7, #16
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
	...

080024c4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2201      	movs	r2, #1
 80024d6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	699b      	ldr	r3, [r3, #24]
 80024e6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80024f2:	4b05      	ldr	r3, [pc, #20]	@ (8002508 <HAL_PCDEx_ActivateLPM+0x44>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	68fa      	ldr	r2, [r7, #12]
 80024f8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80024fa:	2300      	movs	r3, #0
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3714      	adds	r7, #20
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr
 8002508:	10000003 	.word	0x10000003

0800250c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b084      	sub	sp, #16
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002514:	4b19      	ldr	r3, [pc, #100]	@ (800257c <HAL_PWREx_ConfigSupply+0x70>)
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	f003 0304 	and.w	r3, r3, #4
 800251c:	2b04      	cmp	r3, #4
 800251e:	d00a      	beq.n	8002536 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002520:	4b16      	ldr	r3, [pc, #88]	@ (800257c <HAL_PWREx_ConfigSupply+0x70>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	f003 0307 	and.w	r3, r3, #7
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	429a      	cmp	r2, r3
 800252c:	d001      	beq.n	8002532 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e01f      	b.n	8002572 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002532:	2300      	movs	r3, #0
 8002534:	e01d      	b.n	8002572 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002536:	4b11      	ldr	r3, [pc, #68]	@ (800257c <HAL_PWREx_ConfigSupply+0x70>)
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	f023 0207 	bic.w	r2, r3, #7
 800253e:	490f      	ldr	r1, [pc, #60]	@ (800257c <HAL_PWREx_ConfigSupply+0x70>)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4313      	orrs	r3, r2
 8002544:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002546:	f7fe ff7f 	bl	8001448 <HAL_GetTick>
 800254a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800254c:	e009      	b.n	8002562 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800254e:	f7fe ff7b 	bl	8001448 <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800255c:	d901      	bls.n	8002562 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e007      	b.n	8002572 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002562:	4b06      	ldr	r3, [pc, #24]	@ (800257c <HAL_PWREx_ConfigSupply+0x70>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800256a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800256e:	d1ee      	bne.n	800254e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	58024800 	.word	0x58024800

08002580 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002584:	4b05      	ldr	r3, [pc, #20]	@ (800259c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	4a04      	ldr	r2, [pc, #16]	@ (800259c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800258a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800258e:	60d3      	str	r3, [r2, #12]
}
 8002590:	bf00      	nop
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	58024800 	.word	0x58024800

080025a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b08c      	sub	sp, #48	@ 0x30
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d102      	bne.n	80025b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	f000 bc48 	b.w	8002e44 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0301 	and.w	r3, r3, #1
 80025bc:	2b00      	cmp	r3, #0
 80025be:	f000 8088 	beq.w	80026d2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025c2:	4b99      	ldr	r3, [pc, #612]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 80025c4:	691b      	ldr	r3, [r3, #16]
 80025c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80025ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80025cc:	4b96      	ldr	r3, [pc, #600]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 80025ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80025d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025d4:	2b10      	cmp	r3, #16
 80025d6:	d007      	beq.n	80025e8 <HAL_RCC_OscConfig+0x48>
 80025d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025da:	2b18      	cmp	r3, #24
 80025dc:	d111      	bne.n	8002602 <HAL_RCC_OscConfig+0x62>
 80025de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025e0:	f003 0303 	and.w	r3, r3, #3
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d10c      	bne.n	8002602 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025e8:	4b8f      	ldr	r3, [pc, #572]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d06d      	beq.n	80026d0 <HAL_RCC_OscConfig+0x130>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d169      	bne.n	80026d0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	f000 bc21 	b.w	8002e44 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800260a:	d106      	bne.n	800261a <HAL_RCC_OscConfig+0x7a>
 800260c:	4b86      	ldr	r3, [pc, #536]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a85      	ldr	r2, [pc, #532]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002612:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002616:	6013      	str	r3, [r2, #0]
 8002618:	e02e      	b.n	8002678 <HAL_RCC_OscConfig+0xd8>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d10c      	bne.n	800263c <HAL_RCC_OscConfig+0x9c>
 8002622:	4b81      	ldr	r3, [pc, #516]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a80      	ldr	r2, [pc, #512]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002628:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800262c:	6013      	str	r3, [r2, #0]
 800262e:	4b7e      	ldr	r3, [pc, #504]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a7d      	ldr	r2, [pc, #500]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002634:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002638:	6013      	str	r3, [r2, #0]
 800263a:	e01d      	b.n	8002678 <HAL_RCC_OscConfig+0xd8>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002644:	d10c      	bne.n	8002660 <HAL_RCC_OscConfig+0xc0>
 8002646:	4b78      	ldr	r3, [pc, #480]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a77      	ldr	r2, [pc, #476]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 800264c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002650:	6013      	str	r3, [r2, #0]
 8002652:	4b75      	ldr	r3, [pc, #468]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a74      	ldr	r2, [pc, #464]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002658:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800265c:	6013      	str	r3, [r2, #0]
 800265e:	e00b      	b.n	8002678 <HAL_RCC_OscConfig+0xd8>
 8002660:	4b71      	ldr	r3, [pc, #452]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a70      	ldr	r2, [pc, #448]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002666:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800266a:	6013      	str	r3, [r2, #0]
 800266c:	4b6e      	ldr	r3, [pc, #440]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a6d      	ldr	r2, [pc, #436]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002672:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002676:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d013      	beq.n	80026a8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002680:	f7fe fee2 	bl	8001448 <HAL_GetTick>
 8002684:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002686:	e008      	b.n	800269a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002688:	f7fe fede 	bl	8001448 <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b64      	cmp	r3, #100	@ 0x64
 8002694:	d901      	bls.n	800269a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e3d4      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800269a:	4b63      	ldr	r3, [pc, #396]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d0f0      	beq.n	8002688 <HAL_RCC_OscConfig+0xe8>
 80026a6:	e014      	b.n	80026d2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a8:	f7fe fece 	bl	8001448 <HAL_GetTick>
 80026ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026ae:	e008      	b.n	80026c2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026b0:	f7fe feca 	bl	8001448 <HAL_GetTick>
 80026b4:	4602      	mov	r2, r0
 80026b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b8:	1ad3      	subs	r3, r2, r3
 80026ba:	2b64      	cmp	r3, #100	@ 0x64
 80026bc:	d901      	bls.n	80026c2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80026be:	2303      	movs	r3, #3
 80026c0:	e3c0      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026c2:	4b59      	ldr	r3, [pc, #356]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1f0      	bne.n	80026b0 <HAL_RCC_OscConfig+0x110>
 80026ce:	e000      	b.n	80026d2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	f000 80ca 	beq.w	8002874 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026e0:	4b51      	ldr	r3, [pc, #324]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 80026e2:	691b      	ldr	r3, [r3, #16]
 80026e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026e8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80026ea:	4b4f      	ldr	r3, [pc, #316]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 80026ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ee:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80026f0:	6a3b      	ldr	r3, [r7, #32]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d007      	beq.n	8002706 <HAL_RCC_OscConfig+0x166>
 80026f6:	6a3b      	ldr	r3, [r7, #32]
 80026f8:	2b18      	cmp	r3, #24
 80026fa:	d156      	bne.n	80027aa <HAL_RCC_OscConfig+0x20a>
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	f003 0303 	and.w	r3, r3, #3
 8002702:	2b00      	cmp	r3, #0
 8002704:	d151      	bne.n	80027aa <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002706:	4b48      	ldr	r3, [pc, #288]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0304 	and.w	r3, r3, #4
 800270e:	2b00      	cmp	r3, #0
 8002710:	d005      	beq.n	800271e <HAL_RCC_OscConfig+0x17e>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e392      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800271e:	4b42      	ldr	r3, [pc, #264]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f023 0219 	bic.w	r2, r3, #25
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	493f      	ldr	r1, [pc, #252]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 800272c:	4313      	orrs	r3, r2
 800272e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002730:	f7fe fe8a 	bl	8001448 <HAL_GetTick>
 8002734:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002736:	e008      	b.n	800274a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002738:	f7fe fe86 	bl	8001448 <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	2b02      	cmp	r3, #2
 8002744:	d901      	bls.n	800274a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e37c      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800274a:	4b37      	ldr	r3, [pc, #220]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0304 	and.w	r3, r3, #4
 8002752:	2b00      	cmp	r3, #0
 8002754:	d0f0      	beq.n	8002738 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002756:	f7fe fea7 	bl	80014a8 <HAL_GetREVID>
 800275a:	4603      	mov	r3, r0
 800275c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002760:	4293      	cmp	r3, r2
 8002762:	d817      	bhi.n	8002794 <HAL_RCC_OscConfig+0x1f4>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	691b      	ldr	r3, [r3, #16]
 8002768:	2b40      	cmp	r3, #64	@ 0x40
 800276a:	d108      	bne.n	800277e <HAL_RCC_OscConfig+0x1de>
 800276c:	4b2e      	ldr	r3, [pc, #184]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002774:	4a2c      	ldr	r2, [pc, #176]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002776:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800277a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800277c:	e07a      	b.n	8002874 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800277e:	4b2a      	ldr	r3, [pc, #168]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	691b      	ldr	r3, [r3, #16]
 800278a:	031b      	lsls	r3, r3, #12
 800278c:	4926      	ldr	r1, [pc, #152]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 800278e:	4313      	orrs	r3, r2
 8002790:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002792:	e06f      	b.n	8002874 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002794:	4b24      	ldr	r3, [pc, #144]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	691b      	ldr	r3, [r3, #16]
 80027a0:	061b      	lsls	r3, r3, #24
 80027a2:	4921      	ldr	r1, [pc, #132]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 80027a4:	4313      	orrs	r3, r2
 80027a6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027a8:	e064      	b.n	8002874 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d047      	beq.n	8002842 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80027b2:	4b1d      	ldr	r3, [pc, #116]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f023 0219 	bic.w	r2, r3, #25
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	491a      	ldr	r1, [pc, #104]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 80027c0:	4313      	orrs	r3, r2
 80027c2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c4:	f7fe fe40 	bl	8001448 <HAL_GetTick>
 80027c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027cc:	f7fe fe3c 	bl	8001448 <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e332      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027de:	4b12      	ldr	r3, [pc, #72]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0304 	and.w	r3, r3, #4
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d0f0      	beq.n	80027cc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ea:	f7fe fe5d 	bl	80014a8 <HAL_GetREVID>
 80027ee:	4603      	mov	r3, r0
 80027f0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d819      	bhi.n	800282c <HAL_RCC_OscConfig+0x28c>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	691b      	ldr	r3, [r3, #16]
 80027fc:	2b40      	cmp	r3, #64	@ 0x40
 80027fe:	d108      	bne.n	8002812 <HAL_RCC_OscConfig+0x272>
 8002800:	4b09      	ldr	r3, [pc, #36]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002808:	4a07      	ldr	r2, [pc, #28]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 800280a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800280e:	6053      	str	r3, [r2, #4]
 8002810:	e030      	b.n	8002874 <HAL_RCC_OscConfig+0x2d4>
 8002812:	4b05      	ldr	r3, [pc, #20]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	031b      	lsls	r3, r3, #12
 8002820:	4901      	ldr	r1, [pc, #4]	@ (8002828 <HAL_RCC_OscConfig+0x288>)
 8002822:	4313      	orrs	r3, r2
 8002824:	604b      	str	r3, [r1, #4]
 8002826:	e025      	b.n	8002874 <HAL_RCC_OscConfig+0x2d4>
 8002828:	58024400 	.word	0x58024400
 800282c:	4b9a      	ldr	r3, [pc, #616]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	691b      	ldr	r3, [r3, #16]
 8002838:	061b      	lsls	r3, r3, #24
 800283a:	4997      	ldr	r1, [pc, #604]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 800283c:	4313      	orrs	r3, r2
 800283e:	604b      	str	r3, [r1, #4]
 8002840:	e018      	b.n	8002874 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002842:	4b95      	ldr	r3, [pc, #596]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a94      	ldr	r2, [pc, #592]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 8002848:	f023 0301 	bic.w	r3, r3, #1
 800284c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800284e:	f7fe fdfb 	bl	8001448 <HAL_GetTick>
 8002852:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002854:	e008      	b.n	8002868 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002856:	f7fe fdf7 	bl	8001448 <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	2b02      	cmp	r3, #2
 8002862:	d901      	bls.n	8002868 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e2ed      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002868:	4b8b      	ldr	r3, [pc, #556]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0304 	and.w	r3, r3, #4
 8002870:	2b00      	cmp	r3, #0
 8002872:	d1f0      	bne.n	8002856 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0310 	and.w	r3, r3, #16
 800287c:	2b00      	cmp	r3, #0
 800287e:	f000 80a9 	beq.w	80029d4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002882:	4b85      	ldr	r3, [pc, #532]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800288a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800288c:	4b82      	ldr	r3, [pc, #520]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 800288e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002890:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002892:	69bb      	ldr	r3, [r7, #24]
 8002894:	2b08      	cmp	r3, #8
 8002896:	d007      	beq.n	80028a8 <HAL_RCC_OscConfig+0x308>
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	2b18      	cmp	r3, #24
 800289c:	d13a      	bne.n	8002914 <HAL_RCC_OscConfig+0x374>
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	f003 0303 	and.w	r3, r3, #3
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d135      	bne.n	8002914 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028a8:	4b7b      	ldr	r3, [pc, #492]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d005      	beq.n	80028c0 <HAL_RCC_OscConfig+0x320>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	69db      	ldr	r3, [r3, #28]
 80028b8:	2b80      	cmp	r3, #128	@ 0x80
 80028ba:	d001      	beq.n	80028c0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e2c1      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028c0:	f7fe fdf2 	bl	80014a8 <HAL_GetREVID>
 80028c4:	4603      	mov	r3, r0
 80028c6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d817      	bhi.n	80028fe <HAL_RCC_OscConfig+0x35e>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a1b      	ldr	r3, [r3, #32]
 80028d2:	2b20      	cmp	r3, #32
 80028d4:	d108      	bne.n	80028e8 <HAL_RCC_OscConfig+0x348>
 80028d6:	4b70      	ldr	r3, [pc, #448]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80028de:	4a6e      	ldr	r2, [pc, #440]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 80028e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80028e4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028e6:	e075      	b.n	80029d4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028e8:	4b6b      	ldr	r3, [pc, #428]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a1b      	ldr	r3, [r3, #32]
 80028f4:	069b      	lsls	r3, r3, #26
 80028f6:	4968      	ldr	r1, [pc, #416]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 80028f8:	4313      	orrs	r3, r2
 80028fa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028fc:	e06a      	b.n	80029d4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028fe:	4b66      	ldr	r3, [pc, #408]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6a1b      	ldr	r3, [r3, #32]
 800290a:	061b      	lsls	r3, r3, #24
 800290c:	4962      	ldr	r1, [pc, #392]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 800290e:	4313      	orrs	r3, r2
 8002910:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002912:	e05f      	b.n	80029d4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	69db      	ldr	r3, [r3, #28]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d042      	beq.n	80029a2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800291c:	4b5e      	ldr	r3, [pc, #376]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a5d      	ldr	r2, [pc, #372]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 8002922:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002926:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002928:	f7fe fd8e 	bl	8001448 <HAL_GetTick>
 800292c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800292e:	e008      	b.n	8002942 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002930:	f7fe fd8a 	bl	8001448 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	2b02      	cmp	r3, #2
 800293c:	d901      	bls.n	8002942 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e280      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002942:	4b55      	ldr	r3, [pc, #340]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800294a:	2b00      	cmp	r3, #0
 800294c:	d0f0      	beq.n	8002930 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800294e:	f7fe fdab 	bl	80014a8 <HAL_GetREVID>
 8002952:	4603      	mov	r3, r0
 8002954:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002958:	4293      	cmp	r3, r2
 800295a:	d817      	bhi.n	800298c <HAL_RCC_OscConfig+0x3ec>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6a1b      	ldr	r3, [r3, #32]
 8002960:	2b20      	cmp	r3, #32
 8002962:	d108      	bne.n	8002976 <HAL_RCC_OscConfig+0x3d6>
 8002964:	4b4c      	ldr	r3, [pc, #304]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800296c:	4a4a      	ldr	r2, [pc, #296]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 800296e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002972:	6053      	str	r3, [r2, #4]
 8002974:	e02e      	b.n	80029d4 <HAL_RCC_OscConfig+0x434>
 8002976:	4b48      	ldr	r3, [pc, #288]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a1b      	ldr	r3, [r3, #32]
 8002982:	069b      	lsls	r3, r3, #26
 8002984:	4944      	ldr	r1, [pc, #272]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 8002986:	4313      	orrs	r3, r2
 8002988:	604b      	str	r3, [r1, #4]
 800298a:	e023      	b.n	80029d4 <HAL_RCC_OscConfig+0x434>
 800298c:	4b42      	ldr	r3, [pc, #264]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6a1b      	ldr	r3, [r3, #32]
 8002998:	061b      	lsls	r3, r3, #24
 800299a:	493f      	ldr	r1, [pc, #252]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 800299c:	4313      	orrs	r3, r2
 800299e:	60cb      	str	r3, [r1, #12]
 80029a0:	e018      	b.n	80029d4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80029a2:	4b3d      	ldr	r3, [pc, #244]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a3c      	ldr	r2, [pc, #240]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 80029a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ae:	f7fe fd4b 	bl	8001448 <HAL_GetTick>
 80029b2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029b4:	e008      	b.n	80029c8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80029b6:	f7fe fd47 	bl	8001448 <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e23d      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029c8:	4b33      	ldr	r3, [pc, #204]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1f0      	bne.n	80029b6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0308 	and.w	r3, r3, #8
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d036      	beq.n	8002a4e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	695b      	ldr	r3, [r3, #20]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d019      	beq.n	8002a1c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029e8:	4b2b      	ldr	r3, [pc, #172]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 80029ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029ec:	4a2a      	ldr	r2, [pc, #168]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 80029ee:	f043 0301 	orr.w	r3, r3, #1
 80029f2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f4:	f7fe fd28 	bl	8001448 <HAL_GetTick>
 80029f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80029fa:	e008      	b.n	8002a0e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029fc:	f7fe fd24 	bl	8001448 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e21a      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a0e:	4b22      	ldr	r3, [pc, #136]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 8002a10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d0f0      	beq.n	80029fc <HAL_RCC_OscConfig+0x45c>
 8002a1a:	e018      	b.n	8002a4e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a1c:	4b1e      	ldr	r3, [pc, #120]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 8002a1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a20:	4a1d      	ldr	r2, [pc, #116]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 8002a22:	f023 0301 	bic.w	r3, r3, #1
 8002a26:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a28:	f7fe fd0e 	bl	8001448 <HAL_GetTick>
 8002a2c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a2e:	e008      	b.n	8002a42 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a30:	f7fe fd0a 	bl	8001448 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e200      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a42:	4b15      	ldr	r3, [pc, #84]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 8002a44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d1f0      	bne.n	8002a30 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 0320 	and.w	r3, r3, #32
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d039      	beq.n	8002ace <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	699b      	ldr	r3, [r3, #24]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d01c      	beq.n	8002a9c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a62:	4b0d      	ldr	r3, [pc, #52]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a0c      	ldr	r2, [pc, #48]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 8002a68:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a6c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a6e:	f7fe fceb 	bl	8001448 <HAL_GetTick>
 8002a72:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a74:	e008      	b.n	8002a88 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a76:	f7fe fce7 	bl	8001448 <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d901      	bls.n	8002a88 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e1dd      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a88:	4b03      	ldr	r3, [pc, #12]	@ (8002a98 <HAL_RCC_OscConfig+0x4f8>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d0f0      	beq.n	8002a76 <HAL_RCC_OscConfig+0x4d6>
 8002a94:	e01b      	b.n	8002ace <HAL_RCC_OscConfig+0x52e>
 8002a96:	bf00      	nop
 8002a98:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002a9c:	4b9b      	ldr	r3, [pc, #620]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a9a      	ldr	r2, [pc, #616]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002aa2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002aa6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002aa8:	f7fe fcce 	bl	8001448 <HAL_GetTick>
 8002aac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002aae:	e008      	b.n	8002ac2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ab0:	f7fe fcca 	bl	8001448 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e1c0      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ac2:	4b92      	ldr	r3, [pc, #584]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d1f0      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0304 	and.w	r3, r3, #4
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f000 8081 	beq.w	8002bde <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002adc:	4b8c      	ldr	r3, [pc, #560]	@ (8002d10 <HAL_RCC_OscConfig+0x770>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a8b      	ldr	r2, [pc, #556]	@ (8002d10 <HAL_RCC_OscConfig+0x770>)
 8002ae2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ae6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ae8:	f7fe fcae 	bl	8001448 <HAL_GetTick>
 8002aec:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002aee:	e008      	b.n	8002b02 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002af0:	f7fe fcaa 	bl	8001448 <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b64      	cmp	r3, #100	@ 0x64
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e1a0      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b02:	4b83      	ldr	r3, [pc, #524]	@ (8002d10 <HAL_RCC_OscConfig+0x770>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d0f0      	beq.n	8002af0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d106      	bne.n	8002b24 <HAL_RCC_OscConfig+0x584>
 8002b16:	4b7d      	ldr	r3, [pc, #500]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b1a:	4a7c      	ldr	r2, [pc, #496]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002b1c:	f043 0301 	orr.w	r3, r3, #1
 8002b20:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b22:	e02d      	b.n	8002b80 <HAL_RCC_OscConfig+0x5e0>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d10c      	bne.n	8002b46 <HAL_RCC_OscConfig+0x5a6>
 8002b2c:	4b77      	ldr	r3, [pc, #476]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002b2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b30:	4a76      	ldr	r2, [pc, #472]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002b32:	f023 0301 	bic.w	r3, r3, #1
 8002b36:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b38:	4b74      	ldr	r3, [pc, #464]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002b3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b3c:	4a73      	ldr	r2, [pc, #460]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002b3e:	f023 0304 	bic.w	r3, r3, #4
 8002b42:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b44:	e01c      	b.n	8002b80 <HAL_RCC_OscConfig+0x5e0>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	2b05      	cmp	r3, #5
 8002b4c:	d10c      	bne.n	8002b68 <HAL_RCC_OscConfig+0x5c8>
 8002b4e:	4b6f      	ldr	r3, [pc, #444]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b52:	4a6e      	ldr	r2, [pc, #440]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002b54:	f043 0304 	orr.w	r3, r3, #4
 8002b58:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b5a:	4b6c      	ldr	r3, [pc, #432]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b5e:	4a6b      	ldr	r2, [pc, #428]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002b60:	f043 0301 	orr.w	r3, r3, #1
 8002b64:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b66:	e00b      	b.n	8002b80 <HAL_RCC_OscConfig+0x5e0>
 8002b68:	4b68      	ldr	r3, [pc, #416]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002b6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b6c:	4a67      	ldr	r2, [pc, #412]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002b6e:	f023 0301 	bic.w	r3, r3, #1
 8002b72:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b74:	4b65      	ldr	r3, [pc, #404]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b78:	4a64      	ldr	r2, [pc, #400]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002b7a:	f023 0304 	bic.w	r3, r3, #4
 8002b7e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d015      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b88:	f7fe fc5e 	bl	8001448 <HAL_GetTick>
 8002b8c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b8e:	e00a      	b.n	8002ba6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b90:	f7fe fc5a 	bl	8001448 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e14e      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ba6:	4b59      	ldr	r3, [pc, #356]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002ba8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d0ee      	beq.n	8002b90 <HAL_RCC_OscConfig+0x5f0>
 8002bb2:	e014      	b.n	8002bde <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bb4:	f7fe fc48 	bl	8001448 <HAL_GetTick>
 8002bb8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bba:	e00a      	b.n	8002bd2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bbc:	f7fe fc44 	bl	8001448 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e138      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bd2:	4b4e      	ldr	r3, [pc, #312]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002bd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1ee      	bne.n	8002bbc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	f000 812d 	beq.w	8002e42 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002be8:	4b48      	ldr	r3, [pc, #288]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002bea:	691b      	ldr	r3, [r3, #16]
 8002bec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002bf0:	2b18      	cmp	r3, #24
 8002bf2:	f000 80bd 	beq.w	8002d70 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	f040 809e 	bne.w	8002d3c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c00:	4b42      	ldr	r3, [pc, #264]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a41      	ldr	r2, [pc, #260]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002c06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c0c:	f7fe fc1c 	bl	8001448 <HAL_GetTick>
 8002c10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c12:	e008      	b.n	8002c26 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c14:	f7fe fc18 	bl	8001448 <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e10e      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c26:	4b39      	ldr	r3, [pc, #228]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1f0      	bne.n	8002c14 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c32:	4b36      	ldr	r3, [pc, #216]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002c34:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c36:	4b37      	ldr	r3, [pc, #220]	@ (8002d14 <HAL_RCC_OscConfig+0x774>)
 8002c38:	4013      	ands	r3, r2
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002c3e:	687a      	ldr	r2, [r7, #4]
 8002c40:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002c42:	0112      	lsls	r2, r2, #4
 8002c44:	430a      	orrs	r2, r1
 8002c46:	4931      	ldr	r1, [pc, #196]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	628b      	str	r3, [r1, #40]	@ 0x28
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c50:	3b01      	subs	r3, #1
 8002c52:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c5a:	3b01      	subs	r3, #1
 8002c5c:	025b      	lsls	r3, r3, #9
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	431a      	orrs	r2, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c66:	3b01      	subs	r3, #1
 8002c68:	041b      	lsls	r3, r3, #16
 8002c6a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c74:	3b01      	subs	r3, #1
 8002c76:	061b      	lsls	r3, r3, #24
 8002c78:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002c7c:	4923      	ldr	r1, [pc, #140]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002c82:	4b22      	ldr	r3, [pc, #136]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c86:	4a21      	ldr	r2, [pc, #132]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002c88:	f023 0301 	bic.w	r3, r3, #1
 8002c8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002c8e:	4b1f      	ldr	r3, [pc, #124]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002c90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c92:	4b21      	ldr	r3, [pc, #132]	@ (8002d18 <HAL_RCC_OscConfig+0x778>)
 8002c94:	4013      	ands	r3, r2
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c9a:	00d2      	lsls	r2, r2, #3
 8002c9c:	491b      	ldr	r1, [pc, #108]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002ca2:	4b1a      	ldr	r3, [pc, #104]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca6:	f023 020c 	bic.w	r2, r3, #12
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cae:	4917      	ldr	r1, [pc, #92]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002cb4:	4b15      	ldr	r3, [pc, #84]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cb8:	f023 0202 	bic.w	r2, r3, #2
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc0:	4912      	ldr	r1, [pc, #72]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002cc6:	4b11      	ldr	r3, [pc, #68]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cca:	4a10      	ldr	r2, [pc, #64]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002ccc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd6:	4a0d      	ldr	r2, [pc, #52]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002cd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002cde:	4b0b      	ldr	r3, [pc, #44]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce2:	4a0a      	ldr	r2, [pc, #40]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002ce4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ce8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002cea:	4b08      	ldr	r3, [pc, #32]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cee:	4a07      	ldr	r2, [pc, #28]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002cf0:	f043 0301 	orr.w	r3, r3, #1
 8002cf4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cf6:	4b05      	ldr	r3, [pc, #20]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a04      	ldr	r2, [pc, #16]	@ (8002d0c <HAL_RCC_OscConfig+0x76c>)
 8002cfc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d02:	f7fe fba1 	bl	8001448 <HAL_GetTick>
 8002d06:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d08:	e011      	b.n	8002d2e <HAL_RCC_OscConfig+0x78e>
 8002d0a:	bf00      	nop
 8002d0c:	58024400 	.word	0x58024400
 8002d10:	58024800 	.word	0x58024800
 8002d14:	fffffc0c 	.word	0xfffffc0c
 8002d18:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d1c:	f7fe fb94 	bl	8001448 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e08a      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d2e:	4b47      	ldr	r3, [pc, #284]	@ (8002e4c <HAL_RCC_OscConfig+0x8ac>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d0f0      	beq.n	8002d1c <HAL_RCC_OscConfig+0x77c>
 8002d3a:	e082      	b.n	8002e42 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d3c:	4b43      	ldr	r3, [pc, #268]	@ (8002e4c <HAL_RCC_OscConfig+0x8ac>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a42      	ldr	r2, [pc, #264]	@ (8002e4c <HAL_RCC_OscConfig+0x8ac>)
 8002d42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d48:	f7fe fb7e 	bl	8001448 <HAL_GetTick>
 8002d4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d4e:	e008      	b.n	8002d62 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d50:	f7fe fb7a 	bl	8001448 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d901      	bls.n	8002d62 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e070      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d62:	4b3a      	ldr	r3, [pc, #232]	@ (8002e4c <HAL_RCC_OscConfig+0x8ac>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d1f0      	bne.n	8002d50 <HAL_RCC_OscConfig+0x7b0>
 8002d6e:	e068      	b.n	8002e42 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002d70:	4b36      	ldr	r3, [pc, #216]	@ (8002e4c <HAL_RCC_OscConfig+0x8ac>)
 8002d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d74:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002d76:	4b35      	ldr	r3, [pc, #212]	@ (8002e4c <HAL_RCC_OscConfig+0x8ac>)
 8002d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d031      	beq.n	8002de8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	f003 0203 	and.w	r2, r3, #3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d12a      	bne.n	8002de8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	091b      	lsrs	r3, r3, #4
 8002d96:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d122      	bne.n	8002de8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dac:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d11a      	bne.n	8002de8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	0a5b      	lsrs	r3, r3, #9
 8002db6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dbe:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d111      	bne.n	8002de8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	0c1b      	lsrs	r3, r3, #16
 8002dc8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dd0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d108      	bne.n	8002de8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	0e1b      	lsrs	r3, r3, #24
 8002dda:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002de2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d001      	beq.n	8002dec <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e02b      	b.n	8002e44 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002dec:	4b17      	ldr	r3, [pc, #92]	@ (8002e4c <HAL_RCC_OscConfig+0x8ac>)
 8002dee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002df0:	08db      	lsrs	r3, r3, #3
 8002df2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002df6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d01f      	beq.n	8002e42 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002e02:	4b12      	ldr	r3, [pc, #72]	@ (8002e4c <HAL_RCC_OscConfig+0x8ac>)
 8002e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e06:	4a11      	ldr	r2, [pc, #68]	@ (8002e4c <HAL_RCC_OscConfig+0x8ac>)
 8002e08:	f023 0301 	bic.w	r3, r3, #1
 8002e0c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e0e:	f7fe fb1b 	bl	8001448 <HAL_GetTick>
 8002e12:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002e14:	bf00      	nop
 8002e16:	f7fe fb17 	bl	8001448 <HAL_GetTick>
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d0f9      	beq.n	8002e16 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002e22:	4b0a      	ldr	r3, [pc, #40]	@ (8002e4c <HAL_RCC_OscConfig+0x8ac>)
 8002e24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e26:	4b0a      	ldr	r3, [pc, #40]	@ (8002e50 <HAL_RCC_OscConfig+0x8b0>)
 8002e28:	4013      	ands	r3, r2
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002e2e:	00d2      	lsls	r2, r2, #3
 8002e30:	4906      	ldr	r1, [pc, #24]	@ (8002e4c <HAL_RCC_OscConfig+0x8ac>)
 8002e32:	4313      	orrs	r3, r2
 8002e34:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002e36:	4b05      	ldr	r3, [pc, #20]	@ (8002e4c <HAL_RCC_OscConfig+0x8ac>)
 8002e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e3a:	4a04      	ldr	r2, [pc, #16]	@ (8002e4c <HAL_RCC_OscConfig+0x8ac>)
 8002e3c:	f043 0301 	orr.w	r3, r3, #1
 8002e40:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002e42:	2300      	movs	r3, #0
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3730      	adds	r7, #48	@ 0x30
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	58024400 	.word	0x58024400
 8002e50:	ffff0007 	.word	0xffff0007

08002e54 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b086      	sub	sp, #24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e19c      	b.n	80031a2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e68:	4b8a      	ldr	r3, [pc, #552]	@ (8003094 <HAL_RCC_ClockConfig+0x240>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 030f 	and.w	r3, r3, #15
 8002e70:	683a      	ldr	r2, [r7, #0]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d910      	bls.n	8002e98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e76:	4b87      	ldr	r3, [pc, #540]	@ (8003094 <HAL_RCC_ClockConfig+0x240>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f023 020f 	bic.w	r2, r3, #15
 8002e7e:	4985      	ldr	r1, [pc, #532]	@ (8003094 <HAL_RCC_ClockConfig+0x240>)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e86:	4b83      	ldr	r3, [pc, #524]	@ (8003094 <HAL_RCC_ClockConfig+0x240>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 030f 	and.w	r3, r3, #15
 8002e8e:	683a      	ldr	r2, [r7, #0]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d001      	beq.n	8002e98 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e184      	b.n	80031a2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0304 	and.w	r3, r3, #4
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d010      	beq.n	8002ec6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	691a      	ldr	r2, [r3, #16]
 8002ea8:	4b7b      	ldr	r3, [pc, #492]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d908      	bls.n	8002ec6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002eb4:	4b78      	ldr	r3, [pc, #480]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	691b      	ldr	r3, [r3, #16]
 8002ec0:	4975      	ldr	r1, [pc, #468]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0308 	and.w	r3, r3, #8
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d010      	beq.n	8002ef4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	695a      	ldr	r2, [r3, #20]
 8002ed6:	4b70      	ldr	r3, [pc, #448]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d908      	bls.n	8002ef4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002ee2:	4b6d      	ldr	r3, [pc, #436]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	695b      	ldr	r3, [r3, #20]
 8002eee:	496a      	ldr	r1, [pc, #424]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0310 	and.w	r3, r3, #16
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d010      	beq.n	8002f22 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	699a      	ldr	r2, [r3, #24]
 8002f04:	4b64      	ldr	r3, [pc, #400]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002f06:	69db      	ldr	r3, [r3, #28]
 8002f08:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d908      	bls.n	8002f22 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002f10:	4b61      	ldr	r3, [pc, #388]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002f12:	69db      	ldr	r3, [r3, #28]
 8002f14:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	699b      	ldr	r3, [r3, #24]
 8002f1c:	495e      	ldr	r1, [pc, #376]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0320 	and.w	r3, r3, #32
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d010      	beq.n	8002f50 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	69da      	ldr	r2, [r3, #28]
 8002f32:	4b59      	ldr	r3, [pc, #356]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002f34:	6a1b      	ldr	r3, [r3, #32]
 8002f36:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d908      	bls.n	8002f50 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002f3e:	4b56      	ldr	r3, [pc, #344]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002f40:	6a1b      	ldr	r3, [r3, #32]
 8002f42:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	69db      	ldr	r3, [r3, #28]
 8002f4a:	4953      	ldr	r1, [pc, #332]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0302 	and.w	r3, r3, #2
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d010      	beq.n	8002f7e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	68da      	ldr	r2, [r3, #12]
 8002f60:	4b4d      	ldr	r3, [pc, #308]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	f003 030f 	and.w	r3, r3, #15
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d908      	bls.n	8002f7e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f6c:	4b4a      	ldr	r3, [pc, #296]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002f6e:	699b      	ldr	r3, [r3, #24]
 8002f70:	f023 020f 	bic.w	r2, r3, #15
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	4947      	ldr	r1, [pc, #284]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0301 	and.w	r3, r3, #1
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d055      	beq.n	8003036 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002f8a:	4b43      	ldr	r3, [pc, #268]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	4940      	ldr	r1, [pc, #256]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d107      	bne.n	8002fb4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002fa4:	4b3c      	ldr	r3, [pc, #240]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d121      	bne.n	8002ff4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e0f6      	b.n	80031a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	2b03      	cmp	r3, #3
 8002fba:	d107      	bne.n	8002fcc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002fbc:	4b36      	ldr	r3, [pc, #216]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d115      	bne.n	8002ff4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e0ea      	b.n	80031a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d107      	bne.n	8002fe4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002fd4:	4b30      	ldr	r3, [pc, #192]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d109      	bne.n	8002ff4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e0de      	b.n	80031a2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002fe4:	4b2c      	ldr	r3, [pc, #176]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0304 	and.w	r3, r3, #4
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d101      	bne.n	8002ff4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e0d6      	b.n	80031a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ff4:	4b28      	ldr	r3, [pc, #160]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8002ff6:	691b      	ldr	r3, [r3, #16]
 8002ff8:	f023 0207 	bic.w	r2, r3, #7
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	4925      	ldr	r1, [pc, #148]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8003002:	4313      	orrs	r3, r2
 8003004:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003006:	f7fe fa1f 	bl	8001448 <HAL_GetTick>
 800300a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800300c:	e00a      	b.n	8003024 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800300e:	f7fe fa1b 	bl	8001448 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	f241 3288 	movw	r2, #5000	@ 0x1388
 800301c:	4293      	cmp	r3, r2
 800301e:	d901      	bls.n	8003024 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003020:	2303      	movs	r3, #3
 8003022:	e0be      	b.n	80031a2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003024:	4b1c      	ldr	r3, [pc, #112]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8003026:	691b      	ldr	r3, [r3, #16]
 8003028:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	00db      	lsls	r3, r3, #3
 8003032:	429a      	cmp	r2, r3
 8003034:	d1eb      	bne.n	800300e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d010      	beq.n	8003064 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	68da      	ldr	r2, [r3, #12]
 8003046:	4b14      	ldr	r3, [pc, #80]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8003048:	699b      	ldr	r3, [r3, #24]
 800304a:	f003 030f 	and.w	r3, r3, #15
 800304e:	429a      	cmp	r2, r3
 8003050:	d208      	bcs.n	8003064 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003052:	4b11      	ldr	r3, [pc, #68]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	f023 020f 	bic.w	r2, r3, #15
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	68db      	ldr	r3, [r3, #12]
 800305e:	490e      	ldr	r1, [pc, #56]	@ (8003098 <HAL_RCC_ClockConfig+0x244>)
 8003060:	4313      	orrs	r3, r2
 8003062:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003064:	4b0b      	ldr	r3, [pc, #44]	@ (8003094 <HAL_RCC_ClockConfig+0x240>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 030f 	and.w	r3, r3, #15
 800306c:	683a      	ldr	r2, [r7, #0]
 800306e:	429a      	cmp	r2, r3
 8003070:	d214      	bcs.n	800309c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003072:	4b08      	ldr	r3, [pc, #32]	@ (8003094 <HAL_RCC_ClockConfig+0x240>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f023 020f 	bic.w	r2, r3, #15
 800307a:	4906      	ldr	r1, [pc, #24]	@ (8003094 <HAL_RCC_ClockConfig+0x240>)
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	4313      	orrs	r3, r2
 8003080:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003082:	4b04      	ldr	r3, [pc, #16]	@ (8003094 <HAL_RCC_ClockConfig+0x240>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 030f 	and.w	r3, r3, #15
 800308a:	683a      	ldr	r2, [r7, #0]
 800308c:	429a      	cmp	r2, r3
 800308e:	d005      	beq.n	800309c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e086      	b.n	80031a2 <HAL_RCC_ClockConfig+0x34e>
 8003094:	52002000 	.word	0x52002000
 8003098:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0304 	and.w	r3, r3, #4
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d010      	beq.n	80030ca <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	691a      	ldr	r2, [r3, #16]
 80030ac:	4b3f      	ldr	r3, [pc, #252]	@ (80031ac <HAL_RCC_ClockConfig+0x358>)
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d208      	bcs.n	80030ca <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80030b8:	4b3c      	ldr	r3, [pc, #240]	@ (80031ac <HAL_RCC_ClockConfig+0x358>)
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	691b      	ldr	r3, [r3, #16]
 80030c4:	4939      	ldr	r1, [pc, #228]	@ (80031ac <HAL_RCC_ClockConfig+0x358>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0308 	and.w	r3, r3, #8
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d010      	beq.n	80030f8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	695a      	ldr	r2, [r3, #20]
 80030da:	4b34      	ldr	r3, [pc, #208]	@ (80031ac <HAL_RCC_ClockConfig+0x358>)
 80030dc:	69db      	ldr	r3, [r3, #28]
 80030de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d208      	bcs.n	80030f8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80030e6:	4b31      	ldr	r3, [pc, #196]	@ (80031ac <HAL_RCC_ClockConfig+0x358>)
 80030e8:	69db      	ldr	r3, [r3, #28]
 80030ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	492e      	ldr	r1, [pc, #184]	@ (80031ac <HAL_RCC_ClockConfig+0x358>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0310 	and.w	r3, r3, #16
 8003100:	2b00      	cmp	r3, #0
 8003102:	d010      	beq.n	8003126 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	699a      	ldr	r2, [r3, #24]
 8003108:	4b28      	ldr	r3, [pc, #160]	@ (80031ac <HAL_RCC_ClockConfig+0x358>)
 800310a:	69db      	ldr	r3, [r3, #28]
 800310c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003110:	429a      	cmp	r2, r3
 8003112:	d208      	bcs.n	8003126 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003114:	4b25      	ldr	r3, [pc, #148]	@ (80031ac <HAL_RCC_ClockConfig+0x358>)
 8003116:	69db      	ldr	r3, [r3, #28]
 8003118:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	699b      	ldr	r3, [r3, #24]
 8003120:	4922      	ldr	r1, [pc, #136]	@ (80031ac <HAL_RCC_ClockConfig+0x358>)
 8003122:	4313      	orrs	r3, r2
 8003124:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0320 	and.w	r3, r3, #32
 800312e:	2b00      	cmp	r3, #0
 8003130:	d010      	beq.n	8003154 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	69da      	ldr	r2, [r3, #28]
 8003136:	4b1d      	ldr	r3, [pc, #116]	@ (80031ac <HAL_RCC_ClockConfig+0x358>)
 8003138:	6a1b      	ldr	r3, [r3, #32]
 800313a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800313e:	429a      	cmp	r2, r3
 8003140:	d208      	bcs.n	8003154 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003142:	4b1a      	ldr	r3, [pc, #104]	@ (80031ac <HAL_RCC_ClockConfig+0x358>)
 8003144:	6a1b      	ldr	r3, [r3, #32]
 8003146:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	69db      	ldr	r3, [r3, #28]
 800314e:	4917      	ldr	r1, [pc, #92]	@ (80031ac <HAL_RCC_ClockConfig+0x358>)
 8003150:	4313      	orrs	r3, r2
 8003152:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003154:	f000 f834 	bl	80031c0 <HAL_RCC_GetSysClockFreq>
 8003158:	4602      	mov	r2, r0
 800315a:	4b14      	ldr	r3, [pc, #80]	@ (80031ac <HAL_RCC_ClockConfig+0x358>)
 800315c:	699b      	ldr	r3, [r3, #24]
 800315e:	0a1b      	lsrs	r3, r3, #8
 8003160:	f003 030f 	and.w	r3, r3, #15
 8003164:	4912      	ldr	r1, [pc, #72]	@ (80031b0 <HAL_RCC_ClockConfig+0x35c>)
 8003166:	5ccb      	ldrb	r3, [r1, r3]
 8003168:	f003 031f 	and.w	r3, r3, #31
 800316c:	fa22 f303 	lsr.w	r3, r2, r3
 8003170:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003172:	4b0e      	ldr	r3, [pc, #56]	@ (80031ac <HAL_RCC_ClockConfig+0x358>)
 8003174:	699b      	ldr	r3, [r3, #24]
 8003176:	f003 030f 	and.w	r3, r3, #15
 800317a:	4a0d      	ldr	r2, [pc, #52]	@ (80031b0 <HAL_RCC_ClockConfig+0x35c>)
 800317c:	5cd3      	ldrb	r3, [r2, r3]
 800317e:	f003 031f 	and.w	r3, r3, #31
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	fa22 f303 	lsr.w	r3, r2, r3
 8003188:	4a0a      	ldr	r2, [pc, #40]	@ (80031b4 <HAL_RCC_ClockConfig+0x360>)
 800318a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800318c:	4a0a      	ldr	r2, [pc, #40]	@ (80031b8 <HAL_RCC_ClockConfig+0x364>)
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003192:	4b0a      	ldr	r3, [pc, #40]	@ (80031bc <HAL_RCC_ClockConfig+0x368>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4618      	mov	r0, r3
 8003198:	f7fe f90c 	bl	80013b4 <HAL_InitTick>
 800319c:	4603      	mov	r3, r0
 800319e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80031a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3718      	adds	r7, #24
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	58024400 	.word	0x58024400
 80031b0:	08007c68 	.word	0x08007c68
 80031b4:	24000004 	.word	0x24000004
 80031b8:	24000000 	.word	0x24000000
 80031bc:	24000008 	.word	0x24000008

080031c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b089      	sub	sp, #36	@ 0x24
 80031c4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031c6:	4bb3      	ldr	r3, [pc, #716]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031ce:	2b18      	cmp	r3, #24
 80031d0:	f200 8155 	bhi.w	800347e <HAL_RCC_GetSysClockFreq+0x2be>
 80031d4:	a201      	add	r2, pc, #4	@ (adr r2, 80031dc <HAL_RCC_GetSysClockFreq+0x1c>)
 80031d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031da:	bf00      	nop
 80031dc:	08003241 	.word	0x08003241
 80031e0:	0800347f 	.word	0x0800347f
 80031e4:	0800347f 	.word	0x0800347f
 80031e8:	0800347f 	.word	0x0800347f
 80031ec:	0800347f 	.word	0x0800347f
 80031f0:	0800347f 	.word	0x0800347f
 80031f4:	0800347f 	.word	0x0800347f
 80031f8:	0800347f 	.word	0x0800347f
 80031fc:	08003267 	.word	0x08003267
 8003200:	0800347f 	.word	0x0800347f
 8003204:	0800347f 	.word	0x0800347f
 8003208:	0800347f 	.word	0x0800347f
 800320c:	0800347f 	.word	0x0800347f
 8003210:	0800347f 	.word	0x0800347f
 8003214:	0800347f 	.word	0x0800347f
 8003218:	0800347f 	.word	0x0800347f
 800321c:	0800326d 	.word	0x0800326d
 8003220:	0800347f 	.word	0x0800347f
 8003224:	0800347f 	.word	0x0800347f
 8003228:	0800347f 	.word	0x0800347f
 800322c:	0800347f 	.word	0x0800347f
 8003230:	0800347f 	.word	0x0800347f
 8003234:	0800347f 	.word	0x0800347f
 8003238:	0800347f 	.word	0x0800347f
 800323c:	08003273 	.word	0x08003273
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003240:	4b94      	ldr	r3, [pc, #592]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0320 	and.w	r3, r3, #32
 8003248:	2b00      	cmp	r3, #0
 800324a:	d009      	beq.n	8003260 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800324c:	4b91      	ldr	r3, [pc, #580]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	08db      	lsrs	r3, r3, #3
 8003252:	f003 0303 	and.w	r3, r3, #3
 8003256:	4a90      	ldr	r2, [pc, #576]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003258:	fa22 f303 	lsr.w	r3, r2, r3
 800325c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800325e:	e111      	b.n	8003484 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003260:	4b8d      	ldr	r3, [pc, #564]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003262:	61bb      	str	r3, [r7, #24]
      break;
 8003264:	e10e      	b.n	8003484 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003266:	4b8d      	ldr	r3, [pc, #564]	@ (800349c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003268:	61bb      	str	r3, [r7, #24]
      break;
 800326a:	e10b      	b.n	8003484 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800326c:	4b8c      	ldr	r3, [pc, #560]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800326e:	61bb      	str	r3, [r7, #24]
      break;
 8003270:	e108      	b.n	8003484 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003272:	4b88      	ldr	r3, [pc, #544]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003274:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003276:	f003 0303 	and.w	r3, r3, #3
 800327a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800327c:	4b85      	ldr	r3, [pc, #532]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800327e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003280:	091b      	lsrs	r3, r3, #4
 8003282:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003286:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003288:	4b82      	ldr	r3, [pc, #520]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800328a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800328c:	f003 0301 	and.w	r3, r3, #1
 8003290:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003292:	4b80      	ldr	r3, [pc, #512]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003296:	08db      	lsrs	r3, r3, #3
 8003298:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	fb02 f303 	mul.w	r3, r2, r3
 80032a2:	ee07 3a90 	vmov	s15, r3
 80032a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032aa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	f000 80e1 	beq.w	8003478 <HAL_RCC_GetSysClockFreq+0x2b8>
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	f000 8083 	beq.w	80033c4 <HAL_RCC_GetSysClockFreq+0x204>
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	f200 80a1 	bhi.w	8003408 <HAL_RCC_GetSysClockFreq+0x248>
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d003      	beq.n	80032d4 <HAL_RCC_GetSysClockFreq+0x114>
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d056      	beq.n	8003380 <HAL_RCC_GetSysClockFreq+0x1c0>
 80032d2:	e099      	b.n	8003408 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80032d4:	4b6f      	ldr	r3, [pc, #444]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0320 	and.w	r3, r3, #32
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d02d      	beq.n	800333c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80032e0:	4b6c      	ldr	r3, [pc, #432]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	08db      	lsrs	r3, r3, #3
 80032e6:	f003 0303 	and.w	r3, r3, #3
 80032ea:	4a6b      	ldr	r2, [pc, #428]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80032ec:	fa22 f303 	lsr.w	r3, r2, r3
 80032f0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	ee07 3a90 	vmov	s15, r3
 80032f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	ee07 3a90 	vmov	s15, r3
 8003302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003306:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800330a:	4b62      	ldr	r3, [pc, #392]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800330c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003312:	ee07 3a90 	vmov	s15, r3
 8003316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800331a:	ed97 6a02 	vldr	s12, [r7, #8]
 800331e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80034a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003322:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003326:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800332a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800332e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003336:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800333a:	e087      	b.n	800344c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	ee07 3a90 	vmov	s15, r3
 8003342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003346:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80034a8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800334a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800334e:	4b51      	ldr	r3, [pc, #324]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003356:	ee07 3a90 	vmov	s15, r3
 800335a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800335e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003362:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80034a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003366:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800336a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800336e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003372:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800337a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800337e:	e065      	b.n	800344c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	ee07 3a90 	vmov	s15, r3
 8003386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800338a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80034ac <HAL_RCC_GetSysClockFreq+0x2ec>
 800338e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003392:	4b40      	ldr	r3, [pc, #256]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003396:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800339a:	ee07 3a90 	vmov	s15, r3
 800339e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80033a6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80034a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80033c2:	e043      	b.n	800344c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	ee07 3a90 	vmov	s15, r3
 80033ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033ce:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80034b0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80033d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033d6:	4b2f      	ldr	r3, [pc, #188]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033de:	ee07 3a90 	vmov	s15, r3
 80033e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80033ea:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80034a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003402:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003406:	e021      	b.n	800344c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	ee07 3a90 	vmov	s15, r3
 800340e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003412:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80034ac <HAL_RCC_GetSysClockFreq+0x2ec>
 8003416:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800341a:	4b1e      	ldr	r3, [pc, #120]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800341c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003422:	ee07 3a90 	vmov	s15, r3
 8003426:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800342a:	ed97 6a02 	vldr	s12, [r7, #8]
 800342e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80034a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003432:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003436:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800343a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800343e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003442:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003446:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800344a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800344c:	4b11      	ldr	r3, [pc, #68]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800344e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003450:	0a5b      	lsrs	r3, r3, #9
 8003452:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003456:	3301      	adds	r3, #1
 8003458:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	ee07 3a90 	vmov	s15, r3
 8003460:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003464:	edd7 6a07 	vldr	s13, [r7, #28]
 8003468:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800346c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003470:	ee17 3a90 	vmov	r3, s15
 8003474:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003476:	e005      	b.n	8003484 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003478:	2300      	movs	r3, #0
 800347a:	61bb      	str	r3, [r7, #24]
      break;
 800347c:	e002      	b.n	8003484 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800347e:	4b07      	ldr	r3, [pc, #28]	@ (800349c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003480:	61bb      	str	r3, [r7, #24]
      break;
 8003482:	bf00      	nop
  }

  return sysclockfreq;
 8003484:	69bb      	ldr	r3, [r7, #24]
}
 8003486:	4618      	mov	r0, r3
 8003488:	3724      	adds	r7, #36	@ 0x24
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	58024400 	.word	0x58024400
 8003498:	03d09000 	.word	0x03d09000
 800349c:	003d0900 	.word	0x003d0900
 80034a0:	007a1200 	.word	0x007a1200
 80034a4:	46000000 	.word	0x46000000
 80034a8:	4c742400 	.word	0x4c742400
 80034ac:	4a742400 	.word	0x4a742400
 80034b0:	4af42400 	.word	0x4af42400

080034b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80034ba:	f7ff fe81 	bl	80031c0 <HAL_RCC_GetSysClockFreq>
 80034be:	4602      	mov	r2, r0
 80034c0:	4b10      	ldr	r3, [pc, #64]	@ (8003504 <HAL_RCC_GetHCLKFreq+0x50>)
 80034c2:	699b      	ldr	r3, [r3, #24]
 80034c4:	0a1b      	lsrs	r3, r3, #8
 80034c6:	f003 030f 	and.w	r3, r3, #15
 80034ca:	490f      	ldr	r1, [pc, #60]	@ (8003508 <HAL_RCC_GetHCLKFreq+0x54>)
 80034cc:	5ccb      	ldrb	r3, [r1, r3]
 80034ce:	f003 031f 	and.w	r3, r3, #31
 80034d2:	fa22 f303 	lsr.w	r3, r2, r3
 80034d6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80034d8:	4b0a      	ldr	r3, [pc, #40]	@ (8003504 <HAL_RCC_GetHCLKFreq+0x50>)
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	f003 030f 	and.w	r3, r3, #15
 80034e0:	4a09      	ldr	r2, [pc, #36]	@ (8003508 <HAL_RCC_GetHCLKFreq+0x54>)
 80034e2:	5cd3      	ldrb	r3, [r2, r3]
 80034e4:	f003 031f 	and.w	r3, r3, #31
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	fa22 f303 	lsr.w	r3, r2, r3
 80034ee:	4a07      	ldr	r2, [pc, #28]	@ (800350c <HAL_RCC_GetHCLKFreq+0x58>)
 80034f0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80034f2:	4a07      	ldr	r2, [pc, #28]	@ (8003510 <HAL_RCC_GetHCLKFreq+0x5c>)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80034f8:	4b04      	ldr	r3, [pc, #16]	@ (800350c <HAL_RCC_GetHCLKFreq+0x58>)
 80034fa:	681b      	ldr	r3, [r3, #0]
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3708      	adds	r7, #8
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	58024400 	.word	0x58024400
 8003508:	08007c68 	.word	0x08007c68
 800350c:	24000004 	.word	0x24000004
 8003510:	24000000 	.word	0x24000000

08003514 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003518:	f7ff ffcc 	bl	80034b4 <HAL_RCC_GetHCLKFreq>
 800351c:	4602      	mov	r2, r0
 800351e:	4b06      	ldr	r3, [pc, #24]	@ (8003538 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003520:	69db      	ldr	r3, [r3, #28]
 8003522:	091b      	lsrs	r3, r3, #4
 8003524:	f003 0307 	and.w	r3, r3, #7
 8003528:	4904      	ldr	r1, [pc, #16]	@ (800353c <HAL_RCC_GetPCLK1Freq+0x28>)
 800352a:	5ccb      	ldrb	r3, [r1, r3]
 800352c:	f003 031f 	and.w	r3, r3, #31
 8003530:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003534:	4618      	mov	r0, r3
 8003536:	bd80      	pop	{r7, pc}
 8003538:	58024400 	.word	0x58024400
 800353c:	08007c68 	.word	0x08007c68

08003540 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003544:	f7ff ffb6 	bl	80034b4 <HAL_RCC_GetHCLKFreq>
 8003548:	4602      	mov	r2, r0
 800354a:	4b06      	ldr	r3, [pc, #24]	@ (8003564 <HAL_RCC_GetPCLK2Freq+0x24>)
 800354c:	69db      	ldr	r3, [r3, #28]
 800354e:	0a1b      	lsrs	r3, r3, #8
 8003550:	f003 0307 	and.w	r3, r3, #7
 8003554:	4904      	ldr	r1, [pc, #16]	@ (8003568 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003556:	5ccb      	ldrb	r3, [r1, r3]
 8003558:	f003 031f 	and.w	r3, r3, #31
 800355c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003560:	4618      	mov	r0, r3
 8003562:	bd80      	pop	{r7, pc}
 8003564:	58024400 	.word	0x58024400
 8003568:	08007c68 	.word	0x08007c68

0800356c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800356c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003570:	b0ca      	sub	sp, #296	@ 0x128
 8003572:	af00      	add	r7, sp, #0
 8003574:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003578:	2300      	movs	r3, #0
 800357a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800357e:	2300      	movs	r3, #0
 8003580:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800358c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003590:	2500      	movs	r5, #0
 8003592:	ea54 0305 	orrs.w	r3, r4, r5
 8003596:	d049      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800359c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800359e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035a2:	d02f      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80035a4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035a8:	d828      	bhi.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x90>
 80035aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035ae:	d01a      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80035b0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035b4:	d822      	bhi.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x90>
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d003      	beq.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80035ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035be:	d007      	beq.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80035c0:	e01c      	b.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035c2:	4bb8      	ldr	r3, [pc, #736]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c6:	4ab7      	ldr	r2, [pc, #732]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80035ce:	e01a      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80035d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035d4:	3308      	adds	r3, #8
 80035d6:	2102      	movs	r1, #2
 80035d8:	4618      	mov	r0, r3
 80035da:	f001 fc8f 	bl	8004efc <RCCEx_PLL2_Config>
 80035de:	4603      	mov	r3, r0
 80035e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80035e4:	e00f      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80035e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ea:	3328      	adds	r3, #40	@ 0x28
 80035ec:	2102      	movs	r1, #2
 80035ee:	4618      	mov	r0, r3
 80035f0:	f001 fd36 	bl	8005060 <RCCEx_PLL3_Config>
 80035f4:	4603      	mov	r3, r0
 80035f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80035fa:	e004      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003602:	e000      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003604:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003606:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800360a:	2b00      	cmp	r3, #0
 800360c:	d10a      	bne.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800360e:	4ba5      	ldr	r3, [pc, #660]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003610:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003612:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800361a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800361c:	4aa1      	ldr	r2, [pc, #644]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800361e:	430b      	orrs	r3, r1
 8003620:	6513      	str	r3, [r2, #80]	@ 0x50
 8003622:	e003      	b.n	800362c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003624:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003628:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800362c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003634:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003638:	f04f 0900 	mov.w	r9, #0
 800363c:	ea58 0309 	orrs.w	r3, r8, r9
 8003640:	d047      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003648:	2b04      	cmp	r3, #4
 800364a:	d82a      	bhi.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800364c:	a201      	add	r2, pc, #4	@ (adr r2, 8003654 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800364e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003652:	bf00      	nop
 8003654:	08003669 	.word	0x08003669
 8003658:	08003677 	.word	0x08003677
 800365c:	0800368d 	.word	0x0800368d
 8003660:	080036ab 	.word	0x080036ab
 8003664:	080036ab 	.word	0x080036ab
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003668:	4b8e      	ldr	r3, [pc, #568]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800366a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800366c:	4a8d      	ldr	r2, [pc, #564]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800366e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003672:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003674:	e01a      	b.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800367a:	3308      	adds	r3, #8
 800367c:	2100      	movs	r1, #0
 800367e:	4618      	mov	r0, r3
 8003680:	f001 fc3c 	bl	8004efc <RCCEx_PLL2_Config>
 8003684:	4603      	mov	r3, r0
 8003686:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800368a:	e00f      	b.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800368c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003690:	3328      	adds	r3, #40	@ 0x28
 8003692:	2100      	movs	r1, #0
 8003694:	4618      	mov	r0, r3
 8003696:	f001 fce3 	bl	8005060 <RCCEx_PLL3_Config>
 800369a:	4603      	mov	r3, r0
 800369c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036a0:	e004      	b.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036a8:	e000      	b.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80036aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d10a      	bne.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80036b4:	4b7b      	ldr	r3, [pc, #492]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036b8:	f023 0107 	bic.w	r1, r3, #7
 80036bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c2:	4a78      	ldr	r2, [pc, #480]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036c4:	430b      	orrs	r3, r1
 80036c6:	6513      	str	r3, [r2, #80]	@ 0x50
 80036c8:	e003      	b.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80036d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036da:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80036de:	f04f 0b00 	mov.w	fp, #0
 80036e2:	ea5a 030b 	orrs.w	r3, sl, fp
 80036e6:	d04c      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80036e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036f2:	d030      	beq.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80036f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036f8:	d829      	bhi.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80036fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80036fc:	d02d      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80036fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8003700:	d825      	bhi.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003702:	2b80      	cmp	r3, #128	@ 0x80
 8003704:	d018      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003706:	2b80      	cmp	r3, #128	@ 0x80
 8003708:	d821      	bhi.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800370a:	2b00      	cmp	r3, #0
 800370c:	d002      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800370e:	2b40      	cmp	r3, #64	@ 0x40
 8003710:	d007      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003712:	e01c      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003714:	4b63      	ldr	r3, [pc, #396]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003718:	4a62      	ldr	r2, [pc, #392]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800371a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800371e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003720:	e01c      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003726:	3308      	adds	r3, #8
 8003728:	2100      	movs	r1, #0
 800372a:	4618      	mov	r0, r3
 800372c:	f001 fbe6 	bl	8004efc <RCCEx_PLL2_Config>
 8003730:	4603      	mov	r3, r0
 8003732:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003736:	e011      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800373c:	3328      	adds	r3, #40	@ 0x28
 800373e:	2100      	movs	r1, #0
 8003740:	4618      	mov	r0, r3
 8003742:	f001 fc8d 	bl	8005060 <RCCEx_PLL3_Config>
 8003746:	4603      	mov	r3, r0
 8003748:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800374c:	e006      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003754:	e002      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003756:	bf00      	nop
 8003758:	e000      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800375a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800375c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003760:	2b00      	cmp	r3, #0
 8003762:	d10a      	bne.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003764:	4b4f      	ldr	r3, [pc, #316]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003766:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003768:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800376c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003770:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003772:	4a4c      	ldr	r2, [pc, #304]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003774:	430b      	orrs	r3, r1
 8003776:	6513      	str	r3, [r2, #80]	@ 0x50
 8003778:	e003      	b.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800377a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800377e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003782:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800378a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800378e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003792:	2300      	movs	r3, #0
 8003794:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003798:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800379c:	460b      	mov	r3, r1
 800379e:	4313      	orrs	r3, r2
 80037a0:	d053      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80037a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037a6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80037aa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037ae:	d035      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80037b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037b4:	d82e      	bhi.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80037b6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80037ba:	d031      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80037bc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80037c0:	d828      	bhi.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80037c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037c6:	d01a      	beq.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0x292>
 80037c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037cc:	d822      	bhi.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d003      	beq.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80037d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037d6:	d007      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80037d8:	e01c      	b.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037da:	4b32      	ldr	r3, [pc, #200]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037de:	4a31      	ldr	r2, [pc, #196]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80037e6:	e01c      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ec:	3308      	adds	r3, #8
 80037ee:	2100      	movs	r1, #0
 80037f0:	4618      	mov	r0, r3
 80037f2:	f001 fb83 	bl	8004efc <RCCEx_PLL2_Config>
 80037f6:	4603      	mov	r3, r0
 80037f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80037fc:	e011      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80037fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003802:	3328      	adds	r3, #40	@ 0x28
 8003804:	2100      	movs	r1, #0
 8003806:	4618      	mov	r0, r3
 8003808:	f001 fc2a 	bl	8005060 <RCCEx_PLL3_Config>
 800380c:	4603      	mov	r3, r0
 800380e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003812:	e006      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800381a:	e002      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800381c:	bf00      	nop
 800381e:	e000      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003820:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003822:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003826:	2b00      	cmp	r3, #0
 8003828:	d10b      	bne.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800382a:	4b1e      	ldr	r3, [pc, #120]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800382c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800382e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003836:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800383a:	4a1a      	ldr	r2, [pc, #104]	@ (80038a4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800383c:	430b      	orrs	r3, r1
 800383e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003840:	e003      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003842:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003846:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800384a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800384e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003852:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003856:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800385a:	2300      	movs	r3, #0
 800385c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003860:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003864:	460b      	mov	r3, r1
 8003866:	4313      	orrs	r3, r2
 8003868:	d056      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800386a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800386e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003872:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003876:	d038      	beq.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003878:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800387c:	d831      	bhi.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800387e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003882:	d034      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003884:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003888:	d82b      	bhi.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800388a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800388e:	d01d      	beq.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003890:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003894:	d825      	bhi.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003896:	2b00      	cmp	r3, #0
 8003898:	d006      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800389a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800389e:	d00a      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80038a0:	e01f      	b.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80038a2:	bf00      	nop
 80038a4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038a8:	4ba2      	ldr	r3, [pc, #648]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ac:	4aa1      	ldr	r2, [pc, #644]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038b4:	e01c      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ba:	3308      	adds	r3, #8
 80038bc:	2100      	movs	r1, #0
 80038be:	4618      	mov	r0, r3
 80038c0:	f001 fb1c 	bl	8004efc <RCCEx_PLL2_Config>
 80038c4:	4603      	mov	r3, r0
 80038c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80038ca:	e011      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038d0:	3328      	adds	r3, #40	@ 0x28
 80038d2:	2100      	movs	r1, #0
 80038d4:	4618      	mov	r0, r3
 80038d6:	f001 fbc3 	bl	8005060 <RCCEx_PLL3_Config>
 80038da:	4603      	mov	r3, r0
 80038dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038e0:	e006      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038e8:	e002      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80038ea:	bf00      	nop
 80038ec:	e000      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80038ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10b      	bne.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80038f8:	4b8e      	ldr	r3, [pc, #568]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038fc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003904:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003908:	4a8a      	ldr	r2, [pc, #552]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800390a:	430b      	orrs	r3, r1
 800390c:	6593      	str	r3, [r2, #88]	@ 0x58
 800390e:	e003      	b.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003910:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003914:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800391c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003920:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003924:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003928:	2300      	movs	r3, #0
 800392a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800392e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003932:	460b      	mov	r3, r1
 8003934:	4313      	orrs	r3, r2
 8003936:	d03a      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800393c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800393e:	2b30      	cmp	r3, #48	@ 0x30
 8003940:	d01f      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003942:	2b30      	cmp	r3, #48	@ 0x30
 8003944:	d819      	bhi.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003946:	2b20      	cmp	r3, #32
 8003948:	d00c      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800394a:	2b20      	cmp	r3, #32
 800394c:	d815      	bhi.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800394e:	2b00      	cmp	r3, #0
 8003950:	d019      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003952:	2b10      	cmp	r3, #16
 8003954:	d111      	bne.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003956:	4b77      	ldr	r3, [pc, #476]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395a:	4a76      	ldr	r2, [pc, #472]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800395c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003960:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003962:	e011      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003968:	3308      	adds	r3, #8
 800396a:	2102      	movs	r1, #2
 800396c:	4618      	mov	r0, r3
 800396e:	f001 fac5 	bl	8004efc <RCCEx_PLL2_Config>
 8003972:	4603      	mov	r3, r0
 8003974:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003978:	e006      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003980:	e002      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003982:	bf00      	nop
 8003984:	e000      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003986:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003988:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800398c:	2b00      	cmp	r3, #0
 800398e:	d10a      	bne.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003990:	4b68      	ldr	r3, [pc, #416]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003992:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003994:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800399c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800399e:	4a65      	ldr	r2, [pc, #404]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039a0:	430b      	orrs	r3, r1
 80039a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039a4:	e003      	b.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80039ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80039ba:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80039be:	2300      	movs	r3, #0
 80039c0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80039c4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80039c8:	460b      	mov	r3, r1
 80039ca:	4313      	orrs	r3, r2
 80039cc:	d051      	beq.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80039ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039d8:	d035      	beq.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80039da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039de:	d82e      	bhi.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80039e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80039e4:	d031      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80039e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80039ea:	d828      	bhi.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80039ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039f0:	d01a      	beq.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80039f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039f6:	d822      	bhi.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d003      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80039fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a00:	d007      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003a02:	e01c      	b.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a04:	4b4b      	ldr	r3, [pc, #300]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a08:	4a4a      	ldr	r2, [pc, #296]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a10:	e01c      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a16:	3308      	adds	r3, #8
 8003a18:	2100      	movs	r1, #0
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f001 fa6e 	bl	8004efc <RCCEx_PLL2_Config>
 8003a20:	4603      	mov	r3, r0
 8003a22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a26:	e011      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a2c:	3328      	adds	r3, #40	@ 0x28
 8003a2e:	2100      	movs	r1, #0
 8003a30:	4618      	mov	r0, r3
 8003a32:	f001 fb15 	bl	8005060 <RCCEx_PLL3_Config>
 8003a36:	4603      	mov	r3, r0
 8003a38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a3c:	e006      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a44:	e002      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003a46:	bf00      	nop
 8003a48:	e000      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003a4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d10a      	bne.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003a54:	4b37      	ldr	r3, [pc, #220]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a58:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003a5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a62:	4a34      	ldr	r2, [pc, #208]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a64:	430b      	orrs	r3, r1
 8003a66:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a68:	e003      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003a72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a7a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003a7e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003a82:	2300      	movs	r3, #0
 8003a84:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003a88:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	d056      	beq.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a9c:	d033      	beq.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003a9e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003aa2:	d82c      	bhi.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003aa4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003aa8:	d02f      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003aaa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003aae:	d826      	bhi.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ab0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003ab4:	d02b      	beq.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003ab6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003aba:	d820      	bhi.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003abc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ac0:	d012      	beq.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003ac2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ac6:	d81a      	bhi.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d022      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003acc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ad0:	d115      	bne.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ad6:	3308      	adds	r3, #8
 8003ad8:	2101      	movs	r1, #1
 8003ada:	4618      	mov	r0, r3
 8003adc:	f001 fa0e 	bl	8004efc <RCCEx_PLL2_Config>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003ae6:	e015      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aec:	3328      	adds	r3, #40	@ 0x28
 8003aee:	2101      	movs	r1, #1
 8003af0:	4618      	mov	r0, r3
 8003af2:	f001 fab5 	bl	8005060 <RCCEx_PLL3_Config>
 8003af6:	4603      	mov	r3, r0
 8003af8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003afc:	e00a      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b04:	e006      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b06:	bf00      	nop
 8003b08:	e004      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b0a:	bf00      	nop
 8003b0c:	e002      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b0e:	bf00      	nop
 8003b10:	e000      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d10d      	bne.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003b1c:	4b05      	ldr	r3, [pc, #20]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b20:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b2a:	4a02      	ldr	r2, [pc, #8]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b2c:	430b      	orrs	r3, r1
 8003b2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b30:	e006      	b.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003b32:	bf00      	nop
 8003b34:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b48:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003b4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003b50:	2300      	movs	r3, #0
 8003b52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003b56:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003b5a:	460b      	mov	r3, r1
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	d055      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b64:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003b68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b6c:	d033      	beq.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003b6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b72:	d82c      	bhi.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003b74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b78:	d02f      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b7e:	d826      	bhi.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003b80:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b84:	d02b      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003b86:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b8a:	d820      	bhi.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003b8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b90:	d012      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003b92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b96:	d81a      	bhi.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d022      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003b9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ba0:	d115      	bne.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ba6:	3308      	adds	r3, #8
 8003ba8:	2101      	movs	r1, #1
 8003baa:	4618      	mov	r0, r3
 8003bac:	f001 f9a6 	bl	8004efc <RCCEx_PLL2_Config>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003bb6:	e015      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003bb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bbc:	3328      	adds	r3, #40	@ 0x28
 8003bbe:	2101      	movs	r1, #1
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f001 fa4d 	bl	8005060 <RCCEx_PLL3_Config>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003bcc:	e00a      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bd4:	e006      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003bd6:	bf00      	nop
 8003bd8:	e004      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003bda:	bf00      	nop
 8003bdc:	e002      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003bde:	bf00      	nop
 8003be0:	e000      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003be2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003be4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10b      	bne.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003bec:	4ba3      	ldr	r3, [pc, #652]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bf0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bf8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003bfc:	4a9f      	ldr	r2, [pc, #636]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bfe:	430b      	orrs	r3, r1
 8003c00:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c02:	e003      	b.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c14:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003c18:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003c22:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003c26:	460b      	mov	r3, r1
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	d037      	beq.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c36:	d00e      	beq.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003c38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c3c:	d816      	bhi.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d018      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003c42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c46:	d111      	bne.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c48:	4b8c      	ldr	r3, [pc, #560]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c4c:	4a8b      	ldr	r2, [pc, #556]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003c54:	e00f      	b.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c5a:	3308      	adds	r3, #8
 8003c5c:	2101      	movs	r1, #1
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f001 f94c 	bl	8004efc <RCCEx_PLL2_Config>
 8003c64:	4603      	mov	r3, r0
 8003c66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003c6a:	e004      	b.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c72:	e000      	b.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003c74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d10a      	bne.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003c7e:	4b7f      	ldr	r3, [pc, #508]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c82:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c8c:	4a7b      	ldr	r2, [pc, #492]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c8e:	430b      	orrs	r3, r1
 8003c90:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c92:	e003      	b.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003c9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003ca8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003cac:	2300      	movs	r3, #0
 8003cae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003cb2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	d039      	beq.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003cbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cc2:	2b03      	cmp	r3, #3
 8003cc4:	d81c      	bhi.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8003ccc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ccc:	08003d09 	.word	0x08003d09
 8003cd0:	08003cdd 	.word	0x08003cdd
 8003cd4:	08003ceb 	.word	0x08003ceb
 8003cd8:	08003d09 	.word	0x08003d09
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cdc:	4b67      	ldr	r3, [pc, #412]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce0:	4a66      	ldr	r2, [pc, #408]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ce2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ce6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003ce8:	e00f      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cee:	3308      	adds	r3, #8
 8003cf0:	2102      	movs	r1, #2
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f001 f902 	bl	8004efc <RCCEx_PLL2_Config>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003cfe:	e004      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d06:	e000      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003d08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d10a      	bne.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003d12:	4b5a      	ldr	r3, [pc, #360]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d16:	f023 0103 	bic.w	r1, r3, #3
 8003d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d20:	4a56      	ldr	r2, [pc, #344]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d22:	430b      	orrs	r3, r1
 8003d24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d26:	e003      	b.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d38:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003d3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d40:	2300      	movs	r3, #0
 8003d42:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d46:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003d4a:	460b      	mov	r3, r1
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	f000 809f 	beq.w	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d52:	4b4b      	ldr	r3, [pc, #300]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a4a      	ldr	r2, [pc, #296]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003d58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d5c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d5e:	f7fd fb73 	bl	8001448 <HAL_GetTick>
 8003d62:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d66:	e00b      	b.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d68:	f7fd fb6e 	bl	8001448 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	2b64      	cmp	r3, #100	@ 0x64
 8003d76:	d903      	bls.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d7e:	e005      	b.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d80:	4b3f      	ldr	r3, [pc, #252]	@ (8003e80 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d0ed      	beq.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003d8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d179      	bne.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003d94:	4b39      	ldr	r3, [pc, #228]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d96:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d9c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003da0:	4053      	eors	r3, r2
 8003da2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d015      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003daa:	4b34      	ldr	r3, [pc, #208]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003db2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003db6:	4b31      	ldr	r3, [pc, #196]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003db8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dba:	4a30      	ldr	r2, [pc, #192]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dc0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003dc2:	4b2e      	ldr	r3, [pc, #184]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dc6:	4a2d      	ldr	r2, [pc, #180]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dcc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003dce:	4a2b      	ldr	r2, [pc, #172]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dd0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003dd4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dda:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003dde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003de2:	d118      	bne.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de4:	f7fd fb30 	bl	8001448 <HAL_GetTick>
 8003de8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003dec:	e00d      	b.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dee:	f7fd fb2b 	bl	8001448 <HAL_GetTick>
 8003df2:	4602      	mov	r2, r0
 8003df4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003df8:	1ad2      	subs	r2, r2, r3
 8003dfa:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d903      	bls.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003e08:	e005      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e0a:	4b1c      	ldr	r3, [pc, #112]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e0e:	f003 0302 	and.w	r3, r3, #2
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d0eb      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003e16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d129      	bne.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e22:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e2e:	d10e      	bne.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003e30:	4b12      	ldr	r3, [pc, #72]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e32:	691b      	ldr	r3, [r3, #16]
 8003e34:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e3c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e40:	091a      	lsrs	r2, r3, #4
 8003e42:	4b10      	ldr	r3, [pc, #64]	@ (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003e44:	4013      	ands	r3, r2
 8003e46:	4a0d      	ldr	r2, [pc, #52]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e48:	430b      	orrs	r3, r1
 8003e4a:	6113      	str	r3, [r2, #16]
 8003e4c:	e005      	b.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	4a0a      	ldr	r2, [pc, #40]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e54:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003e58:	6113      	str	r3, [r2, #16]
 8003e5a:	4b08      	ldr	r3, [pc, #32]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e5c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e62:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e6a:	4a04      	ldr	r2, [pc, #16]	@ (8003e7c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e6c:	430b      	orrs	r3, r1
 8003e6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e70:	e00e      	b.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003e7a:	e009      	b.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003e7c:	58024400 	.word	0x58024400
 8003e80:	58024800 	.word	0x58024800
 8003e84:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e98:	f002 0301 	and.w	r3, r2, #1
 8003e9c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003ea6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003eaa:	460b      	mov	r3, r1
 8003eac:	4313      	orrs	r3, r2
 8003eae:	f000 8089 	beq.w	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003eb8:	2b28      	cmp	r3, #40	@ 0x28
 8003eba:	d86b      	bhi.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003ebc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ec2:	bf00      	nop
 8003ec4:	08003f9d 	.word	0x08003f9d
 8003ec8:	08003f95 	.word	0x08003f95
 8003ecc:	08003f95 	.word	0x08003f95
 8003ed0:	08003f95 	.word	0x08003f95
 8003ed4:	08003f95 	.word	0x08003f95
 8003ed8:	08003f95 	.word	0x08003f95
 8003edc:	08003f95 	.word	0x08003f95
 8003ee0:	08003f95 	.word	0x08003f95
 8003ee4:	08003f69 	.word	0x08003f69
 8003ee8:	08003f95 	.word	0x08003f95
 8003eec:	08003f95 	.word	0x08003f95
 8003ef0:	08003f95 	.word	0x08003f95
 8003ef4:	08003f95 	.word	0x08003f95
 8003ef8:	08003f95 	.word	0x08003f95
 8003efc:	08003f95 	.word	0x08003f95
 8003f00:	08003f95 	.word	0x08003f95
 8003f04:	08003f7f 	.word	0x08003f7f
 8003f08:	08003f95 	.word	0x08003f95
 8003f0c:	08003f95 	.word	0x08003f95
 8003f10:	08003f95 	.word	0x08003f95
 8003f14:	08003f95 	.word	0x08003f95
 8003f18:	08003f95 	.word	0x08003f95
 8003f1c:	08003f95 	.word	0x08003f95
 8003f20:	08003f95 	.word	0x08003f95
 8003f24:	08003f9d 	.word	0x08003f9d
 8003f28:	08003f95 	.word	0x08003f95
 8003f2c:	08003f95 	.word	0x08003f95
 8003f30:	08003f95 	.word	0x08003f95
 8003f34:	08003f95 	.word	0x08003f95
 8003f38:	08003f95 	.word	0x08003f95
 8003f3c:	08003f95 	.word	0x08003f95
 8003f40:	08003f95 	.word	0x08003f95
 8003f44:	08003f9d 	.word	0x08003f9d
 8003f48:	08003f95 	.word	0x08003f95
 8003f4c:	08003f95 	.word	0x08003f95
 8003f50:	08003f95 	.word	0x08003f95
 8003f54:	08003f95 	.word	0x08003f95
 8003f58:	08003f95 	.word	0x08003f95
 8003f5c:	08003f95 	.word	0x08003f95
 8003f60:	08003f95 	.word	0x08003f95
 8003f64:	08003f9d 	.word	0x08003f9d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f6c:	3308      	adds	r3, #8
 8003f6e:	2101      	movs	r1, #1
 8003f70:	4618      	mov	r0, r3
 8003f72:	f000 ffc3 	bl	8004efc <RCCEx_PLL2_Config>
 8003f76:	4603      	mov	r3, r0
 8003f78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003f7c:	e00f      	b.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f82:	3328      	adds	r3, #40	@ 0x28
 8003f84:	2101      	movs	r1, #1
 8003f86:	4618      	mov	r0, r3
 8003f88:	f001 f86a 	bl	8005060 <RCCEx_PLL3_Config>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003f92:	e004      	b.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f9a:	e000      	b.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003f9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d10a      	bne.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003fa6:	4bbf      	ldr	r3, [pc, #764]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003faa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003fb4:	4abb      	ldr	r2, [pc, #748]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fb6:	430b      	orrs	r3, r1
 8003fb8:	6553      	str	r3, [r2, #84]	@ 0x54
 8003fba:	e003      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fc0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fcc:	f002 0302 	and.w	r3, r2, #2
 8003fd0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003fda:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003fde:	460b      	mov	r3, r1
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	d041      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fe8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003fea:	2b05      	cmp	r3, #5
 8003fec:	d824      	bhi.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003fee:	a201      	add	r2, pc, #4	@ (adr r2, 8003ff4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ff4:	08004041 	.word	0x08004041
 8003ff8:	0800400d 	.word	0x0800400d
 8003ffc:	08004023 	.word	0x08004023
 8004000:	08004041 	.word	0x08004041
 8004004:	08004041 	.word	0x08004041
 8004008:	08004041 	.word	0x08004041
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800400c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004010:	3308      	adds	r3, #8
 8004012:	2101      	movs	r1, #1
 8004014:	4618      	mov	r0, r3
 8004016:	f000 ff71 	bl	8004efc <RCCEx_PLL2_Config>
 800401a:	4603      	mov	r3, r0
 800401c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004020:	e00f      	b.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004026:	3328      	adds	r3, #40	@ 0x28
 8004028:	2101      	movs	r1, #1
 800402a:	4618      	mov	r0, r3
 800402c:	f001 f818 	bl	8005060 <RCCEx_PLL3_Config>
 8004030:	4603      	mov	r3, r0
 8004032:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004036:	e004      	b.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800403e:	e000      	b.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004040:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004042:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10a      	bne.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800404a:	4b96      	ldr	r3, [pc, #600]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800404c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800404e:	f023 0107 	bic.w	r1, r3, #7
 8004052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004056:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004058:	4a92      	ldr	r2, [pc, #584]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800405a:	430b      	orrs	r3, r1
 800405c:	6553      	str	r3, [r2, #84]	@ 0x54
 800405e:	e003      	b.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004060:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004064:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800406c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004070:	f002 0304 	and.w	r3, r2, #4
 8004074:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004078:	2300      	movs	r3, #0
 800407a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800407e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004082:	460b      	mov	r3, r1
 8004084:	4313      	orrs	r3, r2
 8004086:	d044      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800408c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004090:	2b05      	cmp	r3, #5
 8004092:	d825      	bhi.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004094:	a201      	add	r2, pc, #4	@ (adr r2, 800409c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800409a:	bf00      	nop
 800409c:	080040e9 	.word	0x080040e9
 80040a0:	080040b5 	.word	0x080040b5
 80040a4:	080040cb 	.word	0x080040cb
 80040a8:	080040e9 	.word	0x080040e9
 80040ac:	080040e9 	.word	0x080040e9
 80040b0:	080040e9 	.word	0x080040e9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80040b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b8:	3308      	adds	r3, #8
 80040ba:	2101      	movs	r1, #1
 80040bc:	4618      	mov	r0, r3
 80040be:	f000 ff1d 	bl	8004efc <RCCEx_PLL2_Config>
 80040c2:	4603      	mov	r3, r0
 80040c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80040c8:	e00f      	b.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80040ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ce:	3328      	adds	r3, #40	@ 0x28
 80040d0:	2101      	movs	r1, #1
 80040d2:	4618      	mov	r0, r3
 80040d4:	f000 ffc4 	bl	8005060 <RCCEx_PLL3_Config>
 80040d8:	4603      	mov	r3, r0
 80040da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80040de:	e004      	b.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040e6:	e000      	b.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80040e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d10b      	bne.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80040f2:	4b6c      	ldr	r3, [pc, #432]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040f6:	f023 0107 	bic.w	r1, r3, #7
 80040fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004102:	4a68      	ldr	r2, [pc, #416]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004104:	430b      	orrs	r3, r1
 8004106:	6593      	str	r3, [r2, #88]	@ 0x58
 8004108:	e003      	b.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800410a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800410e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800411a:	f002 0320 	and.w	r3, r2, #32
 800411e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004122:	2300      	movs	r3, #0
 8004124:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004128:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800412c:	460b      	mov	r3, r1
 800412e:	4313      	orrs	r3, r2
 8004130:	d055      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004136:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800413a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800413e:	d033      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004140:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004144:	d82c      	bhi.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004146:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800414a:	d02f      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800414c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004150:	d826      	bhi.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004152:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004156:	d02b      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004158:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800415c:	d820      	bhi.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800415e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004162:	d012      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004164:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004168:	d81a      	bhi.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800416a:	2b00      	cmp	r3, #0
 800416c:	d022      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800416e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004172:	d115      	bne.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004178:	3308      	adds	r3, #8
 800417a:	2100      	movs	r1, #0
 800417c:	4618      	mov	r0, r3
 800417e:	f000 febd 	bl	8004efc <RCCEx_PLL2_Config>
 8004182:	4603      	mov	r3, r0
 8004184:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004188:	e015      	b.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800418a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800418e:	3328      	adds	r3, #40	@ 0x28
 8004190:	2102      	movs	r1, #2
 8004192:	4618      	mov	r0, r3
 8004194:	f000 ff64 	bl	8005060 <RCCEx_PLL3_Config>
 8004198:	4603      	mov	r3, r0
 800419a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800419e:	e00a      	b.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041a6:	e006      	b.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041a8:	bf00      	nop
 80041aa:	e004      	b.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041ac:	bf00      	nop
 80041ae:	e002      	b.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041b0:	bf00      	nop
 80041b2:	e000      	b.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d10b      	bne.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041be:	4b39      	ldr	r3, [pc, #228]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80041c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ce:	4a35      	ldr	r2, [pc, #212]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041d0:	430b      	orrs	r3, r1
 80041d2:	6553      	str	r3, [r2, #84]	@ 0x54
 80041d4:	e003      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80041de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80041ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80041ee:	2300      	movs	r3, #0
 80041f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80041f4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80041f8:	460b      	mov	r3, r1
 80041fa:	4313      	orrs	r3, r2
 80041fc:	d058      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80041fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004202:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004206:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800420a:	d033      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800420c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004210:	d82c      	bhi.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004212:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004216:	d02f      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004218:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800421c:	d826      	bhi.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800421e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004222:	d02b      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004224:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004228:	d820      	bhi.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800422a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800422e:	d012      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004230:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004234:	d81a      	bhi.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004236:	2b00      	cmp	r3, #0
 8004238:	d022      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800423a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800423e:	d115      	bne.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004244:	3308      	adds	r3, #8
 8004246:	2100      	movs	r1, #0
 8004248:	4618      	mov	r0, r3
 800424a:	f000 fe57 	bl	8004efc <RCCEx_PLL2_Config>
 800424e:	4603      	mov	r3, r0
 8004250:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004254:	e015      	b.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800425a:	3328      	adds	r3, #40	@ 0x28
 800425c:	2102      	movs	r1, #2
 800425e:	4618      	mov	r0, r3
 8004260:	f000 fefe 	bl	8005060 <RCCEx_PLL3_Config>
 8004264:	4603      	mov	r3, r0
 8004266:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800426a:	e00a      	b.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004272:	e006      	b.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004274:	bf00      	nop
 8004276:	e004      	b.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004278:	bf00      	nop
 800427a:	e002      	b.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800427c:	bf00      	nop
 800427e:	e000      	b.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004280:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004282:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004286:	2b00      	cmp	r3, #0
 8004288:	d10e      	bne.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800428a:	4b06      	ldr	r3, [pc, #24]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800428c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800428e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004296:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800429a:	4a02      	ldr	r2, [pc, #8]	@ (80042a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800429c:	430b      	orrs	r3, r1
 800429e:	6593      	str	r3, [r2, #88]	@ 0x58
 80042a0:	e006      	b.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80042a2:	bf00      	nop
 80042a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80042b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80042bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80042c0:	2300      	movs	r3, #0
 80042c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80042c6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80042ca:	460b      	mov	r3, r1
 80042cc:	4313      	orrs	r3, r2
 80042ce:	d055      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80042d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80042d8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80042dc:	d033      	beq.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80042de:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80042e2:	d82c      	bhi.n	800433e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80042e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042e8:	d02f      	beq.n	800434a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80042ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042ee:	d826      	bhi.n	800433e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80042f0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80042f4:	d02b      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80042f6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80042fa:	d820      	bhi.n	800433e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80042fc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004300:	d012      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004302:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004306:	d81a      	bhi.n	800433e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004308:	2b00      	cmp	r3, #0
 800430a:	d022      	beq.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800430c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004310:	d115      	bne.n	800433e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004316:	3308      	adds	r3, #8
 8004318:	2100      	movs	r1, #0
 800431a:	4618      	mov	r0, r3
 800431c:	f000 fdee 	bl	8004efc <RCCEx_PLL2_Config>
 8004320:	4603      	mov	r3, r0
 8004322:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004326:	e015      	b.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800432c:	3328      	adds	r3, #40	@ 0x28
 800432e:	2102      	movs	r1, #2
 8004330:	4618      	mov	r0, r3
 8004332:	f000 fe95 	bl	8005060 <RCCEx_PLL3_Config>
 8004336:	4603      	mov	r3, r0
 8004338:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800433c:	e00a      	b.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004344:	e006      	b.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004346:	bf00      	nop
 8004348:	e004      	b.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800434a:	bf00      	nop
 800434c:	e002      	b.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800434e:	bf00      	nop
 8004350:	e000      	b.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004352:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004354:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10b      	bne.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800435c:	4ba1      	ldr	r3, [pc, #644]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800435e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004360:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004368:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800436c:	4a9d      	ldr	r2, [pc, #628]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800436e:	430b      	orrs	r3, r1
 8004370:	6593      	str	r3, [r2, #88]	@ 0x58
 8004372:	e003      	b.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004374:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004378:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800437c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004384:	f002 0308 	and.w	r3, r2, #8
 8004388:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800438c:	2300      	movs	r3, #0
 800438e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004392:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004396:	460b      	mov	r3, r1
 8004398:	4313      	orrs	r3, r2
 800439a:	d01e      	beq.n	80043da <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800439c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043a8:	d10c      	bne.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80043aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ae:	3328      	adds	r3, #40	@ 0x28
 80043b0:	2102      	movs	r1, #2
 80043b2:	4618      	mov	r0, r3
 80043b4:	f000 fe54 	bl	8005060 <RCCEx_PLL3_Config>
 80043b8:	4603      	mov	r3, r0
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d002      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80043c4:	4b87      	ldr	r3, [pc, #540]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043c8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80043cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043d4:	4a83      	ldr	r2, [pc, #524]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043d6:	430b      	orrs	r3, r1
 80043d8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80043da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e2:	f002 0310 	and.w	r3, r2, #16
 80043e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80043ea:	2300      	movs	r3, #0
 80043ec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80043f0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80043f4:	460b      	mov	r3, r1
 80043f6:	4313      	orrs	r3, r2
 80043f8:	d01e      	beq.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80043fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004402:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004406:	d10c      	bne.n	8004422 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004408:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800440c:	3328      	adds	r3, #40	@ 0x28
 800440e:	2102      	movs	r1, #2
 8004410:	4618      	mov	r0, r3
 8004412:	f000 fe25 	bl	8005060 <RCCEx_PLL3_Config>
 8004416:	4603      	mov	r3, r0
 8004418:	2b00      	cmp	r3, #0
 800441a:	d002      	beq.n	8004422 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004422:	4b70      	ldr	r3, [pc, #448]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004426:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800442a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800442e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004432:	4a6c      	ldr	r2, [pc, #432]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004434:	430b      	orrs	r3, r1
 8004436:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800443c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004440:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004444:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004448:	2300      	movs	r3, #0
 800444a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800444e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004452:	460b      	mov	r3, r1
 8004454:	4313      	orrs	r3, r2
 8004456:	d03e      	beq.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004458:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800445c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004460:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004464:	d022      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004466:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800446a:	d81b      	bhi.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800446c:	2b00      	cmp	r3, #0
 800446e:	d003      	beq.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004470:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004474:	d00b      	beq.n	800448e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004476:	e015      	b.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800447c:	3308      	adds	r3, #8
 800447e:	2100      	movs	r1, #0
 8004480:	4618      	mov	r0, r3
 8004482:	f000 fd3b 	bl	8004efc <RCCEx_PLL2_Config>
 8004486:	4603      	mov	r3, r0
 8004488:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800448c:	e00f      	b.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800448e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004492:	3328      	adds	r3, #40	@ 0x28
 8004494:	2102      	movs	r1, #2
 8004496:	4618      	mov	r0, r3
 8004498:	f000 fde2 	bl	8005060 <RCCEx_PLL3_Config>
 800449c:	4603      	mov	r3, r0
 800449e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80044a2:	e004      	b.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044aa:	e000      	b.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80044ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d10b      	bne.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80044b6:	4b4b      	ldr	r3, [pc, #300]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ba:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80044be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044c2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80044c6:	4a47      	ldr	r2, [pc, #284]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044c8:	430b      	orrs	r3, r1
 80044ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80044cc:	e003      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80044d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044de:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80044e2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80044e4:	2300      	movs	r3, #0
 80044e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80044e8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80044ec:	460b      	mov	r3, r1
 80044ee:	4313      	orrs	r3, r2
 80044f0:	d03b      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80044f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044fa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80044fe:	d01f      	beq.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004500:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004504:	d818      	bhi.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004506:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800450a:	d003      	beq.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800450c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004510:	d007      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004512:	e011      	b.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004514:	4b33      	ldr	r3, [pc, #204]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004518:	4a32      	ldr	r2, [pc, #200]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800451a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800451e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004520:	e00f      	b.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004526:	3328      	adds	r3, #40	@ 0x28
 8004528:	2101      	movs	r1, #1
 800452a:	4618      	mov	r0, r3
 800452c:	f000 fd98 	bl	8005060 <RCCEx_PLL3_Config>
 8004530:	4603      	mov	r3, r0
 8004532:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004536:	e004      	b.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800453e:	e000      	b.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004540:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004542:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004546:	2b00      	cmp	r3, #0
 8004548:	d10b      	bne.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800454a:	4b26      	ldr	r3, [pc, #152]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800454c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800454e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800455a:	4a22      	ldr	r2, [pc, #136]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800455c:	430b      	orrs	r3, r1
 800455e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004560:	e003      	b.n	800456a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004562:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004566:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800456a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800456e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004572:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004576:	673b      	str	r3, [r7, #112]	@ 0x70
 8004578:	2300      	movs	r3, #0
 800457a:	677b      	str	r3, [r7, #116]	@ 0x74
 800457c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004580:	460b      	mov	r3, r1
 8004582:	4313      	orrs	r3, r2
 8004584:	d034      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004586:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800458a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800458c:	2b00      	cmp	r3, #0
 800458e:	d003      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004590:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004594:	d007      	beq.n	80045a6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004596:	e011      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004598:	4b12      	ldr	r3, [pc, #72]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800459a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800459c:	4a11      	ldr	r2, [pc, #68]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800459e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80045a4:	e00e      	b.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80045a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045aa:	3308      	adds	r3, #8
 80045ac:	2102      	movs	r1, #2
 80045ae:	4618      	mov	r0, r3
 80045b0:	f000 fca4 	bl	8004efc <RCCEx_PLL2_Config>
 80045b4:	4603      	mov	r3, r0
 80045b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80045ba:	e003      	b.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d10d      	bne.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80045cc:	4b05      	ldr	r3, [pc, #20]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045d0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80045d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045da:	4a02      	ldr	r2, [pc, #8]	@ (80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045dc:	430b      	orrs	r3, r1
 80045de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045e0:	e006      	b.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80045e2:	bf00      	nop
 80045e4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80045f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80045fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80045fe:	2300      	movs	r3, #0
 8004600:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004602:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004606:	460b      	mov	r3, r1
 8004608:	4313      	orrs	r3, r2
 800460a:	d00c      	beq.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800460c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004610:	3328      	adds	r3, #40	@ 0x28
 8004612:	2102      	movs	r1, #2
 8004614:	4618      	mov	r0, r3
 8004616:	f000 fd23 	bl	8005060 <RCCEx_PLL3_Config>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d002      	beq.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800462a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800462e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004632:	663b      	str	r3, [r7, #96]	@ 0x60
 8004634:	2300      	movs	r3, #0
 8004636:	667b      	str	r3, [r7, #100]	@ 0x64
 8004638:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800463c:	460b      	mov	r3, r1
 800463e:	4313      	orrs	r3, r2
 8004640:	d038      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004646:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800464a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800464e:	d018      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004650:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004654:	d811      	bhi.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004656:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800465a:	d014      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800465c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004660:	d80b      	bhi.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004662:	2b00      	cmp	r3, #0
 8004664:	d011      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004666:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800466a:	d106      	bne.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800466c:	4bc3      	ldr	r3, [pc, #780]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800466e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004670:	4ac2      	ldr	r2, [pc, #776]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004672:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004676:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004678:	e008      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004680:	e004      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004682:	bf00      	nop
 8004684:	e002      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004686:	bf00      	nop
 8004688:	e000      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800468a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800468c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004690:	2b00      	cmp	r3, #0
 8004692:	d10b      	bne.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004694:	4bb9      	ldr	r3, [pc, #740]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004696:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004698:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800469c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046a4:	4ab5      	ldr	r2, [pc, #724]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046a6:	430b      	orrs	r3, r1
 80046a8:	6553      	str	r3, [r2, #84]	@ 0x54
 80046aa:	e003      	b.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80046b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046bc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80046c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80046c2:	2300      	movs	r3, #0
 80046c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80046c6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80046ca:	460b      	mov	r3, r1
 80046cc:	4313      	orrs	r3, r2
 80046ce:	d009      	beq.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80046d0:	4baa      	ldr	r3, [pc, #680]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046d4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80046d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046de:	4aa7      	ldr	r2, [pc, #668]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046e0:	430b      	orrs	r3, r1
 80046e2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80046e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ec:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80046f0:	653b      	str	r3, [r7, #80]	@ 0x50
 80046f2:	2300      	movs	r3, #0
 80046f4:	657b      	str	r3, [r7, #84]	@ 0x54
 80046f6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80046fa:	460b      	mov	r3, r1
 80046fc:	4313      	orrs	r3, r2
 80046fe:	d00a      	beq.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004700:	4b9e      	ldr	r3, [pc, #632]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004710:	4a9a      	ldr	r2, [pc, #616]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004712:	430b      	orrs	r3, r1
 8004714:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800471a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800471e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004722:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004724:	2300      	movs	r3, #0
 8004726:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004728:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800472c:	460b      	mov	r3, r1
 800472e:	4313      	orrs	r3, r2
 8004730:	d009      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004732:	4b92      	ldr	r3, [pc, #584]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004734:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004736:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800473a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800473e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004740:	4a8e      	ldr	r2, [pc, #568]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004742:	430b      	orrs	r3, r1
 8004744:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800474a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800474e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004752:	643b      	str	r3, [r7, #64]	@ 0x40
 8004754:	2300      	movs	r3, #0
 8004756:	647b      	str	r3, [r7, #68]	@ 0x44
 8004758:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800475c:	460b      	mov	r3, r1
 800475e:	4313      	orrs	r3, r2
 8004760:	d00e      	beq.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004762:	4b86      	ldr	r3, [pc, #536]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	4a85      	ldr	r2, [pc, #532]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004768:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800476c:	6113      	str	r3, [r2, #16]
 800476e:	4b83      	ldr	r3, [pc, #524]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004770:	6919      	ldr	r1, [r3, #16]
 8004772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004776:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800477a:	4a80      	ldr	r2, [pc, #512]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800477c:	430b      	orrs	r3, r1
 800477e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004780:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004788:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800478c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800478e:	2300      	movs	r3, #0
 8004790:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004792:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004796:	460b      	mov	r3, r1
 8004798:	4313      	orrs	r3, r2
 800479a:	d009      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800479c:	4b77      	ldr	r3, [pc, #476]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800479e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047a0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80047a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047aa:	4a74      	ldr	r2, [pc, #464]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047ac:	430b      	orrs	r3, r1
 80047ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80047b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047b8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80047bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80047be:	2300      	movs	r3, #0
 80047c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80047c2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80047c6:	460b      	mov	r3, r1
 80047c8:	4313      	orrs	r3, r2
 80047ca:	d00a      	beq.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80047cc:	4b6b      	ldr	r3, [pc, #428]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047d0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80047d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047dc:	4a67      	ldr	r2, [pc, #412]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047de:	430b      	orrs	r3, r1
 80047e0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80047e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ea:	2100      	movs	r1, #0
 80047ec:	62b9      	str	r1, [r7, #40]	@ 0x28
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047f4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80047f8:	460b      	mov	r3, r1
 80047fa:	4313      	orrs	r3, r2
 80047fc:	d011      	beq.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004802:	3308      	adds	r3, #8
 8004804:	2100      	movs	r1, #0
 8004806:	4618      	mov	r0, r3
 8004808:	f000 fb78 	bl	8004efc <RCCEx_PLL2_Config>
 800480c:	4603      	mov	r3, r0
 800480e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004812:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004816:	2b00      	cmp	r3, #0
 8004818:	d003      	beq.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800481a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800481e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800482a:	2100      	movs	r1, #0
 800482c:	6239      	str	r1, [r7, #32]
 800482e:	f003 0302 	and.w	r3, r3, #2
 8004832:	627b      	str	r3, [r7, #36]	@ 0x24
 8004834:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004838:	460b      	mov	r3, r1
 800483a:	4313      	orrs	r3, r2
 800483c:	d011      	beq.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800483e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004842:	3308      	adds	r3, #8
 8004844:	2101      	movs	r1, #1
 8004846:	4618      	mov	r0, r3
 8004848:	f000 fb58 	bl	8004efc <RCCEx_PLL2_Config>
 800484c:	4603      	mov	r3, r0
 800484e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004852:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004856:	2b00      	cmp	r3, #0
 8004858:	d003      	beq.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800485a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800485e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800486a:	2100      	movs	r1, #0
 800486c:	61b9      	str	r1, [r7, #24]
 800486e:	f003 0304 	and.w	r3, r3, #4
 8004872:	61fb      	str	r3, [r7, #28]
 8004874:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004878:	460b      	mov	r3, r1
 800487a:	4313      	orrs	r3, r2
 800487c:	d011      	beq.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800487e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004882:	3308      	adds	r3, #8
 8004884:	2102      	movs	r1, #2
 8004886:	4618      	mov	r0, r3
 8004888:	f000 fb38 	bl	8004efc <RCCEx_PLL2_Config>
 800488c:	4603      	mov	r3, r0
 800488e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004892:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004896:	2b00      	cmp	r3, #0
 8004898:	d003      	beq.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800489a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800489e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80048a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048aa:	2100      	movs	r1, #0
 80048ac:	6139      	str	r1, [r7, #16]
 80048ae:	f003 0308 	and.w	r3, r3, #8
 80048b2:	617b      	str	r3, [r7, #20]
 80048b4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80048b8:	460b      	mov	r3, r1
 80048ba:	4313      	orrs	r3, r2
 80048bc:	d011      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80048be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c2:	3328      	adds	r3, #40	@ 0x28
 80048c4:	2100      	movs	r1, #0
 80048c6:	4618      	mov	r0, r3
 80048c8:	f000 fbca 	bl	8005060 <RCCEx_PLL3_Config>
 80048cc:	4603      	mov	r3, r0
 80048ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80048d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d003      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80048e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ea:	2100      	movs	r1, #0
 80048ec:	60b9      	str	r1, [r7, #8]
 80048ee:	f003 0310 	and.w	r3, r3, #16
 80048f2:	60fb      	str	r3, [r7, #12]
 80048f4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80048f8:	460b      	mov	r3, r1
 80048fa:	4313      	orrs	r3, r2
 80048fc:	d011      	beq.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80048fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004902:	3328      	adds	r3, #40	@ 0x28
 8004904:	2101      	movs	r1, #1
 8004906:	4618      	mov	r0, r3
 8004908:	f000 fbaa 	bl	8005060 <RCCEx_PLL3_Config>
 800490c:	4603      	mov	r3, r0
 800490e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004916:	2b00      	cmp	r3, #0
 8004918:	d003      	beq.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800491a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800491e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800492a:	2100      	movs	r1, #0
 800492c:	6039      	str	r1, [r7, #0]
 800492e:	f003 0320 	and.w	r3, r3, #32
 8004932:	607b      	str	r3, [r7, #4]
 8004934:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004938:	460b      	mov	r3, r1
 800493a:	4313      	orrs	r3, r2
 800493c:	d011      	beq.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800493e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004942:	3328      	adds	r3, #40	@ 0x28
 8004944:	2102      	movs	r1, #2
 8004946:	4618      	mov	r0, r3
 8004948:	f000 fb8a 	bl	8005060 <RCCEx_PLL3_Config>
 800494c:	4603      	mov	r3, r0
 800494e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004952:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004956:	2b00      	cmp	r3, #0
 8004958:	d003      	beq.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800495a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800495e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004962:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004966:	2b00      	cmp	r3, #0
 8004968:	d101      	bne.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800496a:	2300      	movs	r3, #0
 800496c:	e000      	b.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
}
 8004970:	4618      	mov	r0, r3
 8004972:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004976:	46bd      	mov	sp, r7
 8004978:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800497c:	58024400 	.word	0x58024400

08004980 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004984:	f7fe fd96 	bl	80034b4 <HAL_RCC_GetHCLKFreq>
 8004988:	4602      	mov	r2, r0
 800498a:	4b06      	ldr	r3, [pc, #24]	@ (80049a4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	091b      	lsrs	r3, r3, #4
 8004990:	f003 0307 	and.w	r3, r3, #7
 8004994:	4904      	ldr	r1, [pc, #16]	@ (80049a8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004996:	5ccb      	ldrb	r3, [r1, r3]
 8004998:	f003 031f 	and.w	r3, r3, #31
 800499c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	58024400 	.word	0x58024400
 80049a8:	08007c68 	.word	0x08007c68

080049ac <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b089      	sub	sp, #36	@ 0x24
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80049b4:	4ba1      	ldr	r3, [pc, #644]	@ (8004c3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049b8:	f003 0303 	and.w	r3, r3, #3
 80049bc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80049be:	4b9f      	ldr	r3, [pc, #636]	@ (8004c3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049c2:	0b1b      	lsrs	r3, r3, #12
 80049c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049c8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80049ca:	4b9c      	ldr	r3, [pc, #624]	@ (8004c3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ce:	091b      	lsrs	r3, r3, #4
 80049d0:	f003 0301 	and.w	r3, r3, #1
 80049d4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80049d6:	4b99      	ldr	r3, [pc, #612]	@ (8004c3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049da:	08db      	lsrs	r3, r3, #3
 80049dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80049e0:	693a      	ldr	r2, [r7, #16]
 80049e2:	fb02 f303 	mul.w	r3, r2, r3
 80049e6:	ee07 3a90 	vmov	s15, r3
 80049ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	f000 8111 	beq.w	8004c1c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80049fa:	69bb      	ldr	r3, [r7, #24]
 80049fc:	2b02      	cmp	r3, #2
 80049fe:	f000 8083 	beq.w	8004b08 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004a02:	69bb      	ldr	r3, [r7, #24]
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	f200 80a1 	bhi.w	8004b4c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004a0a:	69bb      	ldr	r3, [r7, #24]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d003      	beq.n	8004a18 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004a10:	69bb      	ldr	r3, [r7, #24]
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d056      	beq.n	8004ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004a16:	e099      	b.n	8004b4c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a18:	4b88      	ldr	r3, [pc, #544]	@ (8004c3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0320 	and.w	r3, r3, #32
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d02d      	beq.n	8004a80 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a24:	4b85      	ldr	r3, [pc, #532]	@ (8004c3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	08db      	lsrs	r3, r3, #3
 8004a2a:	f003 0303 	and.w	r3, r3, #3
 8004a2e:	4a84      	ldr	r2, [pc, #528]	@ (8004c40 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004a30:	fa22 f303 	lsr.w	r3, r2, r3
 8004a34:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	ee07 3a90 	vmov	s15, r3
 8004a3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	ee07 3a90 	vmov	s15, r3
 8004a46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a4e:	4b7b      	ldr	r3, [pc, #492]	@ (8004c3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a56:	ee07 3a90 	vmov	s15, r3
 8004a5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a62:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004c44 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004a66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a7a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004a7e:	e087      	b.n	8004b90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	ee07 3a90 	vmov	s15, r3
 8004a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a8a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004c48 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004a8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a92:	4b6a      	ldr	r3, [pc, #424]	@ (8004c3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a9a:	ee07 3a90 	vmov	s15, r3
 8004a9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aa2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004aa6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004c44 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004aaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004aae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ab2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ab6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004aba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004abe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004ac2:	e065      	b.n	8004b90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	ee07 3a90 	vmov	s15, r3
 8004aca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ace:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004c4c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004ad2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ad6:	4b59      	ldr	r3, [pc, #356]	@ (8004c3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ada:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ade:	ee07 3a90 	vmov	s15, r3
 8004ae2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ae6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004aea:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004c44 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004aee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004af2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004af6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004afa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004afe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b06:	e043      	b.n	8004b90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	ee07 3a90 	vmov	s15, r3
 8004b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b12:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004c50 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004b16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b1a:	4b48      	ldr	r3, [pc, #288]	@ (8004c3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b22:	ee07 3a90 	vmov	s15, r3
 8004b26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b2e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004c44 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004b32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b4a:	e021      	b.n	8004b90 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	ee07 3a90 	vmov	s15, r3
 8004b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b56:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004c4c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004b5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b5e:	4b37      	ldr	r3, [pc, #220]	@ (8004c3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b66:	ee07 3a90 	vmov	s15, r3
 8004b6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b72:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004c44 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004b76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b8e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004b90:	4b2a      	ldr	r3, [pc, #168]	@ (8004c3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b94:	0a5b      	lsrs	r3, r3, #9
 8004b96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b9a:	ee07 3a90 	vmov	s15, r3
 8004b9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ba2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ba6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004baa:	edd7 6a07 	vldr	s13, [r7, #28]
 8004bae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bb6:	ee17 2a90 	vmov	r2, s15
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004bbe:	4b1f      	ldr	r3, [pc, #124]	@ (8004c3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bc2:	0c1b      	lsrs	r3, r3, #16
 8004bc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bc8:	ee07 3a90 	vmov	s15, r3
 8004bcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bd0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004bd4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004bd8:	edd7 6a07 	vldr	s13, [r7, #28]
 8004bdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004be0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004be4:	ee17 2a90 	vmov	r2, s15
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004bec:	4b13      	ldr	r3, [pc, #76]	@ (8004c3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf0:	0e1b      	lsrs	r3, r3, #24
 8004bf2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bf6:	ee07 3a90 	vmov	s15, r3
 8004bfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bfe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c06:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c12:	ee17 2a90 	vmov	r2, s15
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004c1a:	e008      	b.n	8004c2e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	609a      	str	r2, [r3, #8]
}
 8004c2e:	bf00      	nop
 8004c30:	3724      	adds	r7, #36	@ 0x24
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr
 8004c3a:	bf00      	nop
 8004c3c:	58024400 	.word	0x58024400
 8004c40:	03d09000 	.word	0x03d09000
 8004c44:	46000000 	.word	0x46000000
 8004c48:	4c742400 	.word	0x4c742400
 8004c4c:	4a742400 	.word	0x4a742400
 8004c50:	4af42400 	.word	0x4af42400

08004c54 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b089      	sub	sp, #36	@ 0x24
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004c5c:	4ba1      	ldr	r3, [pc, #644]	@ (8004ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c60:	f003 0303 	and.w	r3, r3, #3
 8004c64:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004c66:	4b9f      	ldr	r3, [pc, #636]	@ (8004ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c6a:	0d1b      	lsrs	r3, r3, #20
 8004c6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c70:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004c72:	4b9c      	ldr	r3, [pc, #624]	@ (8004ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c76:	0a1b      	lsrs	r3, r3, #8
 8004c78:	f003 0301 	and.w	r3, r3, #1
 8004c7c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004c7e:	4b99      	ldr	r3, [pc, #612]	@ (8004ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c82:	08db      	lsrs	r3, r3, #3
 8004c84:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004c88:	693a      	ldr	r2, [r7, #16]
 8004c8a:	fb02 f303 	mul.w	r3, r2, r3
 8004c8e:	ee07 3a90 	vmov	s15, r3
 8004c92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c96:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	f000 8111 	beq.w	8004ec4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004ca2:	69bb      	ldr	r3, [r7, #24]
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	f000 8083 	beq.w	8004db0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	f200 80a1 	bhi.w	8004df4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d003      	beq.n	8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004cb8:	69bb      	ldr	r3, [r7, #24]
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d056      	beq.n	8004d6c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004cbe:	e099      	b.n	8004df4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004cc0:	4b88      	ldr	r3, [pc, #544]	@ (8004ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0320 	and.w	r3, r3, #32
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d02d      	beq.n	8004d28 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004ccc:	4b85      	ldr	r3, [pc, #532]	@ (8004ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	08db      	lsrs	r3, r3, #3
 8004cd2:	f003 0303 	and.w	r3, r3, #3
 8004cd6:	4a84      	ldr	r2, [pc, #528]	@ (8004ee8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8004cdc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	ee07 3a90 	vmov	s15, r3
 8004ce4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	ee07 3a90 	vmov	s15, r3
 8004cee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cf6:	4b7b      	ldr	r3, [pc, #492]	@ (8004ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cfe:	ee07 3a90 	vmov	s15, r3
 8004d02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d06:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d0a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004eec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004d0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d22:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004d26:	e087      	b.n	8004e38 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	ee07 3a90 	vmov	s15, r3
 8004d2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d32:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004d36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d3a:	4b6a      	ldr	r3, [pc, #424]	@ (8004ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d42:	ee07 3a90 	vmov	s15, r3
 8004d46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d4e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004eec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004d52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d6a:	e065      	b.n	8004e38 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	ee07 3a90 	vmov	s15, r3
 8004d72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d76:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004d7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d7e:	4b59      	ldr	r3, [pc, #356]	@ (8004ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d86:	ee07 3a90 	vmov	s15, r3
 8004d8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d92:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004eec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004d96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004da2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004da6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004daa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004dae:	e043      	b.n	8004e38 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	ee07 3a90 	vmov	s15, r3
 8004db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004dbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dc2:	4b48      	ldr	r3, [pc, #288]	@ (8004ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dca:	ee07 3a90 	vmov	s15, r3
 8004dce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004dd6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004eec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004dda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004de2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004de6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004df2:	e021      	b.n	8004e38 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	ee07 3a90 	vmov	s15, r3
 8004dfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dfe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004e02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e06:	4b37      	ldr	r3, [pc, #220]	@ (8004ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e0e:	ee07 3a90 	vmov	s15, r3
 8004e12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e16:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e1a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004eec <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004e1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e36:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004e38:	4b2a      	ldr	r3, [pc, #168]	@ (8004ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e3c:	0a5b      	lsrs	r3, r3, #9
 8004e3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e42:	ee07 3a90 	vmov	s15, r3
 8004e46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e4a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004e52:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e5e:	ee17 2a90 	vmov	r2, s15
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004e66:	4b1f      	ldr	r3, [pc, #124]	@ (8004ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e6a:	0c1b      	lsrs	r3, r3, #16
 8004e6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e70:	ee07 3a90 	vmov	s15, r3
 8004e74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e78:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e7c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004e80:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e8c:	ee17 2a90 	vmov	r2, s15
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004e94:	4b13      	ldr	r3, [pc, #76]	@ (8004ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e98:	0e1b      	lsrs	r3, r3, #24
 8004e9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e9e:	ee07 3a90 	vmov	s15, r3
 8004ea2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ea6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004eaa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004eae:	edd7 6a07 	vldr	s13, [r7, #28]
 8004eb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004eb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004eba:	ee17 2a90 	vmov	r2, s15
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004ec2:	e008      	b.n	8004ed6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	609a      	str	r2, [r3, #8]
}
 8004ed6:	bf00      	nop
 8004ed8:	3724      	adds	r7, #36	@ 0x24
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	58024400 	.word	0x58024400
 8004ee8:	03d09000 	.word	0x03d09000
 8004eec:	46000000 	.word	0x46000000
 8004ef0:	4c742400 	.word	0x4c742400
 8004ef4:	4a742400 	.word	0x4a742400
 8004ef8:	4af42400 	.word	0x4af42400

08004efc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f06:	2300      	movs	r3, #0
 8004f08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f0a:	4b53      	ldr	r3, [pc, #332]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004f0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f0e:	f003 0303 	and.w	r3, r3, #3
 8004f12:	2b03      	cmp	r3, #3
 8004f14:	d101      	bne.n	8004f1a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e099      	b.n	800504e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004f1a:	4b4f      	ldr	r3, [pc, #316]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a4e      	ldr	r2, [pc, #312]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004f20:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f24:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f26:	f7fc fa8f 	bl	8001448 <HAL_GetTick>
 8004f2a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004f2c:	e008      	b.n	8004f40 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004f2e:	f7fc fa8b 	bl	8001448 <HAL_GetTick>
 8004f32:	4602      	mov	r2, r0
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	d901      	bls.n	8004f40 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e086      	b.n	800504e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004f40:	4b45      	ldr	r3, [pc, #276]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d1f0      	bne.n	8004f2e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004f4c:	4b42      	ldr	r3, [pc, #264]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f50:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	031b      	lsls	r3, r3, #12
 8004f5a:	493f      	ldr	r1, [pc, #252]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	3b01      	subs	r3, #1
 8004f66:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	3b01      	subs	r3, #1
 8004f70:	025b      	lsls	r3, r3, #9
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	431a      	orrs	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	68db      	ldr	r3, [r3, #12]
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	041b      	lsls	r3, r3, #16
 8004f7e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004f82:	431a      	orrs	r2, r3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	691b      	ldr	r3, [r3, #16]
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	061b      	lsls	r3, r3, #24
 8004f8c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004f90:	4931      	ldr	r1, [pc, #196]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004f96:	4b30      	ldr	r3, [pc, #192]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004f98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f9a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	695b      	ldr	r3, [r3, #20]
 8004fa2:	492d      	ldr	r1, [pc, #180]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004fa8:	4b2b      	ldr	r3, [pc, #172]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fac:	f023 0220 	bic.w	r2, r3, #32
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	699b      	ldr	r3, [r3, #24]
 8004fb4:	4928      	ldr	r1, [pc, #160]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004fba:	4b27      	ldr	r3, [pc, #156]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fbe:	4a26      	ldr	r2, [pc, #152]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004fc0:	f023 0310 	bic.w	r3, r3, #16
 8004fc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004fc6:	4b24      	ldr	r3, [pc, #144]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004fc8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fca:	4b24      	ldr	r3, [pc, #144]	@ (800505c <RCCEx_PLL2_Config+0x160>)
 8004fcc:	4013      	ands	r3, r2
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	69d2      	ldr	r2, [r2, #28]
 8004fd2:	00d2      	lsls	r2, r2, #3
 8004fd4:	4920      	ldr	r1, [pc, #128]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004fda:	4b1f      	ldr	r3, [pc, #124]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fde:	4a1e      	ldr	r2, [pc, #120]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004fe0:	f043 0310 	orr.w	r3, r3, #16
 8004fe4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d106      	bne.n	8004ffa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004fec:	4b1a      	ldr	r3, [pc, #104]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ff0:	4a19      	ldr	r2, [pc, #100]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8004ff2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004ff6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ff8:	e00f      	b.n	800501a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d106      	bne.n	800500e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005000:	4b15      	ldr	r3, [pc, #84]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8005002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005004:	4a14      	ldr	r2, [pc, #80]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8005006:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800500a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800500c:	e005      	b.n	800501a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800500e:	4b12      	ldr	r3, [pc, #72]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8005010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005012:	4a11      	ldr	r2, [pc, #68]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8005014:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005018:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800501a:	4b0f      	ldr	r3, [pc, #60]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a0e      	ldr	r2, [pc, #56]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8005020:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005024:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005026:	f7fc fa0f 	bl	8001448 <HAL_GetTick>
 800502a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800502c:	e008      	b.n	8005040 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800502e:	f7fc fa0b 	bl	8001448 <HAL_GetTick>
 8005032:	4602      	mov	r2, r0
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	2b02      	cmp	r3, #2
 800503a:	d901      	bls.n	8005040 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800503c:	2303      	movs	r3, #3
 800503e:	e006      	b.n	800504e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005040:	4b05      	ldr	r3, [pc, #20]	@ (8005058 <RCCEx_PLL2_Config+0x15c>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005048:	2b00      	cmp	r3, #0
 800504a:	d0f0      	beq.n	800502e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800504c:	7bfb      	ldrb	r3, [r7, #15]
}
 800504e:	4618      	mov	r0, r3
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	58024400 	.word	0x58024400
 800505c:	ffff0007 	.word	0xffff0007

08005060 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b084      	sub	sp, #16
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800506a:	2300      	movs	r3, #0
 800506c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800506e:	4b53      	ldr	r3, [pc, #332]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 8005070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005072:	f003 0303 	and.w	r3, r3, #3
 8005076:	2b03      	cmp	r3, #3
 8005078:	d101      	bne.n	800507e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	e099      	b.n	80051b2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800507e:	4b4f      	ldr	r3, [pc, #316]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a4e      	ldr	r2, [pc, #312]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 8005084:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005088:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800508a:	f7fc f9dd 	bl	8001448 <HAL_GetTick>
 800508e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005090:	e008      	b.n	80050a4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005092:	f7fc f9d9 	bl	8001448 <HAL_GetTick>
 8005096:	4602      	mov	r2, r0
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	1ad3      	subs	r3, r2, r3
 800509c:	2b02      	cmp	r3, #2
 800509e:	d901      	bls.n	80050a4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e086      	b.n	80051b2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80050a4:	4b45      	ldr	r3, [pc, #276]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d1f0      	bne.n	8005092 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80050b0:	4b42      	ldr	r3, [pc, #264]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 80050b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050b4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	051b      	lsls	r3, r3, #20
 80050be:	493f      	ldr	r1, [pc, #252]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	628b      	str	r3, [r1, #40]	@ 0x28
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	3b01      	subs	r3, #1
 80050ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	3b01      	subs	r3, #1
 80050d4:	025b      	lsls	r3, r3, #9
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	431a      	orrs	r2, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	3b01      	subs	r3, #1
 80050e0:	041b      	lsls	r3, r3, #16
 80050e2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80050e6:	431a      	orrs	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	691b      	ldr	r3, [r3, #16]
 80050ec:	3b01      	subs	r3, #1
 80050ee:	061b      	lsls	r3, r3, #24
 80050f0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80050f4:	4931      	ldr	r1, [pc, #196]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80050fa:	4b30      	ldr	r3, [pc, #192]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 80050fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	695b      	ldr	r3, [r3, #20]
 8005106:	492d      	ldr	r1, [pc, #180]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 8005108:	4313      	orrs	r3, r2
 800510a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800510c:	4b2b      	ldr	r3, [pc, #172]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 800510e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005110:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	699b      	ldr	r3, [r3, #24]
 8005118:	4928      	ldr	r1, [pc, #160]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 800511a:	4313      	orrs	r3, r2
 800511c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800511e:	4b27      	ldr	r3, [pc, #156]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 8005120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005122:	4a26      	ldr	r2, [pc, #152]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 8005124:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005128:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800512a:	4b24      	ldr	r3, [pc, #144]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 800512c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800512e:	4b24      	ldr	r3, [pc, #144]	@ (80051c0 <RCCEx_PLL3_Config+0x160>)
 8005130:	4013      	ands	r3, r2
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	69d2      	ldr	r2, [r2, #28]
 8005136:	00d2      	lsls	r2, r2, #3
 8005138:	4920      	ldr	r1, [pc, #128]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 800513a:	4313      	orrs	r3, r2
 800513c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800513e:	4b1f      	ldr	r3, [pc, #124]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 8005140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005142:	4a1e      	ldr	r2, [pc, #120]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 8005144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005148:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d106      	bne.n	800515e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005150:	4b1a      	ldr	r3, [pc, #104]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 8005152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005154:	4a19      	ldr	r2, [pc, #100]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 8005156:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800515a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800515c:	e00f      	b.n	800517e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	2b01      	cmp	r3, #1
 8005162:	d106      	bne.n	8005172 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005164:	4b15      	ldr	r3, [pc, #84]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 8005166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005168:	4a14      	ldr	r2, [pc, #80]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 800516a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800516e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005170:	e005      	b.n	800517e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005172:	4b12      	ldr	r3, [pc, #72]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 8005174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005176:	4a11      	ldr	r2, [pc, #68]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 8005178:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800517c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800517e:	4b0f      	ldr	r3, [pc, #60]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a0e      	ldr	r2, [pc, #56]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 8005184:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005188:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800518a:	f7fc f95d 	bl	8001448 <HAL_GetTick>
 800518e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005190:	e008      	b.n	80051a4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005192:	f7fc f959 	bl	8001448 <HAL_GetTick>
 8005196:	4602      	mov	r2, r0
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	1ad3      	subs	r3, r2, r3
 800519c:	2b02      	cmp	r3, #2
 800519e:	d901      	bls.n	80051a4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e006      	b.n	80051b2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80051a4:	4b05      	ldr	r3, [pc, #20]	@ (80051bc <RCCEx_PLL3_Config+0x15c>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d0f0      	beq.n	8005192 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80051b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3710      	adds	r7, #16
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	58024400 	.word	0x58024400
 80051c0:	ffff0007 	.word	0xffff0007

080051c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b082      	sub	sp, #8
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d101      	bne.n	80051d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	e049      	b.n	800526a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051dc:	b2db      	uxtb	r3, r3
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d106      	bne.n	80051f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f7fb fe82 	bl	8000ef4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2202      	movs	r2, #2
 80051f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	3304      	adds	r3, #4
 8005200:	4619      	mov	r1, r3
 8005202:	4610      	mov	r0, r2
 8005204:	f000 fc46 	bl	8005a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005268:	2300      	movs	r3, #0
}
 800526a:	4618      	mov	r0, r3
 800526c:	3708      	adds	r7, #8
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}

08005272 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005272:	b580      	push	{r7, lr}
 8005274:	b082      	sub	sp, #8
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d101      	bne.n	8005284 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e049      	b.n	8005318 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b00      	cmp	r3, #0
 800528e:	d106      	bne.n	800529e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f000 f841 	bl	8005320 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2202      	movs	r2, #2
 80052a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	3304      	adds	r3, #4
 80052ae:	4619      	mov	r1, r3
 80052b0:	4610      	mov	r0, r2
 80052b2:	f000 fbef 	bl	8005a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2201      	movs	r2, #1
 80052ba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2201      	movs	r2, #1
 80052c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2201      	movs	r2, #1
 80052ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2201      	movs	r2, #1
 80052d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2201      	movs	r2, #1
 80052da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2201      	movs	r2, #1
 80052e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2201      	movs	r2, #1
 80052ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2201      	movs	r2, #1
 80052f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2201      	movs	r2, #1
 80052fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2201      	movs	r2, #1
 8005302:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2201      	movs	r2, #1
 800530a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2201      	movs	r2, #1
 8005312:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005316:	2300      	movs	r3, #0
}
 8005318:	4618      	mov	r0, r3
 800531a:	3708      	adds	r7, #8
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}

08005320 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005328:	bf00      	nop
 800532a:	370c      	adds	r7, #12
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr

08005334 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d109      	bne.n	8005358 <HAL_TIM_PWM_Start+0x24>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800534a:	b2db      	uxtb	r3, r3
 800534c:	2b01      	cmp	r3, #1
 800534e:	bf14      	ite	ne
 8005350:	2301      	movne	r3, #1
 8005352:	2300      	moveq	r3, #0
 8005354:	b2db      	uxtb	r3, r3
 8005356:	e03c      	b.n	80053d2 <HAL_TIM_PWM_Start+0x9e>
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	2b04      	cmp	r3, #4
 800535c:	d109      	bne.n	8005372 <HAL_TIM_PWM_Start+0x3e>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005364:	b2db      	uxtb	r3, r3
 8005366:	2b01      	cmp	r3, #1
 8005368:	bf14      	ite	ne
 800536a:	2301      	movne	r3, #1
 800536c:	2300      	moveq	r3, #0
 800536e:	b2db      	uxtb	r3, r3
 8005370:	e02f      	b.n	80053d2 <HAL_TIM_PWM_Start+0x9e>
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	2b08      	cmp	r3, #8
 8005376:	d109      	bne.n	800538c <HAL_TIM_PWM_Start+0x58>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800537e:	b2db      	uxtb	r3, r3
 8005380:	2b01      	cmp	r3, #1
 8005382:	bf14      	ite	ne
 8005384:	2301      	movne	r3, #1
 8005386:	2300      	moveq	r3, #0
 8005388:	b2db      	uxtb	r3, r3
 800538a:	e022      	b.n	80053d2 <HAL_TIM_PWM_Start+0x9e>
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	2b0c      	cmp	r3, #12
 8005390:	d109      	bne.n	80053a6 <HAL_TIM_PWM_Start+0x72>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005398:	b2db      	uxtb	r3, r3
 800539a:	2b01      	cmp	r3, #1
 800539c:	bf14      	ite	ne
 800539e:	2301      	movne	r3, #1
 80053a0:	2300      	moveq	r3, #0
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	e015      	b.n	80053d2 <HAL_TIM_PWM_Start+0x9e>
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	2b10      	cmp	r3, #16
 80053aa:	d109      	bne.n	80053c0 <HAL_TIM_PWM_Start+0x8c>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	bf14      	ite	ne
 80053b8:	2301      	movne	r3, #1
 80053ba:	2300      	moveq	r3, #0
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	e008      	b.n	80053d2 <HAL_TIM_PWM_Start+0x9e>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	bf14      	ite	ne
 80053cc:	2301      	movne	r3, #1
 80053ce:	2300      	moveq	r3, #0
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d001      	beq.n	80053da <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	e0a1      	b.n	800551e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d104      	bne.n	80053ea <HAL_TIM_PWM_Start+0xb6>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2202      	movs	r2, #2
 80053e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053e8:	e023      	b.n	8005432 <HAL_TIM_PWM_Start+0xfe>
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	2b04      	cmp	r3, #4
 80053ee:	d104      	bne.n	80053fa <HAL_TIM_PWM_Start+0xc6>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2202      	movs	r2, #2
 80053f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053f8:	e01b      	b.n	8005432 <HAL_TIM_PWM_Start+0xfe>
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	2b08      	cmp	r3, #8
 80053fe:	d104      	bne.n	800540a <HAL_TIM_PWM_Start+0xd6>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2202      	movs	r2, #2
 8005404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005408:	e013      	b.n	8005432 <HAL_TIM_PWM_Start+0xfe>
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	2b0c      	cmp	r3, #12
 800540e:	d104      	bne.n	800541a <HAL_TIM_PWM_Start+0xe6>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2202      	movs	r2, #2
 8005414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005418:	e00b      	b.n	8005432 <HAL_TIM_PWM_Start+0xfe>
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	2b10      	cmp	r3, #16
 800541e:	d104      	bne.n	800542a <HAL_TIM_PWM_Start+0xf6>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2202      	movs	r2, #2
 8005424:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005428:	e003      	b.n	8005432 <HAL_TIM_PWM_Start+0xfe>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2202      	movs	r2, #2
 800542e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	2201      	movs	r2, #1
 8005438:	6839      	ldr	r1, [r7, #0]
 800543a:	4618      	mov	r0, r3
 800543c:	f000 ff44 	bl	80062c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a38      	ldr	r2, [pc, #224]	@ (8005528 <HAL_TIM_PWM_Start+0x1f4>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d013      	beq.n	8005472 <HAL_TIM_PWM_Start+0x13e>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a37      	ldr	r2, [pc, #220]	@ (800552c <HAL_TIM_PWM_Start+0x1f8>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d00e      	beq.n	8005472 <HAL_TIM_PWM_Start+0x13e>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a35      	ldr	r2, [pc, #212]	@ (8005530 <HAL_TIM_PWM_Start+0x1fc>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d009      	beq.n	8005472 <HAL_TIM_PWM_Start+0x13e>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a34      	ldr	r2, [pc, #208]	@ (8005534 <HAL_TIM_PWM_Start+0x200>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d004      	beq.n	8005472 <HAL_TIM_PWM_Start+0x13e>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a32      	ldr	r2, [pc, #200]	@ (8005538 <HAL_TIM_PWM_Start+0x204>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d101      	bne.n	8005476 <HAL_TIM_PWM_Start+0x142>
 8005472:	2301      	movs	r3, #1
 8005474:	e000      	b.n	8005478 <HAL_TIM_PWM_Start+0x144>
 8005476:	2300      	movs	r3, #0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d007      	beq.n	800548c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800548a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a25      	ldr	r2, [pc, #148]	@ (8005528 <HAL_TIM_PWM_Start+0x1f4>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d022      	beq.n	80054dc <HAL_TIM_PWM_Start+0x1a8>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800549e:	d01d      	beq.n	80054dc <HAL_TIM_PWM_Start+0x1a8>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a25      	ldr	r2, [pc, #148]	@ (800553c <HAL_TIM_PWM_Start+0x208>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d018      	beq.n	80054dc <HAL_TIM_PWM_Start+0x1a8>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a24      	ldr	r2, [pc, #144]	@ (8005540 <HAL_TIM_PWM_Start+0x20c>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d013      	beq.n	80054dc <HAL_TIM_PWM_Start+0x1a8>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a22      	ldr	r2, [pc, #136]	@ (8005544 <HAL_TIM_PWM_Start+0x210>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d00e      	beq.n	80054dc <HAL_TIM_PWM_Start+0x1a8>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a1a      	ldr	r2, [pc, #104]	@ (800552c <HAL_TIM_PWM_Start+0x1f8>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d009      	beq.n	80054dc <HAL_TIM_PWM_Start+0x1a8>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a1e      	ldr	r2, [pc, #120]	@ (8005548 <HAL_TIM_PWM_Start+0x214>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d004      	beq.n	80054dc <HAL_TIM_PWM_Start+0x1a8>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a16      	ldr	r2, [pc, #88]	@ (8005530 <HAL_TIM_PWM_Start+0x1fc>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d115      	bne.n	8005508 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	689a      	ldr	r2, [r3, #8]
 80054e2:	4b1a      	ldr	r3, [pc, #104]	@ (800554c <HAL_TIM_PWM_Start+0x218>)
 80054e4:	4013      	ands	r3, r2
 80054e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2b06      	cmp	r3, #6
 80054ec:	d015      	beq.n	800551a <HAL_TIM_PWM_Start+0x1e6>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054f4:	d011      	beq.n	800551a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f042 0201 	orr.w	r2, r2, #1
 8005504:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005506:	e008      	b.n	800551a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f042 0201 	orr.w	r2, r2, #1
 8005516:	601a      	str	r2, [r3, #0]
 8005518:	e000      	b.n	800551c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800551a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3710      	adds	r7, #16
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	40010000 	.word	0x40010000
 800552c:	40010400 	.word	0x40010400
 8005530:	40014000 	.word	0x40014000
 8005534:	40014400 	.word	0x40014400
 8005538:	40014800 	.word	0x40014800
 800553c:	40000400 	.word	0x40000400
 8005540:	40000800 	.word	0x40000800
 8005544:	40000c00 	.word	0x40000c00
 8005548:	40001800 	.word	0x40001800
 800554c:	00010007 	.word	0x00010007

08005550 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b082      	sub	sp, #8
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	2200      	movs	r2, #0
 8005560:	6839      	ldr	r1, [r7, #0]
 8005562:	4618      	mov	r0, r3
 8005564:	f000 feb0 	bl	80062c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a3e      	ldr	r2, [pc, #248]	@ (8005668 <HAL_TIM_PWM_Stop+0x118>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d013      	beq.n	800559a <HAL_TIM_PWM_Stop+0x4a>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a3d      	ldr	r2, [pc, #244]	@ (800566c <HAL_TIM_PWM_Stop+0x11c>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d00e      	beq.n	800559a <HAL_TIM_PWM_Stop+0x4a>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a3b      	ldr	r2, [pc, #236]	@ (8005670 <HAL_TIM_PWM_Stop+0x120>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d009      	beq.n	800559a <HAL_TIM_PWM_Stop+0x4a>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a3a      	ldr	r2, [pc, #232]	@ (8005674 <HAL_TIM_PWM_Stop+0x124>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d004      	beq.n	800559a <HAL_TIM_PWM_Stop+0x4a>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a38      	ldr	r2, [pc, #224]	@ (8005678 <HAL_TIM_PWM_Stop+0x128>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d101      	bne.n	800559e <HAL_TIM_PWM_Stop+0x4e>
 800559a:	2301      	movs	r3, #1
 800559c:	e000      	b.n	80055a0 <HAL_TIM_PWM_Stop+0x50>
 800559e:	2300      	movs	r3, #0
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d017      	beq.n	80055d4 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	6a1a      	ldr	r2, [r3, #32]
 80055aa:	f241 1311 	movw	r3, #4369	@ 0x1111
 80055ae:	4013      	ands	r3, r2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d10f      	bne.n	80055d4 <HAL_TIM_PWM_Stop+0x84>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	6a1a      	ldr	r2, [r3, #32]
 80055ba:	f240 4344 	movw	r3, #1092	@ 0x444
 80055be:	4013      	ands	r3, r2
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d107      	bne.n	80055d4 <HAL_TIM_PWM_Stop+0x84>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80055d2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	6a1a      	ldr	r2, [r3, #32]
 80055da:	f241 1311 	movw	r3, #4369	@ 0x1111
 80055de:	4013      	ands	r3, r2
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d10f      	bne.n	8005604 <HAL_TIM_PWM_Stop+0xb4>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	6a1a      	ldr	r2, [r3, #32]
 80055ea:	f240 4344 	movw	r3, #1092	@ 0x444
 80055ee:	4013      	ands	r3, r2
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d107      	bne.n	8005604 <HAL_TIM_PWM_Stop+0xb4>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f022 0201 	bic.w	r2, r2, #1
 8005602:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d104      	bne.n	8005614 <HAL_TIM_PWM_Stop+0xc4>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2201      	movs	r2, #1
 800560e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005612:	e023      	b.n	800565c <HAL_TIM_PWM_Stop+0x10c>
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	2b04      	cmp	r3, #4
 8005618:	d104      	bne.n	8005624 <HAL_TIM_PWM_Stop+0xd4>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2201      	movs	r2, #1
 800561e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005622:	e01b      	b.n	800565c <HAL_TIM_PWM_Stop+0x10c>
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	2b08      	cmp	r3, #8
 8005628:	d104      	bne.n	8005634 <HAL_TIM_PWM_Stop+0xe4>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005632:	e013      	b.n	800565c <HAL_TIM_PWM_Stop+0x10c>
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	2b0c      	cmp	r3, #12
 8005638:	d104      	bne.n	8005644 <HAL_TIM_PWM_Stop+0xf4>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2201      	movs	r2, #1
 800563e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005642:	e00b      	b.n	800565c <HAL_TIM_PWM_Stop+0x10c>
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	2b10      	cmp	r3, #16
 8005648:	d104      	bne.n	8005654 <HAL_TIM_PWM_Stop+0x104>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2201      	movs	r2, #1
 800564e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005652:	e003      	b.n	800565c <HAL_TIM_PWM_Stop+0x10c>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	4618      	mov	r0, r3
 8005660:	3708      	adds	r7, #8
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	40010000 	.word	0x40010000
 800566c:	40010400 	.word	0x40010400
 8005670:	40014000 	.word	0x40014000
 8005674:	40014400 	.word	0x40014400
 8005678:	40014800 	.word	0x40014800

0800567c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b086      	sub	sp, #24
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005688:	2300      	movs	r3, #0
 800568a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005692:	2b01      	cmp	r3, #1
 8005694:	d101      	bne.n	800569a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005696:	2302      	movs	r3, #2
 8005698:	e0ff      	b.n	800589a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2201      	movs	r2, #1
 800569e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2b14      	cmp	r3, #20
 80056a6:	f200 80f0 	bhi.w	800588a <HAL_TIM_PWM_ConfigChannel+0x20e>
 80056aa:	a201      	add	r2, pc, #4	@ (adr r2, 80056b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80056ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056b0:	08005705 	.word	0x08005705
 80056b4:	0800588b 	.word	0x0800588b
 80056b8:	0800588b 	.word	0x0800588b
 80056bc:	0800588b 	.word	0x0800588b
 80056c0:	08005745 	.word	0x08005745
 80056c4:	0800588b 	.word	0x0800588b
 80056c8:	0800588b 	.word	0x0800588b
 80056cc:	0800588b 	.word	0x0800588b
 80056d0:	08005787 	.word	0x08005787
 80056d4:	0800588b 	.word	0x0800588b
 80056d8:	0800588b 	.word	0x0800588b
 80056dc:	0800588b 	.word	0x0800588b
 80056e0:	080057c7 	.word	0x080057c7
 80056e4:	0800588b 	.word	0x0800588b
 80056e8:	0800588b 	.word	0x0800588b
 80056ec:	0800588b 	.word	0x0800588b
 80056f0:	08005809 	.word	0x08005809
 80056f4:	0800588b 	.word	0x0800588b
 80056f8:	0800588b 	.word	0x0800588b
 80056fc:	0800588b 	.word	0x0800588b
 8005700:	08005849 	.word	0x08005849
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68b9      	ldr	r1, [r7, #8]
 800570a:	4618      	mov	r0, r3
 800570c:	f000 fa68 	bl	8005be0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	699a      	ldr	r2, [r3, #24]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f042 0208 	orr.w	r2, r2, #8
 800571e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	699a      	ldr	r2, [r3, #24]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f022 0204 	bic.w	r2, r2, #4
 800572e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6999      	ldr	r1, [r3, #24]
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	691a      	ldr	r2, [r3, #16]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	430a      	orrs	r2, r1
 8005740:	619a      	str	r2, [r3, #24]
      break;
 8005742:	e0a5      	b.n	8005890 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68b9      	ldr	r1, [r7, #8]
 800574a:	4618      	mov	r0, r3
 800574c:	f000 fad8 	bl	8005d00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	699a      	ldr	r2, [r3, #24]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800575e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	699a      	ldr	r2, [r3, #24]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800576e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	6999      	ldr	r1, [r3, #24]
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	021a      	lsls	r2, r3, #8
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	430a      	orrs	r2, r1
 8005782:	619a      	str	r2, [r3, #24]
      break;
 8005784:	e084      	b.n	8005890 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68b9      	ldr	r1, [r7, #8]
 800578c:	4618      	mov	r0, r3
 800578e:	f000 fb41 	bl	8005e14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	69da      	ldr	r2, [r3, #28]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f042 0208 	orr.w	r2, r2, #8
 80057a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	69da      	ldr	r2, [r3, #28]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f022 0204 	bic.w	r2, r2, #4
 80057b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	69d9      	ldr	r1, [r3, #28]
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	691a      	ldr	r2, [r3, #16]
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	430a      	orrs	r2, r1
 80057c2:	61da      	str	r2, [r3, #28]
      break;
 80057c4:	e064      	b.n	8005890 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	68b9      	ldr	r1, [r7, #8]
 80057cc:	4618      	mov	r0, r3
 80057ce:	f000 fba9 	bl	8005f24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	69da      	ldr	r2, [r3, #28]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	69da      	ldr	r2, [r3, #28]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	69d9      	ldr	r1, [r3, #28]
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	691b      	ldr	r3, [r3, #16]
 80057fc:	021a      	lsls	r2, r3, #8
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	430a      	orrs	r2, r1
 8005804:	61da      	str	r2, [r3, #28]
      break;
 8005806:	e043      	b.n	8005890 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	68b9      	ldr	r1, [r7, #8]
 800580e:	4618      	mov	r0, r3
 8005810:	f000 fbf2 	bl	8005ff8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f042 0208 	orr.w	r2, r2, #8
 8005822:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f022 0204 	bic.w	r2, r2, #4
 8005832:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	691a      	ldr	r2, [r3, #16]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	430a      	orrs	r2, r1
 8005844:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005846:	e023      	b.n	8005890 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68b9      	ldr	r1, [r7, #8]
 800584e:	4618      	mov	r0, r3
 8005850:	f000 fc36 	bl	80060c0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005862:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005872:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	021a      	lsls	r2, r3, #8
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	430a      	orrs	r2, r1
 8005886:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005888:	e002      	b.n	8005890 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	75fb      	strb	r3, [r7, #23]
      break;
 800588e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2200      	movs	r2, #0
 8005894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005898:	7dfb      	ldrb	r3, [r7, #23]
}
 800589a:	4618      	mov	r0, r3
 800589c:	3718      	adds	r7, #24
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop

080058a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058ae:	2300      	movs	r3, #0
 80058b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d101      	bne.n	80058c0 <HAL_TIM_ConfigClockSource+0x1c>
 80058bc:	2302      	movs	r3, #2
 80058be:	e0dc      	b.n	8005a7a <HAL_TIM_ConfigClockSource+0x1d6>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2202      	movs	r2, #2
 80058cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058d8:	68ba      	ldr	r2, [r7, #8]
 80058da:	4b6a      	ldr	r3, [pc, #424]	@ (8005a84 <HAL_TIM_ConfigClockSource+0x1e0>)
 80058dc:	4013      	ands	r3, r2
 80058de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	68ba      	ldr	r2, [r7, #8]
 80058ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a64      	ldr	r2, [pc, #400]	@ (8005a88 <HAL_TIM_ConfigClockSource+0x1e4>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	f000 80a9 	beq.w	8005a4e <HAL_TIM_ConfigClockSource+0x1aa>
 80058fc:	4a62      	ldr	r2, [pc, #392]	@ (8005a88 <HAL_TIM_ConfigClockSource+0x1e4>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	f200 80ae 	bhi.w	8005a60 <HAL_TIM_ConfigClockSource+0x1bc>
 8005904:	4a61      	ldr	r2, [pc, #388]	@ (8005a8c <HAL_TIM_ConfigClockSource+0x1e8>)
 8005906:	4293      	cmp	r3, r2
 8005908:	f000 80a1 	beq.w	8005a4e <HAL_TIM_ConfigClockSource+0x1aa>
 800590c:	4a5f      	ldr	r2, [pc, #380]	@ (8005a8c <HAL_TIM_ConfigClockSource+0x1e8>)
 800590e:	4293      	cmp	r3, r2
 8005910:	f200 80a6 	bhi.w	8005a60 <HAL_TIM_ConfigClockSource+0x1bc>
 8005914:	4a5e      	ldr	r2, [pc, #376]	@ (8005a90 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005916:	4293      	cmp	r3, r2
 8005918:	f000 8099 	beq.w	8005a4e <HAL_TIM_ConfigClockSource+0x1aa>
 800591c:	4a5c      	ldr	r2, [pc, #368]	@ (8005a90 <HAL_TIM_ConfigClockSource+0x1ec>)
 800591e:	4293      	cmp	r3, r2
 8005920:	f200 809e 	bhi.w	8005a60 <HAL_TIM_ConfigClockSource+0x1bc>
 8005924:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005928:	f000 8091 	beq.w	8005a4e <HAL_TIM_ConfigClockSource+0x1aa>
 800592c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005930:	f200 8096 	bhi.w	8005a60 <HAL_TIM_ConfigClockSource+0x1bc>
 8005934:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005938:	f000 8089 	beq.w	8005a4e <HAL_TIM_ConfigClockSource+0x1aa>
 800593c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005940:	f200 808e 	bhi.w	8005a60 <HAL_TIM_ConfigClockSource+0x1bc>
 8005944:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005948:	d03e      	beq.n	80059c8 <HAL_TIM_ConfigClockSource+0x124>
 800594a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800594e:	f200 8087 	bhi.w	8005a60 <HAL_TIM_ConfigClockSource+0x1bc>
 8005952:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005956:	f000 8086 	beq.w	8005a66 <HAL_TIM_ConfigClockSource+0x1c2>
 800595a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800595e:	d87f      	bhi.n	8005a60 <HAL_TIM_ConfigClockSource+0x1bc>
 8005960:	2b70      	cmp	r3, #112	@ 0x70
 8005962:	d01a      	beq.n	800599a <HAL_TIM_ConfigClockSource+0xf6>
 8005964:	2b70      	cmp	r3, #112	@ 0x70
 8005966:	d87b      	bhi.n	8005a60 <HAL_TIM_ConfigClockSource+0x1bc>
 8005968:	2b60      	cmp	r3, #96	@ 0x60
 800596a:	d050      	beq.n	8005a0e <HAL_TIM_ConfigClockSource+0x16a>
 800596c:	2b60      	cmp	r3, #96	@ 0x60
 800596e:	d877      	bhi.n	8005a60 <HAL_TIM_ConfigClockSource+0x1bc>
 8005970:	2b50      	cmp	r3, #80	@ 0x50
 8005972:	d03c      	beq.n	80059ee <HAL_TIM_ConfigClockSource+0x14a>
 8005974:	2b50      	cmp	r3, #80	@ 0x50
 8005976:	d873      	bhi.n	8005a60 <HAL_TIM_ConfigClockSource+0x1bc>
 8005978:	2b40      	cmp	r3, #64	@ 0x40
 800597a:	d058      	beq.n	8005a2e <HAL_TIM_ConfigClockSource+0x18a>
 800597c:	2b40      	cmp	r3, #64	@ 0x40
 800597e:	d86f      	bhi.n	8005a60 <HAL_TIM_ConfigClockSource+0x1bc>
 8005980:	2b30      	cmp	r3, #48	@ 0x30
 8005982:	d064      	beq.n	8005a4e <HAL_TIM_ConfigClockSource+0x1aa>
 8005984:	2b30      	cmp	r3, #48	@ 0x30
 8005986:	d86b      	bhi.n	8005a60 <HAL_TIM_ConfigClockSource+0x1bc>
 8005988:	2b20      	cmp	r3, #32
 800598a:	d060      	beq.n	8005a4e <HAL_TIM_ConfigClockSource+0x1aa>
 800598c:	2b20      	cmp	r3, #32
 800598e:	d867      	bhi.n	8005a60 <HAL_TIM_ConfigClockSource+0x1bc>
 8005990:	2b00      	cmp	r3, #0
 8005992:	d05c      	beq.n	8005a4e <HAL_TIM_ConfigClockSource+0x1aa>
 8005994:	2b10      	cmp	r3, #16
 8005996:	d05a      	beq.n	8005a4e <HAL_TIM_ConfigClockSource+0x1aa>
 8005998:	e062      	b.n	8005a60 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80059aa:	f000 fc6d 	bl	8006288 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80059bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68ba      	ldr	r2, [r7, #8]
 80059c4:	609a      	str	r2, [r3, #8]
      break;
 80059c6:	e04f      	b.n	8005a68 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80059d8:	f000 fc56 	bl	8006288 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	689a      	ldr	r2, [r3, #8]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059ea:	609a      	str	r2, [r3, #8]
      break;
 80059ec:	e03c      	b.n	8005a68 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059fa:	461a      	mov	r2, r3
 80059fc:	f000 fbc6 	bl	800618c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	2150      	movs	r1, #80	@ 0x50
 8005a06:	4618      	mov	r0, r3
 8005a08:	f000 fc20 	bl	800624c <TIM_ITRx_SetConfig>
      break;
 8005a0c:	e02c      	b.n	8005a68 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	f000 fbe5 	bl	80061ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	2160      	movs	r1, #96	@ 0x60
 8005a26:	4618      	mov	r0, r3
 8005a28:	f000 fc10 	bl	800624c <TIM_ITRx_SetConfig>
      break;
 8005a2c:	e01c      	b.n	8005a68 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	f000 fba6 	bl	800618c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2140      	movs	r1, #64	@ 0x40
 8005a46:	4618      	mov	r0, r3
 8005a48:	f000 fc00 	bl	800624c <TIM_ITRx_SetConfig>
      break;
 8005a4c:	e00c      	b.n	8005a68 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4619      	mov	r1, r3
 8005a58:	4610      	mov	r0, r2
 8005a5a:	f000 fbf7 	bl	800624c <TIM_ITRx_SetConfig>
      break;
 8005a5e:	e003      	b.n	8005a68 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8005a60:	2301      	movs	r3, #1
 8005a62:	73fb      	strb	r3, [r7, #15]
      break;
 8005a64:	e000      	b.n	8005a68 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8005a66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2200      	movs	r2, #0
 8005a74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3710      	adds	r7, #16
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}
 8005a82:	bf00      	nop
 8005a84:	ffceff88 	.word	0xffceff88
 8005a88:	00100040 	.word	0x00100040
 8005a8c:	00100030 	.word	0x00100030
 8005a90:	00100020 	.word	0x00100020

08005a94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4a46      	ldr	r2, [pc, #280]	@ (8005bc0 <TIM_Base_SetConfig+0x12c>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d013      	beq.n	8005ad4 <TIM_Base_SetConfig+0x40>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ab2:	d00f      	beq.n	8005ad4 <TIM_Base_SetConfig+0x40>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a43      	ldr	r2, [pc, #268]	@ (8005bc4 <TIM_Base_SetConfig+0x130>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d00b      	beq.n	8005ad4 <TIM_Base_SetConfig+0x40>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a42      	ldr	r2, [pc, #264]	@ (8005bc8 <TIM_Base_SetConfig+0x134>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d007      	beq.n	8005ad4 <TIM_Base_SetConfig+0x40>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	4a41      	ldr	r2, [pc, #260]	@ (8005bcc <TIM_Base_SetConfig+0x138>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d003      	beq.n	8005ad4 <TIM_Base_SetConfig+0x40>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a40      	ldr	r2, [pc, #256]	@ (8005bd0 <TIM_Base_SetConfig+0x13c>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d108      	bne.n	8005ae6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ada:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	68fa      	ldr	r2, [r7, #12]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a35      	ldr	r2, [pc, #212]	@ (8005bc0 <TIM_Base_SetConfig+0x12c>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d01f      	beq.n	8005b2e <TIM_Base_SetConfig+0x9a>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005af4:	d01b      	beq.n	8005b2e <TIM_Base_SetConfig+0x9a>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	4a32      	ldr	r2, [pc, #200]	@ (8005bc4 <TIM_Base_SetConfig+0x130>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d017      	beq.n	8005b2e <TIM_Base_SetConfig+0x9a>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a31      	ldr	r2, [pc, #196]	@ (8005bc8 <TIM_Base_SetConfig+0x134>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d013      	beq.n	8005b2e <TIM_Base_SetConfig+0x9a>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a30      	ldr	r2, [pc, #192]	@ (8005bcc <TIM_Base_SetConfig+0x138>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d00f      	beq.n	8005b2e <TIM_Base_SetConfig+0x9a>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a2f      	ldr	r2, [pc, #188]	@ (8005bd0 <TIM_Base_SetConfig+0x13c>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d00b      	beq.n	8005b2e <TIM_Base_SetConfig+0x9a>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a2e      	ldr	r2, [pc, #184]	@ (8005bd4 <TIM_Base_SetConfig+0x140>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d007      	beq.n	8005b2e <TIM_Base_SetConfig+0x9a>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	4a2d      	ldr	r2, [pc, #180]	@ (8005bd8 <TIM_Base_SetConfig+0x144>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d003      	beq.n	8005b2e <TIM_Base_SetConfig+0x9a>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4a2c      	ldr	r2, [pc, #176]	@ (8005bdc <TIM_Base_SetConfig+0x148>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d108      	bne.n	8005b40 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	68db      	ldr	r3, [r3, #12]
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	695b      	ldr	r3, [r3, #20]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	689a      	ldr	r2, [r3, #8]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a16      	ldr	r2, [pc, #88]	@ (8005bc0 <TIM_Base_SetConfig+0x12c>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d00f      	beq.n	8005b8c <TIM_Base_SetConfig+0xf8>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a18      	ldr	r2, [pc, #96]	@ (8005bd0 <TIM_Base_SetConfig+0x13c>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d00b      	beq.n	8005b8c <TIM_Base_SetConfig+0xf8>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a17      	ldr	r2, [pc, #92]	@ (8005bd4 <TIM_Base_SetConfig+0x140>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d007      	beq.n	8005b8c <TIM_Base_SetConfig+0xf8>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a16      	ldr	r2, [pc, #88]	@ (8005bd8 <TIM_Base_SetConfig+0x144>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d003      	beq.n	8005b8c <TIM_Base_SetConfig+0xf8>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a15      	ldr	r2, [pc, #84]	@ (8005bdc <TIM_Base_SetConfig+0x148>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d103      	bne.n	8005b94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	691a      	ldr	r2, [r3, #16]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2201      	movs	r2, #1
 8005b98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	f003 0301 	and.w	r3, r3, #1
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d105      	bne.n	8005bb2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	f023 0201 	bic.w	r2, r3, #1
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	611a      	str	r2, [r3, #16]
  }
}
 8005bb2:	bf00      	nop
 8005bb4:	3714      	adds	r7, #20
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr
 8005bbe:	bf00      	nop
 8005bc0:	40010000 	.word	0x40010000
 8005bc4:	40000400 	.word	0x40000400
 8005bc8:	40000800 	.word	0x40000800
 8005bcc:	40000c00 	.word	0x40000c00
 8005bd0:	40010400 	.word	0x40010400
 8005bd4:	40014000 	.word	0x40014000
 8005bd8:	40014400 	.word	0x40014400
 8005bdc:	40014800 	.word	0x40014800

08005be0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b087      	sub	sp, #28
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6a1b      	ldr	r3, [r3, #32]
 8005bee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6a1b      	ldr	r3, [r3, #32]
 8005bf4:	f023 0201 	bic.w	r2, r3, #1
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c08:	68fa      	ldr	r2, [r7, #12]
 8005c0a:	4b37      	ldr	r3, [pc, #220]	@ (8005ce8 <TIM_OC1_SetConfig+0x108>)
 8005c0c:	4013      	ands	r3, r2
 8005c0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f023 0303 	bic.w	r3, r3, #3
 8005c16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	f023 0302 	bic.w	r3, r3, #2
 8005c28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	697a      	ldr	r2, [r7, #20]
 8005c30:	4313      	orrs	r3, r2
 8005c32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a2d      	ldr	r2, [pc, #180]	@ (8005cec <TIM_OC1_SetConfig+0x10c>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d00f      	beq.n	8005c5c <TIM_OC1_SetConfig+0x7c>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a2c      	ldr	r2, [pc, #176]	@ (8005cf0 <TIM_OC1_SetConfig+0x110>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d00b      	beq.n	8005c5c <TIM_OC1_SetConfig+0x7c>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a2b      	ldr	r2, [pc, #172]	@ (8005cf4 <TIM_OC1_SetConfig+0x114>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d007      	beq.n	8005c5c <TIM_OC1_SetConfig+0x7c>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a2a      	ldr	r2, [pc, #168]	@ (8005cf8 <TIM_OC1_SetConfig+0x118>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d003      	beq.n	8005c5c <TIM_OC1_SetConfig+0x7c>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a29      	ldr	r2, [pc, #164]	@ (8005cfc <TIM_OC1_SetConfig+0x11c>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d10c      	bne.n	8005c76 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	f023 0308 	bic.w	r3, r3, #8
 8005c62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	68db      	ldr	r3, [r3, #12]
 8005c68:	697a      	ldr	r2, [r7, #20]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	f023 0304 	bic.w	r3, r3, #4
 8005c74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a1c      	ldr	r2, [pc, #112]	@ (8005cec <TIM_OC1_SetConfig+0x10c>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d00f      	beq.n	8005c9e <TIM_OC1_SetConfig+0xbe>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a1b      	ldr	r2, [pc, #108]	@ (8005cf0 <TIM_OC1_SetConfig+0x110>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d00b      	beq.n	8005c9e <TIM_OC1_SetConfig+0xbe>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a1a      	ldr	r2, [pc, #104]	@ (8005cf4 <TIM_OC1_SetConfig+0x114>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d007      	beq.n	8005c9e <TIM_OC1_SetConfig+0xbe>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a19      	ldr	r2, [pc, #100]	@ (8005cf8 <TIM_OC1_SetConfig+0x118>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d003      	beq.n	8005c9e <TIM_OC1_SetConfig+0xbe>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	4a18      	ldr	r2, [pc, #96]	@ (8005cfc <TIM_OC1_SetConfig+0x11c>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d111      	bne.n	8005cc2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ca4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005cac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	695b      	ldr	r3, [r3, #20]
 8005cb2:	693a      	ldr	r2, [r7, #16]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	699b      	ldr	r3, [r3, #24]
 8005cbc:	693a      	ldr	r2, [r7, #16]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	68fa      	ldr	r2, [r7, #12]
 8005ccc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	685a      	ldr	r2, [r3, #4]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	697a      	ldr	r2, [r7, #20]
 8005cda:	621a      	str	r2, [r3, #32]
}
 8005cdc:	bf00      	nop
 8005cde:	371c      	adds	r7, #28
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr
 8005ce8:	fffeff8f 	.word	0xfffeff8f
 8005cec:	40010000 	.word	0x40010000
 8005cf0:	40010400 	.word	0x40010400
 8005cf4:	40014000 	.word	0x40014000
 8005cf8:	40014400 	.word	0x40014400
 8005cfc:	40014800 	.word	0x40014800

08005d00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b087      	sub	sp, #28
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6a1b      	ldr	r3, [r3, #32]
 8005d0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6a1b      	ldr	r3, [r3, #32]
 8005d14:	f023 0210 	bic.w	r2, r3, #16
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	685b      	ldr	r3, [r3, #4]
 8005d20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	699b      	ldr	r3, [r3, #24]
 8005d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d28:	68fa      	ldr	r2, [r7, #12]
 8005d2a:	4b34      	ldr	r3, [pc, #208]	@ (8005dfc <TIM_OC2_SetConfig+0xfc>)
 8005d2c:	4013      	ands	r3, r2
 8005d2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	021b      	lsls	r3, r3, #8
 8005d3e:	68fa      	ldr	r2, [r7, #12]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	f023 0320 	bic.w	r3, r3, #32
 8005d4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	011b      	lsls	r3, r3, #4
 8005d52:	697a      	ldr	r2, [r7, #20]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a29      	ldr	r2, [pc, #164]	@ (8005e00 <TIM_OC2_SetConfig+0x100>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d003      	beq.n	8005d68 <TIM_OC2_SetConfig+0x68>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a28      	ldr	r2, [pc, #160]	@ (8005e04 <TIM_OC2_SetConfig+0x104>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d10d      	bne.n	8005d84 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	68db      	ldr	r3, [r3, #12]
 8005d74:	011b      	lsls	r3, r3, #4
 8005d76:	697a      	ldr	r2, [r7, #20]
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d82:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	4a1e      	ldr	r2, [pc, #120]	@ (8005e00 <TIM_OC2_SetConfig+0x100>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d00f      	beq.n	8005dac <TIM_OC2_SetConfig+0xac>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	4a1d      	ldr	r2, [pc, #116]	@ (8005e04 <TIM_OC2_SetConfig+0x104>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d00b      	beq.n	8005dac <TIM_OC2_SetConfig+0xac>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	4a1c      	ldr	r2, [pc, #112]	@ (8005e08 <TIM_OC2_SetConfig+0x108>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d007      	beq.n	8005dac <TIM_OC2_SetConfig+0xac>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	4a1b      	ldr	r2, [pc, #108]	@ (8005e0c <TIM_OC2_SetConfig+0x10c>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d003      	beq.n	8005dac <TIM_OC2_SetConfig+0xac>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	4a1a      	ldr	r2, [pc, #104]	@ (8005e10 <TIM_OC2_SetConfig+0x110>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d113      	bne.n	8005dd4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005db2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005dba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	695b      	ldr	r3, [r3, #20]
 8005dc0:	009b      	lsls	r3, r3, #2
 8005dc2:	693a      	ldr	r2, [r7, #16]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	699b      	ldr	r3, [r3, #24]
 8005dcc:	009b      	lsls	r3, r3, #2
 8005dce:	693a      	ldr	r2, [r7, #16]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	693a      	ldr	r2, [r7, #16]
 8005dd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	68fa      	ldr	r2, [r7, #12]
 8005dde:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	685a      	ldr	r2, [r3, #4]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	697a      	ldr	r2, [r7, #20]
 8005dec:	621a      	str	r2, [r3, #32]
}
 8005dee:	bf00      	nop
 8005df0:	371c      	adds	r7, #28
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr
 8005dfa:	bf00      	nop
 8005dfc:	feff8fff 	.word	0xfeff8fff
 8005e00:	40010000 	.word	0x40010000
 8005e04:	40010400 	.word	0x40010400
 8005e08:	40014000 	.word	0x40014000
 8005e0c:	40014400 	.word	0x40014400
 8005e10:	40014800 	.word	0x40014800

08005e14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b087      	sub	sp, #28
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a1b      	ldr	r3, [r3, #32]
 8005e22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6a1b      	ldr	r3, [r3, #32]
 8005e28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	69db      	ldr	r3, [r3, #28]
 8005e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e3c:	68fa      	ldr	r2, [r7, #12]
 8005e3e:	4b33      	ldr	r3, [pc, #204]	@ (8005f0c <TIM_OC3_SetConfig+0xf8>)
 8005e40:	4013      	ands	r3, r2
 8005e42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f023 0303 	bic.w	r3, r3, #3
 8005e4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	68fa      	ldr	r2, [r7, #12]
 8005e52:	4313      	orrs	r3, r2
 8005e54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005e5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	021b      	lsls	r3, r3, #8
 8005e64:	697a      	ldr	r2, [r7, #20]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4a28      	ldr	r2, [pc, #160]	@ (8005f10 <TIM_OC3_SetConfig+0xfc>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d003      	beq.n	8005e7a <TIM_OC3_SetConfig+0x66>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a27      	ldr	r2, [pc, #156]	@ (8005f14 <TIM_OC3_SetConfig+0x100>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d10d      	bne.n	8005e96 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	021b      	lsls	r3, r3, #8
 8005e88:	697a      	ldr	r2, [r7, #20]
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4a1d      	ldr	r2, [pc, #116]	@ (8005f10 <TIM_OC3_SetConfig+0xfc>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d00f      	beq.n	8005ebe <TIM_OC3_SetConfig+0xaa>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a1c      	ldr	r2, [pc, #112]	@ (8005f14 <TIM_OC3_SetConfig+0x100>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d00b      	beq.n	8005ebe <TIM_OC3_SetConfig+0xaa>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a1b      	ldr	r2, [pc, #108]	@ (8005f18 <TIM_OC3_SetConfig+0x104>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d007      	beq.n	8005ebe <TIM_OC3_SetConfig+0xaa>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a1a      	ldr	r2, [pc, #104]	@ (8005f1c <TIM_OC3_SetConfig+0x108>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d003      	beq.n	8005ebe <TIM_OC3_SetConfig+0xaa>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a19      	ldr	r2, [pc, #100]	@ (8005f20 <TIM_OC3_SetConfig+0x10c>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d113      	bne.n	8005ee6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ec4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ecc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	695b      	ldr	r3, [r3, #20]
 8005ed2:	011b      	lsls	r3, r3, #4
 8005ed4:	693a      	ldr	r2, [r7, #16]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	699b      	ldr	r3, [r3, #24]
 8005ede:	011b      	lsls	r3, r3, #4
 8005ee0:	693a      	ldr	r2, [r7, #16]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	693a      	ldr	r2, [r7, #16]
 8005eea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	685a      	ldr	r2, [r3, #4]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	697a      	ldr	r2, [r7, #20]
 8005efe:	621a      	str	r2, [r3, #32]
}
 8005f00:	bf00      	nop
 8005f02:	371c      	adds	r7, #28
 8005f04:	46bd      	mov	sp, r7
 8005f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0a:	4770      	bx	lr
 8005f0c:	fffeff8f 	.word	0xfffeff8f
 8005f10:	40010000 	.word	0x40010000
 8005f14:	40010400 	.word	0x40010400
 8005f18:	40014000 	.word	0x40014000
 8005f1c:	40014400 	.word	0x40014400
 8005f20:	40014800 	.word	0x40014800

08005f24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b087      	sub	sp, #28
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
 8005f2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6a1b      	ldr	r3, [r3, #32]
 8005f32:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a1b      	ldr	r3, [r3, #32]
 8005f38:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	69db      	ldr	r3, [r3, #28]
 8005f4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f4c:	68fa      	ldr	r2, [r7, #12]
 8005f4e:	4b24      	ldr	r3, [pc, #144]	@ (8005fe0 <TIM_OC4_SetConfig+0xbc>)
 8005f50:	4013      	ands	r3, r2
 8005f52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	021b      	lsls	r3, r3, #8
 8005f62:	68fa      	ldr	r2, [r7, #12]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	031b      	lsls	r3, r3, #12
 8005f76:	693a      	ldr	r2, [r7, #16]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	4a19      	ldr	r2, [pc, #100]	@ (8005fe4 <TIM_OC4_SetConfig+0xc0>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d00f      	beq.n	8005fa4 <TIM_OC4_SetConfig+0x80>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	4a18      	ldr	r2, [pc, #96]	@ (8005fe8 <TIM_OC4_SetConfig+0xc4>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d00b      	beq.n	8005fa4 <TIM_OC4_SetConfig+0x80>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	4a17      	ldr	r2, [pc, #92]	@ (8005fec <TIM_OC4_SetConfig+0xc8>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d007      	beq.n	8005fa4 <TIM_OC4_SetConfig+0x80>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	4a16      	ldr	r2, [pc, #88]	@ (8005ff0 <TIM_OC4_SetConfig+0xcc>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d003      	beq.n	8005fa4 <TIM_OC4_SetConfig+0x80>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	4a15      	ldr	r2, [pc, #84]	@ (8005ff4 <TIM_OC4_SetConfig+0xd0>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d109      	bne.n	8005fb8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005faa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	695b      	ldr	r3, [r3, #20]
 8005fb0:	019b      	lsls	r3, r3, #6
 8005fb2:	697a      	ldr	r2, [r7, #20]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	697a      	ldr	r2, [r7, #20]
 8005fbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	68fa      	ldr	r2, [r7, #12]
 8005fc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	685a      	ldr	r2, [r3, #4]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	693a      	ldr	r2, [r7, #16]
 8005fd0:	621a      	str	r2, [r3, #32]
}
 8005fd2:	bf00      	nop
 8005fd4:	371c      	adds	r7, #28
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr
 8005fde:	bf00      	nop
 8005fe0:	feff8fff 	.word	0xfeff8fff
 8005fe4:	40010000 	.word	0x40010000
 8005fe8:	40010400 	.word	0x40010400
 8005fec:	40014000 	.word	0x40014000
 8005ff0:	40014400 	.word	0x40014400
 8005ff4:	40014800 	.word	0x40014800

08005ff8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b087      	sub	sp, #28
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a1b      	ldr	r3, [r3, #32]
 8006006:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a1b      	ldr	r3, [r3, #32]
 800600c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800601e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006020:	68fa      	ldr	r2, [r7, #12]
 8006022:	4b21      	ldr	r3, [pc, #132]	@ (80060a8 <TIM_OC5_SetConfig+0xb0>)
 8006024:	4013      	ands	r3, r2
 8006026:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	68fa      	ldr	r2, [r7, #12]
 800602e:	4313      	orrs	r3, r2
 8006030:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006038:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	041b      	lsls	r3, r3, #16
 8006040:	693a      	ldr	r2, [r7, #16]
 8006042:	4313      	orrs	r3, r2
 8006044:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a18      	ldr	r2, [pc, #96]	@ (80060ac <TIM_OC5_SetConfig+0xb4>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d00f      	beq.n	800606e <TIM_OC5_SetConfig+0x76>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a17      	ldr	r2, [pc, #92]	@ (80060b0 <TIM_OC5_SetConfig+0xb8>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d00b      	beq.n	800606e <TIM_OC5_SetConfig+0x76>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a16      	ldr	r2, [pc, #88]	@ (80060b4 <TIM_OC5_SetConfig+0xbc>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d007      	beq.n	800606e <TIM_OC5_SetConfig+0x76>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4a15      	ldr	r2, [pc, #84]	@ (80060b8 <TIM_OC5_SetConfig+0xc0>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d003      	beq.n	800606e <TIM_OC5_SetConfig+0x76>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a14      	ldr	r2, [pc, #80]	@ (80060bc <TIM_OC5_SetConfig+0xc4>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d109      	bne.n	8006082 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006074:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	695b      	ldr	r3, [r3, #20]
 800607a:	021b      	lsls	r3, r3, #8
 800607c:	697a      	ldr	r2, [r7, #20]
 800607e:	4313      	orrs	r3, r2
 8006080:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	697a      	ldr	r2, [r7, #20]
 8006086:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	68fa      	ldr	r2, [r7, #12]
 800608c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	685a      	ldr	r2, [r3, #4]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	693a      	ldr	r2, [r7, #16]
 800609a:	621a      	str	r2, [r3, #32]
}
 800609c:	bf00      	nop
 800609e:	371c      	adds	r7, #28
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr
 80060a8:	fffeff8f 	.word	0xfffeff8f
 80060ac:	40010000 	.word	0x40010000
 80060b0:	40010400 	.word	0x40010400
 80060b4:	40014000 	.word	0x40014000
 80060b8:	40014400 	.word	0x40014400
 80060bc:	40014800 	.word	0x40014800

080060c0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b087      	sub	sp, #28
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a1b      	ldr	r3, [r3, #32]
 80060ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6a1b      	ldr	r3, [r3, #32]
 80060d4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80060e8:	68fa      	ldr	r2, [r7, #12]
 80060ea:	4b22      	ldr	r3, [pc, #136]	@ (8006174 <TIM_OC6_SetConfig+0xb4>)
 80060ec:	4013      	ands	r3, r2
 80060ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	021b      	lsls	r3, r3, #8
 80060f6:	68fa      	ldr	r2, [r7, #12]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006102:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	051b      	lsls	r3, r3, #20
 800610a:	693a      	ldr	r2, [r7, #16]
 800610c:	4313      	orrs	r3, r2
 800610e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	4a19      	ldr	r2, [pc, #100]	@ (8006178 <TIM_OC6_SetConfig+0xb8>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d00f      	beq.n	8006138 <TIM_OC6_SetConfig+0x78>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	4a18      	ldr	r2, [pc, #96]	@ (800617c <TIM_OC6_SetConfig+0xbc>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d00b      	beq.n	8006138 <TIM_OC6_SetConfig+0x78>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4a17      	ldr	r2, [pc, #92]	@ (8006180 <TIM_OC6_SetConfig+0xc0>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d007      	beq.n	8006138 <TIM_OC6_SetConfig+0x78>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	4a16      	ldr	r2, [pc, #88]	@ (8006184 <TIM_OC6_SetConfig+0xc4>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d003      	beq.n	8006138 <TIM_OC6_SetConfig+0x78>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	4a15      	ldr	r2, [pc, #84]	@ (8006188 <TIM_OC6_SetConfig+0xc8>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d109      	bne.n	800614c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800613e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	695b      	ldr	r3, [r3, #20]
 8006144:	029b      	lsls	r3, r3, #10
 8006146:	697a      	ldr	r2, [r7, #20]
 8006148:	4313      	orrs	r3, r2
 800614a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	697a      	ldr	r2, [r7, #20]
 8006150:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	68fa      	ldr	r2, [r7, #12]
 8006156:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	685a      	ldr	r2, [r3, #4]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	693a      	ldr	r2, [r7, #16]
 8006164:	621a      	str	r2, [r3, #32]
}
 8006166:	bf00      	nop
 8006168:	371c      	adds	r7, #28
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr
 8006172:	bf00      	nop
 8006174:	feff8fff 	.word	0xfeff8fff
 8006178:	40010000 	.word	0x40010000
 800617c:	40010400 	.word	0x40010400
 8006180:	40014000 	.word	0x40014000
 8006184:	40014400 	.word	0x40014400
 8006188:	40014800 	.word	0x40014800

0800618c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800618c:	b480      	push	{r7}
 800618e:	b087      	sub	sp, #28
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6a1b      	ldr	r3, [r3, #32]
 800619c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	6a1b      	ldr	r3, [r3, #32]
 80061a2:	f023 0201 	bic.w	r2, r3, #1
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	699b      	ldr	r3, [r3, #24]
 80061ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	011b      	lsls	r3, r3, #4
 80061bc:	693a      	ldr	r2, [r7, #16]
 80061be:	4313      	orrs	r3, r2
 80061c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	f023 030a 	bic.w	r3, r3, #10
 80061c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80061ca:	697a      	ldr	r2, [r7, #20]
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	693a      	ldr	r2, [r7, #16]
 80061d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	697a      	ldr	r2, [r7, #20]
 80061dc:	621a      	str	r2, [r3, #32]
}
 80061de:	bf00      	nop
 80061e0:	371c      	adds	r7, #28
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr

080061ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061ea:	b480      	push	{r7}
 80061ec:	b087      	sub	sp, #28
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	60f8      	str	r0, [r7, #12]
 80061f2:	60b9      	str	r1, [r7, #8]
 80061f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6a1b      	ldr	r3, [r3, #32]
 80061fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6a1b      	ldr	r3, [r3, #32]
 8006200:	f023 0210 	bic.w	r2, r3, #16
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	699b      	ldr	r3, [r3, #24]
 800620c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006214:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	031b      	lsls	r3, r3, #12
 800621a:	693a      	ldr	r2, [r7, #16]
 800621c:	4313      	orrs	r3, r2
 800621e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006226:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	011b      	lsls	r3, r3, #4
 800622c:	697a      	ldr	r2, [r7, #20]
 800622e:	4313      	orrs	r3, r2
 8006230:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	693a      	ldr	r2, [r7, #16]
 8006236:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	697a      	ldr	r2, [r7, #20]
 800623c:	621a      	str	r2, [r3, #32]
}
 800623e:	bf00      	nop
 8006240:	371c      	adds	r7, #28
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
	...

0800624c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800625c:	68fa      	ldr	r2, [r7, #12]
 800625e:	4b09      	ldr	r3, [pc, #36]	@ (8006284 <TIM_ITRx_SetConfig+0x38>)
 8006260:	4013      	ands	r3, r2
 8006262:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006264:	683a      	ldr	r2, [r7, #0]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	4313      	orrs	r3, r2
 800626a:	f043 0307 	orr.w	r3, r3, #7
 800626e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	68fa      	ldr	r2, [r7, #12]
 8006274:	609a      	str	r2, [r3, #8]
}
 8006276:	bf00      	nop
 8006278:	3714      	adds	r7, #20
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr
 8006282:	bf00      	nop
 8006284:	ffcfff8f 	.word	0xffcfff8f

08006288 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006288:	b480      	push	{r7}
 800628a:	b087      	sub	sp, #28
 800628c:	af00      	add	r7, sp, #0
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	60b9      	str	r1, [r7, #8]
 8006292:	607a      	str	r2, [r7, #4]
 8006294:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80062a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	021a      	lsls	r2, r3, #8
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	431a      	orrs	r2, r3
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	697a      	ldr	r2, [r7, #20]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	697a      	ldr	r2, [r7, #20]
 80062ba:	609a      	str	r2, [r3, #8]
}
 80062bc:	bf00      	nop
 80062be:	371c      	adds	r7, #28
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b087      	sub	sp, #28
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	f003 031f 	and.w	r3, r3, #31
 80062da:	2201      	movs	r2, #1
 80062dc:	fa02 f303 	lsl.w	r3, r2, r3
 80062e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6a1a      	ldr	r2, [r3, #32]
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	43db      	mvns	r3, r3
 80062ea:	401a      	ands	r2, r3
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	6a1a      	ldr	r2, [r3, #32]
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	f003 031f 	and.w	r3, r3, #31
 80062fa:	6879      	ldr	r1, [r7, #4]
 80062fc:	fa01 f303 	lsl.w	r3, r1, r3
 8006300:	431a      	orrs	r2, r3
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	621a      	str	r2, [r3, #32]
}
 8006306:	bf00      	nop
 8006308:	371c      	adds	r7, #28
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr
	...

08006314 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006314:	b480      	push	{r7}
 8006316:	b085      	sub	sp, #20
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
 800631c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006324:	2b01      	cmp	r3, #1
 8006326:	d101      	bne.n	800632c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006328:	2302      	movs	r3, #2
 800632a:	e06d      	b.n	8006408 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2202      	movs	r2, #2
 8006338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a30      	ldr	r2, [pc, #192]	@ (8006414 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d004      	beq.n	8006360 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a2f      	ldr	r2, [pc, #188]	@ (8006418 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d108      	bne.n	8006372 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006366:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	4313      	orrs	r3, r2
 8006370:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006378:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	68fa      	ldr	r2, [r7, #12]
 8006380:	4313      	orrs	r3, r2
 8006382:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	68fa      	ldr	r2, [r7, #12]
 800638a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a20      	ldr	r2, [pc, #128]	@ (8006414 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d022      	beq.n	80063dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800639e:	d01d      	beq.n	80063dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a1d      	ldr	r2, [pc, #116]	@ (800641c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d018      	beq.n	80063dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a1c      	ldr	r2, [pc, #112]	@ (8006420 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d013      	beq.n	80063dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a1a      	ldr	r2, [pc, #104]	@ (8006424 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d00e      	beq.n	80063dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a15      	ldr	r2, [pc, #84]	@ (8006418 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d009      	beq.n	80063dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a16      	ldr	r2, [pc, #88]	@ (8006428 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d004      	beq.n	80063dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a15      	ldr	r2, [pc, #84]	@ (800642c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d10c      	bne.n	80063f6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	68ba      	ldr	r2, [r7, #8]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68ba      	ldr	r2, [r7, #8]
 80063f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2200      	movs	r2, #0
 8006402:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006406:	2300      	movs	r3, #0
}
 8006408:	4618      	mov	r0, r3
 800640a:	3714      	adds	r7, #20
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr
 8006414:	40010000 	.word	0x40010000
 8006418:	40010400 	.word	0x40010400
 800641c:	40000400 	.word	0x40000400
 8006420:	40000800 	.word	0x40000800
 8006424:	40000c00 	.word	0x40000c00
 8006428:	40001800 	.word	0x40001800
 800642c:	40014000 	.word	0x40014000

08006430 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b082      	sub	sp, #8
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d101      	bne.n	8006442 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	e042      	b.n	80064c8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006448:	2b00      	cmp	r3, #0
 800644a:	d106      	bne.n	800645a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f7fa fda9 	bl	8000fac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2224      	movs	r2, #36	@ 0x24
 800645e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f022 0201 	bic.w	r2, r2, #1
 8006470:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006476:	2b00      	cmp	r3, #0
 8006478:	d002      	beq.n	8006480 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f000 fd90 	bl	8006fa0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f000 f825 	bl	80064d0 <UART_SetConfig>
 8006486:	4603      	mov	r3, r0
 8006488:	2b01      	cmp	r3, #1
 800648a:	d101      	bne.n	8006490 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	e01b      	b.n	80064c8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	685a      	ldr	r2, [r3, #4]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800649e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	689a      	ldr	r2, [r3, #8]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80064ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f042 0201 	orr.w	r2, r2, #1
 80064be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 fe0f 	bl	80070e4 <UART_CheckIdleState>
 80064c6:	4603      	mov	r3, r0
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3708      	adds	r7, #8
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}

080064d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80064d4:	b092      	sub	sp, #72	@ 0x48
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80064da:	2300      	movs	r3, #0
 80064dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	689a      	ldr	r2, [r3, #8]
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	691b      	ldr	r3, [r3, #16]
 80064e8:	431a      	orrs	r2, r3
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	695b      	ldr	r3, [r3, #20]
 80064ee:	431a      	orrs	r2, r3
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	69db      	ldr	r3, [r3, #28]
 80064f4:	4313      	orrs	r3, r2
 80064f6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	4bbe      	ldr	r3, [pc, #760]	@ (80067f8 <UART_SetConfig+0x328>)
 8006500:	4013      	ands	r3, r2
 8006502:	697a      	ldr	r2, [r7, #20]
 8006504:	6812      	ldr	r2, [r2, #0]
 8006506:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006508:	430b      	orrs	r3, r1
 800650a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	68da      	ldr	r2, [r3, #12]
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	430a      	orrs	r2, r1
 8006520:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	699b      	ldr	r3, [r3, #24]
 8006526:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4ab3      	ldr	r2, [pc, #716]	@ (80067fc <UART_SetConfig+0x32c>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d004      	beq.n	800653c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	6a1b      	ldr	r3, [r3, #32]
 8006536:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006538:	4313      	orrs	r3, r2
 800653a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	689a      	ldr	r2, [r3, #8]
 8006542:	4baf      	ldr	r3, [pc, #700]	@ (8006800 <UART_SetConfig+0x330>)
 8006544:	4013      	ands	r3, r2
 8006546:	697a      	ldr	r2, [r7, #20]
 8006548:	6812      	ldr	r2, [r2, #0]
 800654a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800654c:	430b      	orrs	r3, r1
 800654e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006556:	f023 010f 	bic.w	r1, r3, #15
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	430a      	orrs	r2, r1
 8006564:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4aa6      	ldr	r2, [pc, #664]	@ (8006804 <UART_SetConfig+0x334>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d177      	bne.n	8006660 <UART_SetConfig+0x190>
 8006570:	4ba5      	ldr	r3, [pc, #660]	@ (8006808 <UART_SetConfig+0x338>)
 8006572:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006574:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006578:	2b28      	cmp	r3, #40	@ 0x28
 800657a:	d86d      	bhi.n	8006658 <UART_SetConfig+0x188>
 800657c:	a201      	add	r2, pc, #4	@ (adr r2, 8006584 <UART_SetConfig+0xb4>)
 800657e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006582:	bf00      	nop
 8006584:	08006629 	.word	0x08006629
 8006588:	08006659 	.word	0x08006659
 800658c:	08006659 	.word	0x08006659
 8006590:	08006659 	.word	0x08006659
 8006594:	08006659 	.word	0x08006659
 8006598:	08006659 	.word	0x08006659
 800659c:	08006659 	.word	0x08006659
 80065a0:	08006659 	.word	0x08006659
 80065a4:	08006631 	.word	0x08006631
 80065a8:	08006659 	.word	0x08006659
 80065ac:	08006659 	.word	0x08006659
 80065b0:	08006659 	.word	0x08006659
 80065b4:	08006659 	.word	0x08006659
 80065b8:	08006659 	.word	0x08006659
 80065bc:	08006659 	.word	0x08006659
 80065c0:	08006659 	.word	0x08006659
 80065c4:	08006639 	.word	0x08006639
 80065c8:	08006659 	.word	0x08006659
 80065cc:	08006659 	.word	0x08006659
 80065d0:	08006659 	.word	0x08006659
 80065d4:	08006659 	.word	0x08006659
 80065d8:	08006659 	.word	0x08006659
 80065dc:	08006659 	.word	0x08006659
 80065e0:	08006659 	.word	0x08006659
 80065e4:	08006641 	.word	0x08006641
 80065e8:	08006659 	.word	0x08006659
 80065ec:	08006659 	.word	0x08006659
 80065f0:	08006659 	.word	0x08006659
 80065f4:	08006659 	.word	0x08006659
 80065f8:	08006659 	.word	0x08006659
 80065fc:	08006659 	.word	0x08006659
 8006600:	08006659 	.word	0x08006659
 8006604:	08006649 	.word	0x08006649
 8006608:	08006659 	.word	0x08006659
 800660c:	08006659 	.word	0x08006659
 8006610:	08006659 	.word	0x08006659
 8006614:	08006659 	.word	0x08006659
 8006618:	08006659 	.word	0x08006659
 800661c:	08006659 	.word	0x08006659
 8006620:	08006659 	.word	0x08006659
 8006624:	08006651 	.word	0x08006651
 8006628:	2301      	movs	r3, #1
 800662a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800662e:	e222      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006630:	2304      	movs	r3, #4
 8006632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006636:	e21e      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006638:	2308      	movs	r3, #8
 800663a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800663e:	e21a      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006640:	2310      	movs	r3, #16
 8006642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006646:	e216      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006648:	2320      	movs	r3, #32
 800664a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800664e:	e212      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006650:	2340      	movs	r3, #64	@ 0x40
 8006652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006656:	e20e      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006658:	2380      	movs	r3, #128	@ 0x80
 800665a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800665e:	e20a      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006660:	697b      	ldr	r3, [r7, #20]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a69      	ldr	r2, [pc, #420]	@ (800680c <UART_SetConfig+0x33c>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d130      	bne.n	80066cc <UART_SetConfig+0x1fc>
 800666a:	4b67      	ldr	r3, [pc, #412]	@ (8006808 <UART_SetConfig+0x338>)
 800666c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800666e:	f003 0307 	and.w	r3, r3, #7
 8006672:	2b05      	cmp	r3, #5
 8006674:	d826      	bhi.n	80066c4 <UART_SetConfig+0x1f4>
 8006676:	a201      	add	r2, pc, #4	@ (adr r2, 800667c <UART_SetConfig+0x1ac>)
 8006678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800667c:	08006695 	.word	0x08006695
 8006680:	0800669d 	.word	0x0800669d
 8006684:	080066a5 	.word	0x080066a5
 8006688:	080066ad 	.word	0x080066ad
 800668c:	080066b5 	.word	0x080066b5
 8006690:	080066bd 	.word	0x080066bd
 8006694:	2300      	movs	r3, #0
 8006696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800669a:	e1ec      	b.n	8006a76 <UART_SetConfig+0x5a6>
 800669c:	2304      	movs	r3, #4
 800669e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066a2:	e1e8      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80066a4:	2308      	movs	r3, #8
 80066a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066aa:	e1e4      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80066ac:	2310      	movs	r3, #16
 80066ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066b2:	e1e0      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80066b4:	2320      	movs	r3, #32
 80066b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066ba:	e1dc      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80066bc:	2340      	movs	r3, #64	@ 0x40
 80066be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066c2:	e1d8      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80066c4:	2380      	movs	r3, #128	@ 0x80
 80066c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066ca:	e1d4      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a4f      	ldr	r2, [pc, #316]	@ (8006810 <UART_SetConfig+0x340>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d130      	bne.n	8006738 <UART_SetConfig+0x268>
 80066d6:	4b4c      	ldr	r3, [pc, #304]	@ (8006808 <UART_SetConfig+0x338>)
 80066d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066da:	f003 0307 	and.w	r3, r3, #7
 80066de:	2b05      	cmp	r3, #5
 80066e0:	d826      	bhi.n	8006730 <UART_SetConfig+0x260>
 80066e2:	a201      	add	r2, pc, #4	@ (adr r2, 80066e8 <UART_SetConfig+0x218>)
 80066e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066e8:	08006701 	.word	0x08006701
 80066ec:	08006709 	.word	0x08006709
 80066f0:	08006711 	.word	0x08006711
 80066f4:	08006719 	.word	0x08006719
 80066f8:	08006721 	.word	0x08006721
 80066fc:	08006729 	.word	0x08006729
 8006700:	2300      	movs	r3, #0
 8006702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006706:	e1b6      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006708:	2304      	movs	r3, #4
 800670a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800670e:	e1b2      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006710:	2308      	movs	r3, #8
 8006712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006716:	e1ae      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006718:	2310      	movs	r3, #16
 800671a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800671e:	e1aa      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006720:	2320      	movs	r3, #32
 8006722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006726:	e1a6      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006728:	2340      	movs	r3, #64	@ 0x40
 800672a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800672e:	e1a2      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006730:	2380      	movs	r3, #128	@ 0x80
 8006732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006736:	e19e      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a35      	ldr	r2, [pc, #212]	@ (8006814 <UART_SetConfig+0x344>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d130      	bne.n	80067a4 <UART_SetConfig+0x2d4>
 8006742:	4b31      	ldr	r3, [pc, #196]	@ (8006808 <UART_SetConfig+0x338>)
 8006744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006746:	f003 0307 	and.w	r3, r3, #7
 800674a:	2b05      	cmp	r3, #5
 800674c:	d826      	bhi.n	800679c <UART_SetConfig+0x2cc>
 800674e:	a201      	add	r2, pc, #4	@ (adr r2, 8006754 <UART_SetConfig+0x284>)
 8006750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006754:	0800676d 	.word	0x0800676d
 8006758:	08006775 	.word	0x08006775
 800675c:	0800677d 	.word	0x0800677d
 8006760:	08006785 	.word	0x08006785
 8006764:	0800678d 	.word	0x0800678d
 8006768:	08006795 	.word	0x08006795
 800676c:	2300      	movs	r3, #0
 800676e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006772:	e180      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006774:	2304      	movs	r3, #4
 8006776:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800677a:	e17c      	b.n	8006a76 <UART_SetConfig+0x5a6>
 800677c:	2308      	movs	r3, #8
 800677e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006782:	e178      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006784:	2310      	movs	r3, #16
 8006786:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800678a:	e174      	b.n	8006a76 <UART_SetConfig+0x5a6>
 800678c:	2320      	movs	r3, #32
 800678e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006792:	e170      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006794:	2340      	movs	r3, #64	@ 0x40
 8006796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800679a:	e16c      	b.n	8006a76 <UART_SetConfig+0x5a6>
 800679c:	2380      	movs	r3, #128	@ 0x80
 800679e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067a2:	e168      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a1b      	ldr	r2, [pc, #108]	@ (8006818 <UART_SetConfig+0x348>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d142      	bne.n	8006834 <UART_SetConfig+0x364>
 80067ae:	4b16      	ldr	r3, [pc, #88]	@ (8006808 <UART_SetConfig+0x338>)
 80067b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067b2:	f003 0307 	and.w	r3, r3, #7
 80067b6:	2b05      	cmp	r3, #5
 80067b8:	d838      	bhi.n	800682c <UART_SetConfig+0x35c>
 80067ba:	a201      	add	r2, pc, #4	@ (adr r2, 80067c0 <UART_SetConfig+0x2f0>)
 80067bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c0:	080067d9 	.word	0x080067d9
 80067c4:	080067e1 	.word	0x080067e1
 80067c8:	080067e9 	.word	0x080067e9
 80067cc:	080067f1 	.word	0x080067f1
 80067d0:	0800681d 	.word	0x0800681d
 80067d4:	08006825 	.word	0x08006825
 80067d8:	2300      	movs	r3, #0
 80067da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067de:	e14a      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80067e0:	2304      	movs	r3, #4
 80067e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067e6:	e146      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80067e8:	2308      	movs	r3, #8
 80067ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067ee:	e142      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80067f0:	2310      	movs	r3, #16
 80067f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067f6:	e13e      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80067f8:	cfff69f3 	.word	0xcfff69f3
 80067fc:	58000c00 	.word	0x58000c00
 8006800:	11fff4ff 	.word	0x11fff4ff
 8006804:	40011000 	.word	0x40011000
 8006808:	58024400 	.word	0x58024400
 800680c:	40004400 	.word	0x40004400
 8006810:	40004800 	.word	0x40004800
 8006814:	40004c00 	.word	0x40004c00
 8006818:	40005000 	.word	0x40005000
 800681c:	2320      	movs	r3, #32
 800681e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006822:	e128      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006824:	2340      	movs	r3, #64	@ 0x40
 8006826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800682a:	e124      	b.n	8006a76 <UART_SetConfig+0x5a6>
 800682c:	2380      	movs	r3, #128	@ 0x80
 800682e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006832:	e120      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4acb      	ldr	r2, [pc, #812]	@ (8006b68 <UART_SetConfig+0x698>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d176      	bne.n	800692c <UART_SetConfig+0x45c>
 800683e:	4bcb      	ldr	r3, [pc, #812]	@ (8006b6c <UART_SetConfig+0x69c>)
 8006840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006842:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006846:	2b28      	cmp	r3, #40	@ 0x28
 8006848:	d86c      	bhi.n	8006924 <UART_SetConfig+0x454>
 800684a:	a201      	add	r2, pc, #4	@ (adr r2, 8006850 <UART_SetConfig+0x380>)
 800684c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006850:	080068f5 	.word	0x080068f5
 8006854:	08006925 	.word	0x08006925
 8006858:	08006925 	.word	0x08006925
 800685c:	08006925 	.word	0x08006925
 8006860:	08006925 	.word	0x08006925
 8006864:	08006925 	.word	0x08006925
 8006868:	08006925 	.word	0x08006925
 800686c:	08006925 	.word	0x08006925
 8006870:	080068fd 	.word	0x080068fd
 8006874:	08006925 	.word	0x08006925
 8006878:	08006925 	.word	0x08006925
 800687c:	08006925 	.word	0x08006925
 8006880:	08006925 	.word	0x08006925
 8006884:	08006925 	.word	0x08006925
 8006888:	08006925 	.word	0x08006925
 800688c:	08006925 	.word	0x08006925
 8006890:	08006905 	.word	0x08006905
 8006894:	08006925 	.word	0x08006925
 8006898:	08006925 	.word	0x08006925
 800689c:	08006925 	.word	0x08006925
 80068a0:	08006925 	.word	0x08006925
 80068a4:	08006925 	.word	0x08006925
 80068a8:	08006925 	.word	0x08006925
 80068ac:	08006925 	.word	0x08006925
 80068b0:	0800690d 	.word	0x0800690d
 80068b4:	08006925 	.word	0x08006925
 80068b8:	08006925 	.word	0x08006925
 80068bc:	08006925 	.word	0x08006925
 80068c0:	08006925 	.word	0x08006925
 80068c4:	08006925 	.word	0x08006925
 80068c8:	08006925 	.word	0x08006925
 80068cc:	08006925 	.word	0x08006925
 80068d0:	08006915 	.word	0x08006915
 80068d4:	08006925 	.word	0x08006925
 80068d8:	08006925 	.word	0x08006925
 80068dc:	08006925 	.word	0x08006925
 80068e0:	08006925 	.word	0x08006925
 80068e4:	08006925 	.word	0x08006925
 80068e8:	08006925 	.word	0x08006925
 80068ec:	08006925 	.word	0x08006925
 80068f0:	0800691d 	.word	0x0800691d
 80068f4:	2301      	movs	r3, #1
 80068f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068fa:	e0bc      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80068fc:	2304      	movs	r3, #4
 80068fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006902:	e0b8      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006904:	2308      	movs	r3, #8
 8006906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800690a:	e0b4      	b.n	8006a76 <UART_SetConfig+0x5a6>
 800690c:	2310      	movs	r3, #16
 800690e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006912:	e0b0      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006914:	2320      	movs	r3, #32
 8006916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800691a:	e0ac      	b.n	8006a76 <UART_SetConfig+0x5a6>
 800691c:	2340      	movs	r3, #64	@ 0x40
 800691e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006922:	e0a8      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006924:	2380      	movs	r3, #128	@ 0x80
 8006926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800692a:	e0a4      	b.n	8006a76 <UART_SetConfig+0x5a6>
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a8f      	ldr	r2, [pc, #572]	@ (8006b70 <UART_SetConfig+0x6a0>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d130      	bne.n	8006998 <UART_SetConfig+0x4c8>
 8006936:	4b8d      	ldr	r3, [pc, #564]	@ (8006b6c <UART_SetConfig+0x69c>)
 8006938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800693a:	f003 0307 	and.w	r3, r3, #7
 800693e:	2b05      	cmp	r3, #5
 8006940:	d826      	bhi.n	8006990 <UART_SetConfig+0x4c0>
 8006942:	a201      	add	r2, pc, #4	@ (adr r2, 8006948 <UART_SetConfig+0x478>)
 8006944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006948:	08006961 	.word	0x08006961
 800694c:	08006969 	.word	0x08006969
 8006950:	08006971 	.word	0x08006971
 8006954:	08006979 	.word	0x08006979
 8006958:	08006981 	.word	0x08006981
 800695c:	08006989 	.word	0x08006989
 8006960:	2300      	movs	r3, #0
 8006962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006966:	e086      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006968:	2304      	movs	r3, #4
 800696a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800696e:	e082      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006970:	2308      	movs	r3, #8
 8006972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006976:	e07e      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006978:	2310      	movs	r3, #16
 800697a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800697e:	e07a      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006980:	2320      	movs	r3, #32
 8006982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006986:	e076      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006988:	2340      	movs	r3, #64	@ 0x40
 800698a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800698e:	e072      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006990:	2380      	movs	r3, #128	@ 0x80
 8006992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006996:	e06e      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a75      	ldr	r2, [pc, #468]	@ (8006b74 <UART_SetConfig+0x6a4>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d130      	bne.n	8006a04 <UART_SetConfig+0x534>
 80069a2:	4b72      	ldr	r3, [pc, #456]	@ (8006b6c <UART_SetConfig+0x69c>)
 80069a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069a6:	f003 0307 	and.w	r3, r3, #7
 80069aa:	2b05      	cmp	r3, #5
 80069ac:	d826      	bhi.n	80069fc <UART_SetConfig+0x52c>
 80069ae:	a201      	add	r2, pc, #4	@ (adr r2, 80069b4 <UART_SetConfig+0x4e4>)
 80069b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069b4:	080069cd 	.word	0x080069cd
 80069b8:	080069d5 	.word	0x080069d5
 80069bc:	080069dd 	.word	0x080069dd
 80069c0:	080069e5 	.word	0x080069e5
 80069c4:	080069ed 	.word	0x080069ed
 80069c8:	080069f5 	.word	0x080069f5
 80069cc:	2300      	movs	r3, #0
 80069ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069d2:	e050      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80069d4:	2304      	movs	r3, #4
 80069d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069da:	e04c      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80069dc:	2308      	movs	r3, #8
 80069de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069e2:	e048      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80069e4:	2310      	movs	r3, #16
 80069e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069ea:	e044      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80069ec:	2320      	movs	r3, #32
 80069ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069f2:	e040      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80069f4:	2340      	movs	r3, #64	@ 0x40
 80069f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069fa:	e03c      	b.n	8006a76 <UART_SetConfig+0x5a6>
 80069fc:	2380      	movs	r3, #128	@ 0x80
 80069fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a02:	e038      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a5b      	ldr	r2, [pc, #364]	@ (8006b78 <UART_SetConfig+0x6a8>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d130      	bne.n	8006a70 <UART_SetConfig+0x5a0>
 8006a0e:	4b57      	ldr	r3, [pc, #348]	@ (8006b6c <UART_SetConfig+0x69c>)
 8006a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a12:	f003 0307 	and.w	r3, r3, #7
 8006a16:	2b05      	cmp	r3, #5
 8006a18:	d826      	bhi.n	8006a68 <UART_SetConfig+0x598>
 8006a1a:	a201      	add	r2, pc, #4	@ (adr r2, 8006a20 <UART_SetConfig+0x550>)
 8006a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a20:	08006a39 	.word	0x08006a39
 8006a24:	08006a41 	.word	0x08006a41
 8006a28:	08006a49 	.word	0x08006a49
 8006a2c:	08006a51 	.word	0x08006a51
 8006a30:	08006a59 	.word	0x08006a59
 8006a34:	08006a61 	.word	0x08006a61
 8006a38:	2302      	movs	r3, #2
 8006a3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a3e:	e01a      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006a40:	2304      	movs	r3, #4
 8006a42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a46:	e016      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006a48:	2308      	movs	r3, #8
 8006a4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a4e:	e012      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006a50:	2310      	movs	r3, #16
 8006a52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a56:	e00e      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006a58:	2320      	movs	r3, #32
 8006a5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a5e:	e00a      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006a60:	2340      	movs	r3, #64	@ 0x40
 8006a62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a66:	e006      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006a68:	2380      	movs	r3, #128	@ 0x80
 8006a6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a6e:	e002      	b.n	8006a76 <UART_SetConfig+0x5a6>
 8006a70:	2380      	movs	r3, #128	@ 0x80
 8006a72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a3f      	ldr	r2, [pc, #252]	@ (8006b78 <UART_SetConfig+0x6a8>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	f040 80f8 	bne.w	8006c72 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006a82:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006a86:	2b20      	cmp	r3, #32
 8006a88:	dc46      	bgt.n	8006b18 <UART_SetConfig+0x648>
 8006a8a:	2b02      	cmp	r3, #2
 8006a8c:	f2c0 8082 	blt.w	8006b94 <UART_SetConfig+0x6c4>
 8006a90:	3b02      	subs	r3, #2
 8006a92:	2b1e      	cmp	r3, #30
 8006a94:	d87e      	bhi.n	8006b94 <UART_SetConfig+0x6c4>
 8006a96:	a201      	add	r2, pc, #4	@ (adr r2, 8006a9c <UART_SetConfig+0x5cc>)
 8006a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a9c:	08006b1f 	.word	0x08006b1f
 8006aa0:	08006b95 	.word	0x08006b95
 8006aa4:	08006b27 	.word	0x08006b27
 8006aa8:	08006b95 	.word	0x08006b95
 8006aac:	08006b95 	.word	0x08006b95
 8006ab0:	08006b95 	.word	0x08006b95
 8006ab4:	08006b37 	.word	0x08006b37
 8006ab8:	08006b95 	.word	0x08006b95
 8006abc:	08006b95 	.word	0x08006b95
 8006ac0:	08006b95 	.word	0x08006b95
 8006ac4:	08006b95 	.word	0x08006b95
 8006ac8:	08006b95 	.word	0x08006b95
 8006acc:	08006b95 	.word	0x08006b95
 8006ad0:	08006b95 	.word	0x08006b95
 8006ad4:	08006b47 	.word	0x08006b47
 8006ad8:	08006b95 	.word	0x08006b95
 8006adc:	08006b95 	.word	0x08006b95
 8006ae0:	08006b95 	.word	0x08006b95
 8006ae4:	08006b95 	.word	0x08006b95
 8006ae8:	08006b95 	.word	0x08006b95
 8006aec:	08006b95 	.word	0x08006b95
 8006af0:	08006b95 	.word	0x08006b95
 8006af4:	08006b95 	.word	0x08006b95
 8006af8:	08006b95 	.word	0x08006b95
 8006afc:	08006b95 	.word	0x08006b95
 8006b00:	08006b95 	.word	0x08006b95
 8006b04:	08006b95 	.word	0x08006b95
 8006b08:	08006b95 	.word	0x08006b95
 8006b0c:	08006b95 	.word	0x08006b95
 8006b10:	08006b95 	.word	0x08006b95
 8006b14:	08006b87 	.word	0x08006b87
 8006b18:	2b40      	cmp	r3, #64	@ 0x40
 8006b1a:	d037      	beq.n	8006b8c <UART_SetConfig+0x6bc>
 8006b1c:	e03a      	b.n	8006b94 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006b1e:	f7fd ff2f 	bl	8004980 <HAL_RCCEx_GetD3PCLK1Freq>
 8006b22:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006b24:	e03c      	b.n	8006ba0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f7fd ff3e 	bl	80049ac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b34:	e034      	b.n	8006ba0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b36:	f107 0318 	add.w	r3, r7, #24
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f7fe f88a 	bl	8004c54 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b44:	e02c      	b.n	8006ba0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b46:	4b09      	ldr	r3, [pc, #36]	@ (8006b6c <UART_SetConfig+0x69c>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f003 0320 	and.w	r3, r3, #32
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d016      	beq.n	8006b80 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006b52:	4b06      	ldr	r3, [pc, #24]	@ (8006b6c <UART_SetConfig+0x69c>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	08db      	lsrs	r3, r3, #3
 8006b58:	f003 0303 	and.w	r3, r3, #3
 8006b5c:	4a07      	ldr	r2, [pc, #28]	@ (8006b7c <UART_SetConfig+0x6ac>)
 8006b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8006b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006b64:	e01c      	b.n	8006ba0 <UART_SetConfig+0x6d0>
 8006b66:	bf00      	nop
 8006b68:	40011400 	.word	0x40011400
 8006b6c:	58024400 	.word	0x58024400
 8006b70:	40007800 	.word	0x40007800
 8006b74:	40007c00 	.word	0x40007c00
 8006b78:	58000c00 	.word	0x58000c00
 8006b7c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006b80:	4b9d      	ldr	r3, [pc, #628]	@ (8006df8 <UART_SetConfig+0x928>)
 8006b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b84:	e00c      	b.n	8006ba0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006b86:	4b9d      	ldr	r3, [pc, #628]	@ (8006dfc <UART_SetConfig+0x92c>)
 8006b88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b8a:	e009      	b.n	8006ba0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b92:	e005      	b.n	8006ba0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006b94:	2300      	movs	r3, #0
 8006b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006b9e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006ba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	f000 81de 	beq.w	8006f64 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bac:	4a94      	ldr	r2, [pc, #592]	@ (8006e00 <UART_SetConfig+0x930>)
 8006bae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bb6:	fbb3 f3f2 	udiv	r3, r3, r2
 8006bba:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	685a      	ldr	r2, [r3, #4]
 8006bc0:	4613      	mov	r3, r2
 8006bc2:	005b      	lsls	r3, r3, #1
 8006bc4:	4413      	add	r3, r2
 8006bc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d305      	bcc.n	8006bd8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006bd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d903      	bls.n	8006be0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006bde:	e1c1      	b.n	8006f64 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006be0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006be2:	2200      	movs	r2, #0
 8006be4:	60bb      	str	r3, [r7, #8]
 8006be6:	60fa      	str	r2, [r7, #12]
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bec:	4a84      	ldr	r2, [pc, #528]	@ (8006e00 <UART_SetConfig+0x930>)
 8006bee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	603b      	str	r3, [r7, #0]
 8006bf8:	607a      	str	r2, [r7, #4]
 8006bfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bfe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006c02:	f7f9 fb69 	bl	80002d8 <__aeabi_uldivmod>
 8006c06:	4602      	mov	r2, r0
 8006c08:	460b      	mov	r3, r1
 8006c0a:	4610      	mov	r0, r2
 8006c0c:	4619      	mov	r1, r3
 8006c0e:	f04f 0200 	mov.w	r2, #0
 8006c12:	f04f 0300 	mov.w	r3, #0
 8006c16:	020b      	lsls	r3, r1, #8
 8006c18:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006c1c:	0202      	lsls	r2, r0, #8
 8006c1e:	6979      	ldr	r1, [r7, #20]
 8006c20:	6849      	ldr	r1, [r1, #4]
 8006c22:	0849      	lsrs	r1, r1, #1
 8006c24:	2000      	movs	r0, #0
 8006c26:	460c      	mov	r4, r1
 8006c28:	4605      	mov	r5, r0
 8006c2a:	eb12 0804 	adds.w	r8, r2, r4
 8006c2e:	eb43 0905 	adc.w	r9, r3, r5
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	469a      	mov	sl, r3
 8006c3a:	4693      	mov	fp, r2
 8006c3c:	4652      	mov	r2, sl
 8006c3e:	465b      	mov	r3, fp
 8006c40:	4640      	mov	r0, r8
 8006c42:	4649      	mov	r1, r9
 8006c44:	f7f9 fb48 	bl	80002d8 <__aeabi_uldivmod>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	460b      	mov	r3, r1
 8006c4c:	4613      	mov	r3, r2
 8006c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c56:	d308      	bcc.n	8006c6a <UART_SetConfig+0x79a>
 8006c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c5e:	d204      	bcs.n	8006c6a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006c66:	60da      	str	r2, [r3, #12]
 8006c68:	e17c      	b.n	8006f64 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006c70:	e178      	b.n	8006f64 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	69db      	ldr	r3, [r3, #28]
 8006c76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c7a:	f040 80c5 	bne.w	8006e08 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006c7e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006c82:	2b20      	cmp	r3, #32
 8006c84:	dc48      	bgt.n	8006d18 <UART_SetConfig+0x848>
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	db7b      	blt.n	8006d82 <UART_SetConfig+0x8b2>
 8006c8a:	2b20      	cmp	r3, #32
 8006c8c:	d879      	bhi.n	8006d82 <UART_SetConfig+0x8b2>
 8006c8e:	a201      	add	r2, pc, #4	@ (adr r2, 8006c94 <UART_SetConfig+0x7c4>)
 8006c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c94:	08006d1f 	.word	0x08006d1f
 8006c98:	08006d27 	.word	0x08006d27
 8006c9c:	08006d83 	.word	0x08006d83
 8006ca0:	08006d83 	.word	0x08006d83
 8006ca4:	08006d2f 	.word	0x08006d2f
 8006ca8:	08006d83 	.word	0x08006d83
 8006cac:	08006d83 	.word	0x08006d83
 8006cb0:	08006d83 	.word	0x08006d83
 8006cb4:	08006d3f 	.word	0x08006d3f
 8006cb8:	08006d83 	.word	0x08006d83
 8006cbc:	08006d83 	.word	0x08006d83
 8006cc0:	08006d83 	.word	0x08006d83
 8006cc4:	08006d83 	.word	0x08006d83
 8006cc8:	08006d83 	.word	0x08006d83
 8006ccc:	08006d83 	.word	0x08006d83
 8006cd0:	08006d83 	.word	0x08006d83
 8006cd4:	08006d4f 	.word	0x08006d4f
 8006cd8:	08006d83 	.word	0x08006d83
 8006cdc:	08006d83 	.word	0x08006d83
 8006ce0:	08006d83 	.word	0x08006d83
 8006ce4:	08006d83 	.word	0x08006d83
 8006ce8:	08006d83 	.word	0x08006d83
 8006cec:	08006d83 	.word	0x08006d83
 8006cf0:	08006d83 	.word	0x08006d83
 8006cf4:	08006d83 	.word	0x08006d83
 8006cf8:	08006d83 	.word	0x08006d83
 8006cfc:	08006d83 	.word	0x08006d83
 8006d00:	08006d83 	.word	0x08006d83
 8006d04:	08006d83 	.word	0x08006d83
 8006d08:	08006d83 	.word	0x08006d83
 8006d0c:	08006d83 	.word	0x08006d83
 8006d10:	08006d83 	.word	0x08006d83
 8006d14:	08006d75 	.word	0x08006d75
 8006d18:	2b40      	cmp	r3, #64	@ 0x40
 8006d1a:	d02e      	beq.n	8006d7a <UART_SetConfig+0x8aa>
 8006d1c:	e031      	b.n	8006d82 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d1e:	f7fc fbf9 	bl	8003514 <HAL_RCC_GetPCLK1Freq>
 8006d22:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006d24:	e033      	b.n	8006d8e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d26:	f7fc fc0b 	bl	8003540 <HAL_RCC_GetPCLK2Freq>
 8006d2a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006d2c:	e02f      	b.n	8006d8e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7fd fe3a 	bl	80049ac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d3c:	e027      	b.n	8006d8e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d3e:	f107 0318 	add.w	r3, r7, #24
 8006d42:	4618      	mov	r0, r3
 8006d44:	f7fd ff86 	bl	8004c54 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006d48:	69fb      	ldr	r3, [r7, #28]
 8006d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d4c:	e01f      	b.n	8006d8e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d4e:	4b2d      	ldr	r3, [pc, #180]	@ (8006e04 <UART_SetConfig+0x934>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 0320 	and.w	r3, r3, #32
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d009      	beq.n	8006d6e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006d5a:	4b2a      	ldr	r3, [pc, #168]	@ (8006e04 <UART_SetConfig+0x934>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	08db      	lsrs	r3, r3, #3
 8006d60:	f003 0303 	and.w	r3, r3, #3
 8006d64:	4a24      	ldr	r2, [pc, #144]	@ (8006df8 <UART_SetConfig+0x928>)
 8006d66:	fa22 f303 	lsr.w	r3, r2, r3
 8006d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006d6c:	e00f      	b.n	8006d8e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006d6e:	4b22      	ldr	r3, [pc, #136]	@ (8006df8 <UART_SetConfig+0x928>)
 8006d70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d72:	e00c      	b.n	8006d8e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006d74:	4b21      	ldr	r3, [pc, #132]	@ (8006dfc <UART_SetConfig+0x92c>)
 8006d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d78:	e009      	b.n	8006d8e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d80:	e005      	b.n	8006d8e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006d82:	2300      	movs	r3, #0
 8006d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006d86:	2301      	movs	r3, #1
 8006d88:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006d8c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006d8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	f000 80e7 	beq.w	8006f64 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d9a:	4a19      	ldr	r2, [pc, #100]	@ (8006e00 <UART_SetConfig+0x930>)
 8006d9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006da0:	461a      	mov	r2, r3
 8006da2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006da4:	fbb3 f3f2 	udiv	r3, r3, r2
 8006da8:	005a      	lsls	r2, r3, #1
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	085b      	lsrs	r3, r3, #1
 8006db0:	441a      	add	r2, r3
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dba:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006dbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dbe:	2b0f      	cmp	r3, #15
 8006dc0:	d916      	bls.n	8006df0 <UART_SetConfig+0x920>
 8006dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dc8:	d212      	bcs.n	8006df0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006dca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	f023 030f 	bic.w	r3, r3, #15
 8006dd2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006dd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dd6:	085b      	lsrs	r3, r3, #1
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	f003 0307 	and.w	r3, r3, #7
 8006dde:	b29a      	uxth	r2, r3
 8006de0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006de2:	4313      	orrs	r3, r2
 8006de4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006dec:	60da      	str	r2, [r3, #12]
 8006dee:	e0b9      	b.n	8006f64 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006df0:	2301      	movs	r3, #1
 8006df2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006df6:	e0b5      	b.n	8006f64 <UART_SetConfig+0xa94>
 8006df8:	03d09000 	.word	0x03d09000
 8006dfc:	003d0900 	.word	0x003d0900
 8006e00:	08007c78 	.word	0x08007c78
 8006e04:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e08:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006e0c:	2b20      	cmp	r3, #32
 8006e0e:	dc49      	bgt.n	8006ea4 <UART_SetConfig+0x9d4>
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	db7c      	blt.n	8006f0e <UART_SetConfig+0xa3e>
 8006e14:	2b20      	cmp	r3, #32
 8006e16:	d87a      	bhi.n	8006f0e <UART_SetConfig+0xa3e>
 8006e18:	a201      	add	r2, pc, #4	@ (adr r2, 8006e20 <UART_SetConfig+0x950>)
 8006e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e1e:	bf00      	nop
 8006e20:	08006eab 	.word	0x08006eab
 8006e24:	08006eb3 	.word	0x08006eb3
 8006e28:	08006f0f 	.word	0x08006f0f
 8006e2c:	08006f0f 	.word	0x08006f0f
 8006e30:	08006ebb 	.word	0x08006ebb
 8006e34:	08006f0f 	.word	0x08006f0f
 8006e38:	08006f0f 	.word	0x08006f0f
 8006e3c:	08006f0f 	.word	0x08006f0f
 8006e40:	08006ecb 	.word	0x08006ecb
 8006e44:	08006f0f 	.word	0x08006f0f
 8006e48:	08006f0f 	.word	0x08006f0f
 8006e4c:	08006f0f 	.word	0x08006f0f
 8006e50:	08006f0f 	.word	0x08006f0f
 8006e54:	08006f0f 	.word	0x08006f0f
 8006e58:	08006f0f 	.word	0x08006f0f
 8006e5c:	08006f0f 	.word	0x08006f0f
 8006e60:	08006edb 	.word	0x08006edb
 8006e64:	08006f0f 	.word	0x08006f0f
 8006e68:	08006f0f 	.word	0x08006f0f
 8006e6c:	08006f0f 	.word	0x08006f0f
 8006e70:	08006f0f 	.word	0x08006f0f
 8006e74:	08006f0f 	.word	0x08006f0f
 8006e78:	08006f0f 	.word	0x08006f0f
 8006e7c:	08006f0f 	.word	0x08006f0f
 8006e80:	08006f0f 	.word	0x08006f0f
 8006e84:	08006f0f 	.word	0x08006f0f
 8006e88:	08006f0f 	.word	0x08006f0f
 8006e8c:	08006f0f 	.word	0x08006f0f
 8006e90:	08006f0f 	.word	0x08006f0f
 8006e94:	08006f0f 	.word	0x08006f0f
 8006e98:	08006f0f 	.word	0x08006f0f
 8006e9c:	08006f0f 	.word	0x08006f0f
 8006ea0:	08006f01 	.word	0x08006f01
 8006ea4:	2b40      	cmp	r3, #64	@ 0x40
 8006ea6:	d02e      	beq.n	8006f06 <UART_SetConfig+0xa36>
 8006ea8:	e031      	b.n	8006f0e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006eaa:	f7fc fb33 	bl	8003514 <HAL_RCC_GetPCLK1Freq>
 8006eae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006eb0:	e033      	b.n	8006f1a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006eb2:	f7fc fb45 	bl	8003540 <HAL_RCC_GetPCLK2Freq>
 8006eb6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006eb8:	e02f      	b.n	8006f1a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006eba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f7fd fd74 	bl	80049ac <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006ec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ec8:	e027      	b.n	8006f1a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006eca:	f107 0318 	add.w	r3, r7, #24
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f7fd fec0 	bl	8004c54 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006ed4:	69fb      	ldr	r3, [r7, #28]
 8006ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ed8:	e01f      	b.n	8006f1a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006eda:	4b2d      	ldr	r3, [pc, #180]	@ (8006f90 <UART_SetConfig+0xac0>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f003 0320 	and.w	r3, r3, #32
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d009      	beq.n	8006efa <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006ee6:	4b2a      	ldr	r3, [pc, #168]	@ (8006f90 <UART_SetConfig+0xac0>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	08db      	lsrs	r3, r3, #3
 8006eec:	f003 0303 	and.w	r3, r3, #3
 8006ef0:	4a28      	ldr	r2, [pc, #160]	@ (8006f94 <UART_SetConfig+0xac4>)
 8006ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8006ef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006ef8:	e00f      	b.n	8006f1a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8006efa:	4b26      	ldr	r3, [pc, #152]	@ (8006f94 <UART_SetConfig+0xac4>)
 8006efc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006efe:	e00c      	b.n	8006f1a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006f00:	4b25      	ldr	r3, [pc, #148]	@ (8006f98 <UART_SetConfig+0xac8>)
 8006f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f04:	e009      	b.n	8006f1a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f0c:	e005      	b.n	8006f1a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006f18:	bf00      	nop
    }

    if (pclk != 0U)
 8006f1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d021      	beq.n	8006f64 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f24:	4a1d      	ldr	r2, [pc, #116]	@ (8006f9c <UART_SetConfig+0xacc>)
 8006f26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f2a:	461a      	mov	r2, r3
 8006f2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f2e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	085b      	lsrs	r3, r3, #1
 8006f38:	441a      	add	r2, r3
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f42:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f46:	2b0f      	cmp	r3, #15
 8006f48:	d909      	bls.n	8006f5e <UART_SetConfig+0xa8e>
 8006f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f50:	d205      	bcs.n	8006f5e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f54:	b29a      	uxth	r2, r3
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	60da      	str	r2, [r3, #12]
 8006f5c:	e002      	b.n	8006f64 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	2200      	movs	r2, #0
 8006f78:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006f80:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3748      	adds	r7, #72	@ 0x48
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f8e:	bf00      	nop
 8006f90:	58024400 	.word	0x58024400
 8006f94:	03d09000 	.word	0x03d09000
 8006f98:	003d0900 	.word	0x003d0900
 8006f9c:	08007c78 	.word	0x08007c78

08006fa0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b083      	sub	sp, #12
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fac:	f003 0308 	and.w	r3, r3, #8
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d00a      	beq.n	8006fca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	430a      	orrs	r2, r1
 8006fc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fce:	f003 0301 	and.w	r3, r3, #1
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d00a      	beq.n	8006fec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	430a      	orrs	r2, r1
 8006fea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ff0:	f003 0302 	and.w	r3, r3, #2
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d00a      	beq.n	800700e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	430a      	orrs	r2, r1
 800700c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007012:	f003 0304 	and.w	r3, r3, #4
 8007016:	2b00      	cmp	r3, #0
 8007018:	d00a      	beq.n	8007030 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	430a      	orrs	r2, r1
 800702e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007034:	f003 0310 	and.w	r3, r3, #16
 8007038:	2b00      	cmp	r3, #0
 800703a:	d00a      	beq.n	8007052 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	430a      	orrs	r2, r1
 8007050:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007056:	f003 0320 	and.w	r3, r3, #32
 800705a:	2b00      	cmp	r3, #0
 800705c:	d00a      	beq.n	8007074 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	430a      	orrs	r2, r1
 8007072:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007078:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800707c:	2b00      	cmp	r3, #0
 800707e:	d01a      	beq.n	80070b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	430a      	orrs	r2, r1
 8007094:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800709a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800709e:	d10a      	bne.n	80070b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	430a      	orrs	r2, r1
 80070b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d00a      	beq.n	80070d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	430a      	orrs	r2, r1
 80070d6:	605a      	str	r2, [r3, #4]
  }
}
 80070d8:	bf00      	nop
 80070da:	370c      	adds	r7, #12
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr

080070e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b098      	sub	sp, #96	@ 0x60
 80070e8:	af02      	add	r7, sp, #8
 80070ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2200      	movs	r2, #0
 80070f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80070f4:	f7fa f9a8 	bl	8001448 <HAL_GetTick>
 80070f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f003 0308 	and.w	r3, r3, #8
 8007104:	2b08      	cmp	r3, #8
 8007106:	d12f      	bne.n	8007168 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007108:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800710c:	9300      	str	r3, [sp, #0]
 800710e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007110:	2200      	movs	r2, #0
 8007112:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f000 f88e 	bl	8007238 <UART_WaitOnFlagUntilTimeout>
 800711c:	4603      	mov	r3, r0
 800711e:	2b00      	cmp	r3, #0
 8007120:	d022      	beq.n	8007168 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800712a:	e853 3f00 	ldrex	r3, [r3]
 800712e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007132:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007136:	653b      	str	r3, [r7, #80]	@ 0x50
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	461a      	mov	r2, r3
 800713e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007140:	647b      	str	r3, [r7, #68]	@ 0x44
 8007142:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007144:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007146:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007148:	e841 2300 	strex	r3, r2, [r1]
 800714c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800714e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007150:	2b00      	cmp	r3, #0
 8007152:	d1e6      	bne.n	8007122 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2220      	movs	r2, #32
 8007158:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2200      	movs	r2, #0
 8007160:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007164:	2303      	movs	r3, #3
 8007166:	e063      	b.n	8007230 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f003 0304 	and.w	r3, r3, #4
 8007172:	2b04      	cmp	r3, #4
 8007174:	d149      	bne.n	800720a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007176:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800717a:	9300      	str	r3, [sp, #0]
 800717c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800717e:	2200      	movs	r2, #0
 8007180:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f000 f857 	bl	8007238 <UART_WaitOnFlagUntilTimeout>
 800718a:	4603      	mov	r3, r0
 800718c:	2b00      	cmp	r3, #0
 800718e:	d03c      	beq.n	800720a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007198:	e853 3f00 	ldrex	r3, [r3]
 800719c:	623b      	str	r3, [r7, #32]
   return(result);
 800719e:	6a3b      	ldr	r3, [r7, #32]
 80071a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80071a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	461a      	mov	r2, r3
 80071ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80071b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071b6:	e841 2300 	strex	r3, r2, [r1]
 80071ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80071bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d1e6      	bne.n	8007190 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	3308      	adds	r3, #8
 80071c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	e853 3f00 	ldrex	r3, [r3]
 80071d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	f023 0301 	bic.w	r3, r3, #1
 80071d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	3308      	adds	r3, #8
 80071e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071e2:	61fa      	str	r2, [r7, #28]
 80071e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e6:	69b9      	ldr	r1, [r7, #24]
 80071e8:	69fa      	ldr	r2, [r7, #28]
 80071ea:	e841 2300 	strex	r3, r2, [r1]
 80071ee:	617b      	str	r3, [r7, #20]
   return(result);
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1e5      	bne.n	80071c2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2220      	movs	r2, #32
 80071fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2200      	movs	r2, #0
 8007202:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007206:	2303      	movs	r3, #3
 8007208:	e012      	b.n	8007230 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2220      	movs	r2, #32
 800720e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2220      	movs	r2, #32
 8007216:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2200      	movs	r2, #0
 8007224:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800722e:	2300      	movs	r3, #0
}
 8007230:	4618      	mov	r0, r3
 8007232:	3758      	adds	r7, #88	@ 0x58
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b084      	sub	sp, #16
 800723c:	af00      	add	r7, sp, #0
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	603b      	str	r3, [r7, #0]
 8007244:	4613      	mov	r3, r2
 8007246:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007248:	e04f      	b.n	80072ea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800724a:	69bb      	ldr	r3, [r7, #24]
 800724c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007250:	d04b      	beq.n	80072ea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007252:	f7fa f8f9 	bl	8001448 <HAL_GetTick>
 8007256:	4602      	mov	r2, r0
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	1ad3      	subs	r3, r2, r3
 800725c:	69ba      	ldr	r2, [r7, #24]
 800725e:	429a      	cmp	r2, r3
 8007260:	d302      	bcc.n	8007268 <UART_WaitOnFlagUntilTimeout+0x30>
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d101      	bne.n	800726c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007268:	2303      	movs	r3, #3
 800726a:	e04e      	b.n	800730a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 0304 	and.w	r3, r3, #4
 8007276:	2b00      	cmp	r3, #0
 8007278:	d037      	beq.n	80072ea <UART_WaitOnFlagUntilTimeout+0xb2>
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	2b80      	cmp	r3, #128	@ 0x80
 800727e:	d034      	beq.n	80072ea <UART_WaitOnFlagUntilTimeout+0xb2>
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	2b40      	cmp	r3, #64	@ 0x40
 8007284:	d031      	beq.n	80072ea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	69db      	ldr	r3, [r3, #28]
 800728c:	f003 0308 	and.w	r3, r3, #8
 8007290:	2b08      	cmp	r3, #8
 8007292:	d110      	bne.n	80072b6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	2208      	movs	r2, #8
 800729a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800729c:	68f8      	ldr	r0, [r7, #12]
 800729e:	f000 f839 	bl	8007314 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2208      	movs	r2, #8
 80072a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	2200      	movs	r2, #0
 80072ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	e029      	b.n	800730a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	69db      	ldr	r3, [r3, #28]
 80072bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072c4:	d111      	bne.n	80072ea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80072ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072d0:	68f8      	ldr	r0, [r7, #12]
 80072d2:	f000 f81f 	bl	8007314 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2220      	movs	r2, #32
 80072da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2200      	movs	r2, #0
 80072e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80072e6:	2303      	movs	r3, #3
 80072e8:	e00f      	b.n	800730a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	69da      	ldr	r2, [r3, #28]
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	4013      	ands	r3, r2
 80072f4:	68ba      	ldr	r2, [r7, #8]
 80072f6:	429a      	cmp	r2, r3
 80072f8:	bf0c      	ite	eq
 80072fa:	2301      	moveq	r3, #1
 80072fc:	2300      	movne	r3, #0
 80072fe:	b2db      	uxtb	r3, r3
 8007300:	461a      	mov	r2, r3
 8007302:	79fb      	ldrb	r3, [r7, #7]
 8007304:	429a      	cmp	r2, r3
 8007306:	d0a0      	beq.n	800724a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007308:	2300      	movs	r3, #0
}
 800730a:	4618      	mov	r0, r3
 800730c:	3710      	adds	r7, #16
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}
	...

08007314 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007314:	b480      	push	{r7}
 8007316:	b095      	sub	sp, #84	@ 0x54
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007324:	e853 3f00 	ldrex	r3, [r3]
 8007328:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800732a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007330:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	461a      	mov	r2, r3
 8007338:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800733a:	643b      	str	r3, [r7, #64]	@ 0x40
 800733c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007340:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007342:	e841 2300 	strex	r3, r2, [r1]
 8007346:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800734a:	2b00      	cmp	r3, #0
 800734c:	d1e6      	bne.n	800731c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	3308      	adds	r3, #8
 8007354:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007356:	6a3b      	ldr	r3, [r7, #32]
 8007358:	e853 3f00 	ldrex	r3, [r3]
 800735c:	61fb      	str	r3, [r7, #28]
   return(result);
 800735e:	69fa      	ldr	r2, [r7, #28]
 8007360:	4b1e      	ldr	r3, [pc, #120]	@ (80073dc <UART_EndRxTransfer+0xc8>)
 8007362:	4013      	ands	r3, r2
 8007364:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	3308      	adds	r3, #8
 800736c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800736e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007370:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007372:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007374:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007376:	e841 2300 	strex	r3, r2, [r1]
 800737a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800737c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800737e:	2b00      	cmp	r3, #0
 8007380:	d1e5      	bne.n	800734e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007386:	2b01      	cmp	r3, #1
 8007388:	d118      	bne.n	80073bc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	e853 3f00 	ldrex	r3, [r3]
 8007396:	60bb      	str	r3, [r7, #8]
   return(result);
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	f023 0310 	bic.w	r3, r3, #16
 800739e:	647b      	str	r3, [r7, #68]	@ 0x44
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	461a      	mov	r2, r3
 80073a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073a8:	61bb      	str	r3, [r7, #24]
 80073aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ac:	6979      	ldr	r1, [r7, #20]
 80073ae:	69ba      	ldr	r2, [r7, #24]
 80073b0:	e841 2300 	strex	r3, r2, [r1]
 80073b4:	613b      	str	r3, [r7, #16]
   return(result);
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d1e6      	bne.n	800738a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2220      	movs	r2, #32
 80073c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2200      	movs	r2, #0
 80073c8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2200      	movs	r2, #0
 80073ce:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80073d0:	bf00      	nop
 80073d2:	3754      	adds	r7, #84	@ 0x54
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr
 80073dc:	effffffe 	.word	0xeffffffe

080073e0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b085      	sub	sp, #20
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d101      	bne.n	80073f6 <HAL_UARTEx_DisableFifoMode+0x16>
 80073f2:	2302      	movs	r3, #2
 80073f4:	e027      	b.n	8007446 <HAL_UARTEx_DisableFifoMode+0x66>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2201      	movs	r2, #1
 80073fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2224      	movs	r2, #36	@ 0x24
 8007402:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f022 0201 	bic.w	r2, r2, #1
 800741c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007424:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2200      	movs	r2, #0
 800742a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	68fa      	ldr	r2, [r7, #12]
 8007432:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2220      	movs	r2, #32
 8007438:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007444:	2300      	movs	r3, #0
}
 8007446:	4618      	mov	r0, r3
 8007448:	3714      	adds	r7, #20
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr

08007452 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007452:	b580      	push	{r7, lr}
 8007454:	b084      	sub	sp, #16
 8007456:	af00      	add	r7, sp, #0
 8007458:	6078      	str	r0, [r7, #4]
 800745a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007462:	2b01      	cmp	r3, #1
 8007464:	d101      	bne.n	800746a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007466:	2302      	movs	r3, #2
 8007468:	e02d      	b.n	80074c6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2201      	movs	r2, #1
 800746e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2224      	movs	r2, #36	@ 0x24
 8007476:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	681a      	ldr	r2, [r3, #0]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f022 0201 	bic.w	r2, r2, #1
 8007490:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	689b      	ldr	r3, [r3, #8]
 8007498:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	683a      	ldr	r2, [r7, #0]
 80074a2:	430a      	orrs	r2, r1
 80074a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f000 f850 	bl	800754c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	68fa      	ldr	r2, [r7, #12]
 80074b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2220      	movs	r2, #32
 80074b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2200      	movs	r2, #0
 80074c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80074c4:	2300      	movs	r3, #0
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3710      	adds	r7, #16
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}

080074ce <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80074ce:	b580      	push	{r7, lr}
 80074d0:	b084      	sub	sp, #16
 80074d2:	af00      	add	r7, sp, #0
 80074d4:	6078      	str	r0, [r7, #4]
 80074d6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d101      	bne.n	80074e6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80074e2:	2302      	movs	r3, #2
 80074e4:	e02d      	b.n	8007542 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2201      	movs	r2, #1
 80074ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2224      	movs	r2, #36	@ 0x24
 80074f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f022 0201 	bic.w	r2, r2, #1
 800750c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	683a      	ldr	r2, [r7, #0]
 800751e:	430a      	orrs	r2, r1
 8007520:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	f000 f812 	bl	800754c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	68fa      	ldr	r2, [r7, #12]
 800752e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2220      	movs	r2, #32
 8007534:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2200      	movs	r2, #0
 800753c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007540:	2300      	movs	r3, #0
}
 8007542:	4618      	mov	r0, r3
 8007544:	3710      	adds	r7, #16
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
	...

0800754c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800754c:	b480      	push	{r7}
 800754e:	b085      	sub	sp, #20
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007558:	2b00      	cmp	r3, #0
 800755a:	d108      	bne.n	800756e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2201      	movs	r2, #1
 8007560:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2201      	movs	r2, #1
 8007568:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800756c:	e031      	b.n	80075d2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800756e:	2310      	movs	r3, #16
 8007570:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007572:	2310      	movs	r3, #16
 8007574:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	0e5b      	lsrs	r3, r3, #25
 800757e:	b2db      	uxtb	r3, r3
 8007580:	f003 0307 	and.w	r3, r3, #7
 8007584:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	689b      	ldr	r3, [r3, #8]
 800758c:	0f5b      	lsrs	r3, r3, #29
 800758e:	b2db      	uxtb	r3, r3
 8007590:	f003 0307 	and.w	r3, r3, #7
 8007594:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007596:	7bbb      	ldrb	r3, [r7, #14]
 8007598:	7b3a      	ldrb	r2, [r7, #12]
 800759a:	4911      	ldr	r1, [pc, #68]	@ (80075e0 <UARTEx_SetNbDataToProcess+0x94>)
 800759c:	5c8a      	ldrb	r2, [r1, r2]
 800759e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80075a2:	7b3a      	ldrb	r2, [r7, #12]
 80075a4:	490f      	ldr	r1, [pc, #60]	@ (80075e4 <UARTEx_SetNbDataToProcess+0x98>)
 80075a6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80075a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80075ac:	b29a      	uxth	r2, r3
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80075b4:	7bfb      	ldrb	r3, [r7, #15]
 80075b6:	7b7a      	ldrb	r2, [r7, #13]
 80075b8:	4909      	ldr	r1, [pc, #36]	@ (80075e0 <UARTEx_SetNbDataToProcess+0x94>)
 80075ba:	5c8a      	ldrb	r2, [r1, r2]
 80075bc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80075c0:	7b7a      	ldrb	r2, [r7, #13]
 80075c2:	4908      	ldr	r1, [pc, #32]	@ (80075e4 <UARTEx_SetNbDataToProcess+0x98>)
 80075c4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80075c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80075ca:	b29a      	uxth	r2, r3
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80075d2:	bf00      	nop
 80075d4:	3714      	adds	r7, #20
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr
 80075de:	bf00      	nop
 80075e0:	08007c90 	.word	0x08007c90
 80075e4:	08007c98 	.word	0x08007c98

080075e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80075e8:	b084      	sub	sp, #16
 80075ea:	b580      	push	{r7, lr}
 80075ec:	b084      	sub	sp, #16
 80075ee:	af00      	add	r7, sp, #0
 80075f0:	6078      	str	r0, [r7, #4]
 80075f2:	f107 001c 	add.w	r0, r7, #28
 80075f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80075fa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80075fe:	2b01      	cmp	r3, #1
 8007600:	d121      	bne.n	8007646 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007606:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	68da      	ldr	r2, [r3, #12]
 8007612:	4b2c      	ldr	r3, [pc, #176]	@ (80076c4 <USB_CoreInit+0xdc>)
 8007614:	4013      	ands	r3, r2
 8007616:	687a      	ldr	r2, [r7, #4]
 8007618:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	68db      	ldr	r3, [r3, #12]
 800761e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007626:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800762a:	2b01      	cmp	r3, #1
 800762c:	d105      	bne.n	800763a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	68db      	ldr	r3, [r3, #12]
 8007632:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f000 faaa 	bl	8007b94 <USB_CoreReset>
 8007640:	4603      	mov	r3, r0
 8007642:	73fb      	strb	r3, [r7, #15]
 8007644:	e01b      	b.n	800767e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	68db      	ldr	r3, [r3, #12]
 800764a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 fa9e 	bl	8007b94 <USB_CoreReset>
 8007658:	4603      	mov	r3, r0
 800765a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800765c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007660:	2b00      	cmp	r3, #0
 8007662:	d106      	bne.n	8007672 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007668:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	639a      	str	r2, [r3, #56]	@ 0x38
 8007670:	e005      	b.n	800767e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007676:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800767e:	7fbb      	ldrb	r3, [r7, #30]
 8007680:	2b01      	cmp	r3, #1
 8007682:	d116      	bne.n	80076b2 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007688:	b29a      	uxth	r2, r3
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007692:	4b0d      	ldr	r3, [pc, #52]	@ (80076c8 <USB_CoreInit+0xe0>)
 8007694:	4313      	orrs	r3, r2
 8007696:	687a      	ldr	r2, [r7, #4]
 8007698:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	689b      	ldr	r3, [r3, #8]
 800769e:	f043 0206 	orr.w	r2, r3, #6
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	f043 0220 	orr.w	r2, r3, #32
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80076b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3710      	adds	r7, #16
 80076b8:	46bd      	mov	sp, r7
 80076ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80076be:	b004      	add	sp, #16
 80076c0:	4770      	bx	lr
 80076c2:	bf00      	nop
 80076c4:	ffbdffbf 	.word	0xffbdffbf
 80076c8:	03ee0000 	.word	0x03ee0000

080076cc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b083      	sub	sp, #12
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	f023 0201 	bic.w	r2, r3, #1
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80076e0:	2300      	movs	r3, #0
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	370c      	adds	r7, #12
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr

080076ee <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80076ee:	b580      	push	{r7, lr}
 80076f0:	b084      	sub	sp, #16
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	6078      	str	r0, [r7, #4]
 80076f6:	460b      	mov	r3, r1
 80076f8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80076fa:	2300      	movs	r3, #0
 80076fc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	68db      	ldr	r3, [r3, #12]
 8007702:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800770a:	78fb      	ldrb	r3, [r7, #3]
 800770c:	2b01      	cmp	r3, #1
 800770e:	d115      	bne.n	800773c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	68db      	ldr	r3, [r3, #12]
 8007714:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800771c:	200a      	movs	r0, #10
 800771e:	f7f9 fe9f 	bl	8001460 <HAL_Delay>
      ms += 10U;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	330a      	adds	r3, #10
 8007726:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007728:	6878      	ldr	r0, [r7, #4]
 800772a:	f000 fa25 	bl	8007b78 <USB_GetMode>
 800772e:	4603      	mov	r3, r0
 8007730:	2b01      	cmp	r3, #1
 8007732:	d01e      	beq.n	8007772 <USB_SetCurrentMode+0x84>
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	2bc7      	cmp	r3, #199	@ 0xc7
 8007738:	d9f0      	bls.n	800771c <USB_SetCurrentMode+0x2e>
 800773a:	e01a      	b.n	8007772 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800773c:	78fb      	ldrb	r3, [r7, #3]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d115      	bne.n	800776e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	68db      	ldr	r3, [r3, #12]
 8007746:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800774e:	200a      	movs	r0, #10
 8007750:	f7f9 fe86 	bl	8001460 <HAL_Delay>
      ms += 10U;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	330a      	adds	r3, #10
 8007758:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f000 fa0c 	bl	8007b78 <USB_GetMode>
 8007760:	4603      	mov	r3, r0
 8007762:	2b00      	cmp	r3, #0
 8007764:	d005      	beq.n	8007772 <USB_SetCurrentMode+0x84>
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	2bc7      	cmp	r3, #199	@ 0xc7
 800776a:	d9f0      	bls.n	800774e <USB_SetCurrentMode+0x60>
 800776c:	e001      	b.n	8007772 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800776e:	2301      	movs	r3, #1
 8007770:	e005      	b.n	800777e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2bc8      	cmp	r3, #200	@ 0xc8
 8007776:	d101      	bne.n	800777c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007778:	2301      	movs	r3, #1
 800777a:	e000      	b.n	800777e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800777c:	2300      	movs	r3, #0
}
 800777e:	4618      	mov	r0, r3
 8007780:	3710      	adds	r7, #16
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}
	...

08007788 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007788:	b084      	sub	sp, #16
 800778a:	b580      	push	{r7, lr}
 800778c:	b086      	sub	sp, #24
 800778e:	af00      	add	r7, sp, #0
 8007790:	6078      	str	r0, [r7, #4]
 8007792:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007796:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800779a:	2300      	movs	r3, #0
 800779c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80077a2:	2300      	movs	r3, #0
 80077a4:	613b      	str	r3, [r7, #16]
 80077a6:	e009      	b.n	80077bc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80077a8:	687a      	ldr	r2, [r7, #4]
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	3340      	adds	r3, #64	@ 0x40
 80077ae:	009b      	lsls	r3, r3, #2
 80077b0:	4413      	add	r3, r2
 80077b2:	2200      	movs	r2, #0
 80077b4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	3301      	adds	r3, #1
 80077ba:	613b      	str	r3, [r7, #16]
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	2b0e      	cmp	r3, #14
 80077c0:	d9f2      	bls.n	80077a8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80077c2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d11c      	bne.n	8007804 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	68fa      	ldr	r2, [r7, #12]
 80077d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80077d8:	f043 0302 	orr.w	r3, r3, #2
 80077dc:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077e2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	601a      	str	r2, [r3, #0]
 8007802:	e005      	b.n	8007810 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007808:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007816:	461a      	mov	r2, r3
 8007818:	2300      	movs	r3, #0
 800781a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800781c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007820:	2b01      	cmp	r3, #1
 8007822:	d10d      	bne.n	8007840 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007824:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007828:	2b00      	cmp	r3, #0
 800782a:	d104      	bne.n	8007836 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800782c:	2100      	movs	r1, #0
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 f968 	bl	8007b04 <USB_SetDevSpeed>
 8007834:	e008      	b.n	8007848 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007836:	2101      	movs	r1, #1
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f000 f963 	bl	8007b04 <USB_SetDevSpeed>
 800783e:	e003      	b.n	8007848 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007840:	2103      	movs	r1, #3
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 f95e 	bl	8007b04 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007848:	2110      	movs	r1, #16
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 f8fa 	bl	8007a44 <USB_FlushTxFifo>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d001      	beq.n	800785a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f000 f924 	bl	8007aa8 <USB_FlushRxFifo>
 8007860:	4603      	mov	r3, r0
 8007862:	2b00      	cmp	r3, #0
 8007864:	d001      	beq.n	800786a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8007866:	2301      	movs	r3, #1
 8007868:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007870:	461a      	mov	r2, r3
 8007872:	2300      	movs	r3, #0
 8007874:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800787c:	461a      	mov	r2, r3
 800787e:	2300      	movs	r3, #0
 8007880:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007888:	461a      	mov	r2, r3
 800788a:	2300      	movs	r3, #0
 800788c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800788e:	2300      	movs	r3, #0
 8007890:	613b      	str	r3, [r7, #16]
 8007892:	e043      	b.n	800791c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	015a      	lsls	r2, r3, #5
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	4413      	add	r3, r2
 800789c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80078a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80078aa:	d118      	bne.n	80078de <USB_DevInit+0x156>
    {
      if (i == 0U)
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d10a      	bne.n	80078c8 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	015a      	lsls	r2, r3, #5
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	4413      	add	r3, r2
 80078ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078be:	461a      	mov	r2, r3
 80078c0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80078c4:	6013      	str	r3, [r2, #0]
 80078c6:	e013      	b.n	80078f0 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	015a      	lsls	r2, r3, #5
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	4413      	add	r3, r2
 80078d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078d4:	461a      	mov	r2, r3
 80078d6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80078da:	6013      	str	r3, [r2, #0]
 80078dc:	e008      	b.n	80078f0 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	015a      	lsls	r2, r3, #5
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	4413      	add	r3, r2
 80078e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078ea:	461a      	mov	r2, r3
 80078ec:	2300      	movs	r3, #0
 80078ee:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	015a      	lsls	r2, r3, #5
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	4413      	add	r3, r2
 80078f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078fc:	461a      	mov	r2, r3
 80078fe:	2300      	movs	r3, #0
 8007900:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	015a      	lsls	r2, r3, #5
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	4413      	add	r3, r2
 800790a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800790e:	461a      	mov	r2, r3
 8007910:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007914:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	3301      	adds	r3, #1
 800791a:	613b      	str	r3, [r7, #16]
 800791c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007920:	461a      	mov	r2, r3
 8007922:	693b      	ldr	r3, [r7, #16]
 8007924:	4293      	cmp	r3, r2
 8007926:	d3b5      	bcc.n	8007894 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007928:	2300      	movs	r3, #0
 800792a:	613b      	str	r3, [r7, #16]
 800792c:	e043      	b.n	80079b6 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	015a      	lsls	r2, r3, #5
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	4413      	add	r3, r2
 8007936:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007940:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007944:	d118      	bne.n	8007978 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8007946:	693b      	ldr	r3, [r7, #16]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d10a      	bne.n	8007962 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	015a      	lsls	r2, r3, #5
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	4413      	add	r3, r2
 8007954:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007958:	461a      	mov	r2, r3
 800795a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800795e:	6013      	str	r3, [r2, #0]
 8007960:	e013      	b.n	800798a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	015a      	lsls	r2, r3, #5
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	4413      	add	r3, r2
 800796a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800796e:	461a      	mov	r2, r3
 8007970:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007974:	6013      	str	r3, [r2, #0]
 8007976:	e008      	b.n	800798a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	015a      	lsls	r2, r3, #5
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	4413      	add	r3, r2
 8007980:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007984:	461a      	mov	r2, r3
 8007986:	2300      	movs	r3, #0
 8007988:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800798a:	693b      	ldr	r3, [r7, #16]
 800798c:	015a      	lsls	r2, r3, #5
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	4413      	add	r3, r2
 8007992:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007996:	461a      	mov	r2, r3
 8007998:	2300      	movs	r3, #0
 800799a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800799c:	693b      	ldr	r3, [r7, #16]
 800799e:	015a      	lsls	r2, r3, #5
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	4413      	add	r3, r2
 80079a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079a8:	461a      	mov	r2, r3
 80079aa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80079ae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	3301      	adds	r3, #1
 80079b4:	613b      	str	r3, [r7, #16]
 80079b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80079ba:	461a      	mov	r2, r3
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	4293      	cmp	r3, r2
 80079c0:	d3b5      	bcc.n	800792e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079c8:	691b      	ldr	r3, [r3, #16]
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80079d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80079d4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80079e2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80079e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d105      	bne.n	80079f8 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	699b      	ldr	r3, [r3, #24]
 80079f0:	f043 0210 	orr.w	r2, r3, #16
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	699a      	ldr	r2, [r3, #24]
 80079fc:	4b0f      	ldr	r3, [pc, #60]	@ (8007a3c <USB_DevInit+0x2b4>)
 80079fe:	4313      	orrs	r3, r2
 8007a00:	687a      	ldr	r2, [r7, #4]
 8007a02:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007a04:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d005      	beq.n	8007a18 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	699b      	ldr	r3, [r3, #24]
 8007a10:	f043 0208 	orr.w	r2, r3, #8
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007a18:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d105      	bne.n	8007a2c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	699a      	ldr	r2, [r3, #24]
 8007a24:	4b06      	ldr	r3, [pc, #24]	@ (8007a40 <USB_DevInit+0x2b8>)
 8007a26:	4313      	orrs	r3, r2
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007a2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3718      	adds	r7, #24
 8007a32:	46bd      	mov	sp, r7
 8007a34:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007a38:	b004      	add	sp, #16
 8007a3a:	4770      	bx	lr
 8007a3c:	803c3800 	.word	0x803c3800
 8007a40:	40000004 	.word	0x40000004

08007a44 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b085      	sub	sp, #20
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
 8007a4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	3301      	adds	r3, #1
 8007a56:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007a5e:	d901      	bls.n	8007a64 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007a60:	2303      	movs	r3, #3
 8007a62:	e01b      	b.n	8007a9c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	691b      	ldr	r3, [r3, #16]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	daf2      	bge.n	8007a52 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	019b      	lsls	r3, r3, #6
 8007a74:	f043 0220 	orr.w	r2, r3, #32
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	3301      	adds	r3, #1
 8007a80:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007a88:	d901      	bls.n	8007a8e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007a8a:	2303      	movs	r3, #3
 8007a8c:	e006      	b.n	8007a9c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	691b      	ldr	r3, [r3, #16]
 8007a92:	f003 0320 	and.w	r3, r3, #32
 8007a96:	2b20      	cmp	r3, #32
 8007a98:	d0f0      	beq.n	8007a7c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007a9a:	2300      	movs	r3, #0
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3714      	adds	r7, #20
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b085      	sub	sp, #20
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ac0:	d901      	bls.n	8007ac6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007ac2:	2303      	movs	r3, #3
 8007ac4:	e018      	b.n	8007af8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	691b      	ldr	r3, [r3, #16]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	daf2      	bge.n	8007ab4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2210      	movs	r2, #16
 8007ad6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	3301      	adds	r3, #1
 8007adc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ae4:	d901      	bls.n	8007aea <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007ae6:	2303      	movs	r3, #3
 8007ae8:	e006      	b.n	8007af8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	691b      	ldr	r3, [r3, #16]
 8007aee:	f003 0310 	and.w	r3, r3, #16
 8007af2:	2b10      	cmp	r3, #16
 8007af4:	d0f0      	beq.n	8007ad8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007af6:	2300      	movs	r3, #0
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3714      	adds	r7, #20
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr

08007b04 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b085      	sub	sp, #20
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
 8007b0c:	460b      	mov	r3, r1
 8007b0e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b1a:	681a      	ldr	r2, [r3, #0]
 8007b1c:	78fb      	ldrb	r3, [r7, #3]
 8007b1e:	68f9      	ldr	r1, [r7, #12]
 8007b20:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007b24:	4313      	orrs	r3, r2
 8007b26:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007b28:	2300      	movs	r3, #0
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3714      	adds	r7, #20
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b34:	4770      	bx	lr

08007b36 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007b36:	b480      	push	{r7}
 8007b38:	b085      	sub	sp, #20
 8007b3a:	af00      	add	r7, sp, #0
 8007b3c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	68fa      	ldr	r2, [r7, #12]
 8007b4c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007b50:	f023 0303 	bic.w	r3, r3, #3
 8007b54:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	68fa      	ldr	r2, [r7, #12]
 8007b60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007b64:	f043 0302 	orr.w	r3, r3, #2
 8007b68:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007b6a:	2300      	movs	r3, #0
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	3714      	adds	r7, #20
 8007b70:	46bd      	mov	sp, r7
 8007b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b76:	4770      	bx	lr

08007b78 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b083      	sub	sp, #12
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	695b      	ldr	r3, [r3, #20]
 8007b84:	f003 0301 	and.w	r3, r3, #1
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	370c      	adds	r7, #12
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr

08007b94 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b085      	sub	sp, #20
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	3301      	adds	r3, #1
 8007ba4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007bac:	d901      	bls.n	8007bb2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007bae:	2303      	movs	r3, #3
 8007bb0:	e01b      	b.n	8007bea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	691b      	ldr	r3, [r3, #16]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	daf2      	bge.n	8007ba0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	691b      	ldr	r3, [r3, #16]
 8007bc2:	f043 0201 	orr.w	r2, r3, #1
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	3301      	adds	r3, #1
 8007bce:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007bd6:	d901      	bls.n	8007bdc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007bd8:	2303      	movs	r3, #3
 8007bda:	e006      	b.n	8007bea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	691b      	ldr	r3, [r3, #16]
 8007be0:	f003 0301 	and.w	r3, r3, #1
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d0f0      	beq.n	8007bca <USB_CoreReset+0x36>

  return HAL_OK;
 8007be8:	2300      	movs	r3, #0
}
 8007bea:	4618      	mov	r0, r3
 8007bec:	3714      	adds	r7, #20
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf4:	4770      	bx	lr

08007bf6 <memset>:
 8007bf6:	4402      	add	r2, r0
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d100      	bne.n	8007c00 <memset+0xa>
 8007bfe:	4770      	bx	lr
 8007c00:	f803 1b01 	strb.w	r1, [r3], #1
 8007c04:	e7f9      	b.n	8007bfa <memset+0x4>
	...

08007c08 <__libc_init_array>:
 8007c08:	b570      	push	{r4, r5, r6, lr}
 8007c0a:	4d0d      	ldr	r5, [pc, #52]	@ (8007c40 <__libc_init_array+0x38>)
 8007c0c:	4c0d      	ldr	r4, [pc, #52]	@ (8007c44 <__libc_init_array+0x3c>)
 8007c0e:	1b64      	subs	r4, r4, r5
 8007c10:	10a4      	asrs	r4, r4, #2
 8007c12:	2600      	movs	r6, #0
 8007c14:	42a6      	cmp	r6, r4
 8007c16:	d109      	bne.n	8007c2c <__libc_init_array+0x24>
 8007c18:	4d0b      	ldr	r5, [pc, #44]	@ (8007c48 <__libc_init_array+0x40>)
 8007c1a:	4c0c      	ldr	r4, [pc, #48]	@ (8007c4c <__libc_init_array+0x44>)
 8007c1c:	f000 f818 	bl	8007c50 <_init>
 8007c20:	1b64      	subs	r4, r4, r5
 8007c22:	10a4      	asrs	r4, r4, #2
 8007c24:	2600      	movs	r6, #0
 8007c26:	42a6      	cmp	r6, r4
 8007c28:	d105      	bne.n	8007c36 <__libc_init_array+0x2e>
 8007c2a:	bd70      	pop	{r4, r5, r6, pc}
 8007c2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c30:	4798      	blx	r3
 8007c32:	3601      	adds	r6, #1
 8007c34:	e7ee      	b.n	8007c14 <__libc_init_array+0xc>
 8007c36:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c3a:	4798      	blx	r3
 8007c3c:	3601      	adds	r6, #1
 8007c3e:	e7f2      	b.n	8007c26 <__libc_init_array+0x1e>
 8007c40:	08007ca8 	.word	0x08007ca8
 8007c44:	08007ca8 	.word	0x08007ca8
 8007c48:	08007ca8 	.word	0x08007ca8
 8007c4c:	08007cac 	.word	0x08007cac

08007c50 <_init>:
 8007c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c52:	bf00      	nop
 8007c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c56:	bc08      	pop	{r3}
 8007c58:	469e      	mov	lr, r3
 8007c5a:	4770      	bx	lr

08007c5c <_fini>:
 8007c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c5e:	bf00      	nop
 8007c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c62:	bc08      	pop	{r3}
 8007c64:	469e      	mov	lr, r3
 8007c66:	4770      	bx	lr
