Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 13 22:19:52 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BCD_Counter_timing_summary_routed.rpt -pb BCD_Counter_timing_summary_routed.pb -rpx BCD_Counter_timing_summary_routed.rpx -warn_on_violation
| Design       : BCD_Counter
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: SVD_CLK/o_Out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SVD_CLK_1/o_Out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.862        0.000                      0                   66        0.264        0.000                      0                   66        3.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        18.862        0.000                      0                   66        0.264        0.000                      0                   66        3.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.862ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 2.451ns (58.969%)  route 1.705ns (41.031%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 27.919 - 23.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.740     5.374    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  SVD_CLK/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  SVD_CLK/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.568    SVD_CLK/r_Count[2]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.242 r  SVD_CLK/r_Count_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.242    SVD_CLK/r_Count_reg[4]_i_2__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  SVD_CLK/r_Count_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.356    SVD_CLK/r_Count_reg[8]_i_2__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  SVD_CLK/r_Count_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    SVD_CLK/r_Count_reg[12]_i_2__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  SVD_CLK/r_Count_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.584    SVD_CLK/r_Count_reg[16]_i_2__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  SVD_CLK/r_Count_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    SVD_CLK/r_Count_reg[20]_i_2__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  SVD_CLK/r_Count_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.812    SVD_CLK/r_Count_reg[24]_i_2__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  SVD_CLK/r_Count_reg[28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.926    SVD_CLK/r_Count_reg[28]_i_2__0_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.260 r  SVD_CLK/r_Count_reg[31]_i_6__0/O[1]
                         net (fo=1, routed)           0.968     9.228    SVD_CLK/data0[30]
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.303     9.531 r  SVD_CLK/r_Count[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.531    SVD_CLK/r_Count_0[30]
    SLICE_X42Y60         FDCE                                         r  SVD_CLK/r_Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.561    27.919    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X42Y60         FDCE                                         r  SVD_CLK/r_Count_reg[30]/C
                         clock pessimism              0.429    28.347    
                         clock uncertainty           -0.035    28.312    
    SLICE_X42Y60         FDCE (Setup_fdce_C_D)        0.081    28.393    SVD_CLK/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         28.393    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                 18.862    

Slack (MET) :             19.007ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 2.337ns (58.263%)  route 1.674ns (41.737%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 27.918 - 23.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.740     5.374    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  SVD_CLK/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  SVD_CLK/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.568    SVD_CLK/r_Count[2]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.242 r  SVD_CLK/r_Count_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.242    SVD_CLK/r_Count_reg[4]_i_2__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  SVD_CLK/r_Count_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.356    SVD_CLK/r_Count_reg[8]_i_2__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  SVD_CLK/r_Count_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    SVD_CLK/r_Count_reg[12]_i_2__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  SVD_CLK/r_Count_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.584    SVD_CLK/r_Count_reg[16]_i_2__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  SVD_CLK/r_Count_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    SVD_CLK/r_Count_reg[20]_i_2__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  SVD_CLK/r_Count_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.812    SVD_CLK/r_Count_reg[24]_i_2__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.146 r  SVD_CLK/r_Count_reg[28]_i_2__0/O[1]
                         net (fo=1, routed)           0.936     9.082    SVD_CLK/data0[26]
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.303     9.385 r  SVD_CLK/r_Count[26]_i_1__0/O
                         net (fo=1, routed)           0.000     9.385    SVD_CLK/r_Count_0[26]
    SLICE_X42Y61         FDCE                                         r  SVD_CLK/r_Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560    27.918    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X42Y61         FDCE                                         r  SVD_CLK/r_Count_reg[26]/C
                         clock pessimism              0.429    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)        0.081    28.392    SVD_CLK/r_Count_reg[26]
  -------------------------------------------------------------------
                         required time                         28.392    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                 19.007    

Slack (MET) :             19.050ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.766ns (19.523%)  route 3.158ns (80.477%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.737     5.371    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X42Y61         FDCE                                         r  SVD_CLK/r_Count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.518     5.889 r  SVD_CLK/r_Count_reg[25]/Q
                         net (fo=2, routed)           1.135     7.024    SVD_CLK/r_Count[25]
    SLICE_X42Y61         LUT5 (Prop_lut5_I3_O)        0.124     7.148 r  SVD_CLK/r_Count[31]_i_3__0/O
                         net (fo=32, routed)          2.023     9.171    SVD_CLK/r_Count[31]_i_3__0_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.295 r  SVD_CLK/r_Count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.295    SVD_CLK/r_Count_0[3]
    SLICE_X41Y55         FDCE                                         r  SVD_CLK/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.563    27.921    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  SVD_CLK/r_Count_reg[3]/C
                         clock pessimism              0.429    28.349    
                         clock uncertainty           -0.035    28.314    
    SLICE_X41Y55         FDCE (Setup_fdce_C_D)        0.031    28.345    SVD_CLK/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         28.345    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                 19.050    

Slack (MET) :             19.073ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 2.355ns (60.472%)  route 1.539ns (39.528%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 27.918 - 23.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.740     5.374    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  SVD_CLK/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  SVD_CLK/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.568    SVD_CLK/r_Count[2]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.242 r  SVD_CLK/r_Count_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.242    SVD_CLK/r_Count_reg[4]_i_2__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  SVD_CLK/r_Count_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.356    SVD_CLK/r_Count_reg[8]_i_2__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  SVD_CLK/r_Count_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    SVD_CLK/r_Count_reg[12]_i_2__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  SVD_CLK/r_Count_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.584    SVD_CLK/r_Count_reg[16]_i_2__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  SVD_CLK/r_Count_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    SVD_CLK/r_Count_reg[20]_i_2__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  SVD_CLK/r_Count_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.812    SVD_CLK/r_Count_reg[24]_i_2__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.926 r  SVD_CLK/r_Count_reg[28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.926    SVD_CLK/r_Count_reg[28]_i_2__0_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.165 r  SVD_CLK/r_Count_reg[31]_i_6__0/O[2]
                         net (fo=1, routed)           0.802     8.967    SVD_CLK/data0[31]
    SLICE_X41Y61         LUT5 (Prop_lut5_I4_O)        0.302     9.269 r  SVD_CLK/r_Count[31]_i_1__0/O
                         net (fo=1, routed)           0.000     9.269    SVD_CLK/r_Count_0[31]
    SLICE_X41Y61         FDCE                                         r  SVD_CLK/r_Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560    27.918    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y61         FDCE                                         r  SVD_CLK/r_Count_reg[31]/C
                         clock pessimism              0.429    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X41Y61         FDCE (Setup_fdce_C_D)        0.031    28.342    SVD_CLK/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         28.342    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                 19.073    

Slack (MET) :             19.098ns  (required time - arrival time)
  Source:                 SVD_CLK_1/r_Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK_1/r_Count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 2.381ns (61.513%)  route 1.490ns (38.487%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 27.918 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.738     5.372    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.518     5.890 r  SVD_CLK_1/r_Count_reg[1]/Q
                         net (fo=2, routed)           0.765     6.655    SVD_CLK_1/r_Count_reg_n_0_[1]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.311 r  SVD_CLK_1/r_Count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.311    SVD_CLK_1/r_Count_reg[4]_i_2_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  SVD_CLK_1/r_Count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.425    SVD_CLK_1/r_Count_reg[8]_i_2_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  SVD_CLK_1/r_Count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.539    SVD_CLK_1/r_Count_reg[12]_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  SVD_CLK_1/r_Count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.653    SVD_CLK_1/r_Count_reg[16]_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  SVD_CLK_1/r_Count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.767    SVD_CLK_1/r_Count_reg[20]_i_2_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  SVD_CLK_1/r_Count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.881    SVD_CLK_1/r_Count_reg[24]_i_2_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.215 r  SVD_CLK_1/r_Count_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.725     8.940    SVD_CLK_1/r_Count_reg[28]_i_2_n_6
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.303     9.243 r  SVD_CLK_1/r_Count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.243    SVD_CLK_1/r_Count[26]
    SLICE_X36Y59         FDCE                                         r  SVD_CLK_1/r_Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560    27.918    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X36Y59         FDCE                                         r  SVD_CLK_1/r_Count_reg[26]/C
                         clock pessimism              0.428    28.345    
                         clock uncertainty           -0.035    28.310    
    SLICE_X36Y59         FDCE (Setup_fdce_C_D)        0.031    28.341    SVD_CLK_1/r_Count_reg[26]
  -------------------------------------------------------------------
                         required time                         28.341    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                 19.098    

Slack (MET) :             19.103ns  (required time - arrival time)
  Source:                 SVD_CLK/r_Count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 2.241ns (57.282%)  route 1.671ns (42.718%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 27.918 - 23.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.740     5.374    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  SVD_CLK/r_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  SVD_CLK/r_Count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.568    SVD_CLK/r_Count[2]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.242 r  SVD_CLK/r_Count_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.242    SVD_CLK/r_Count_reg[4]_i_2__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  SVD_CLK/r_Count_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.356    SVD_CLK/r_Count_reg[8]_i_2__0_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  SVD_CLK/r_Count_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    SVD_CLK/r_Count_reg[12]_i_2__0_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  SVD_CLK/r_Count_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.584    SVD_CLK/r_Count_reg[16]_i_2__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  SVD_CLK/r_Count_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.698    SVD_CLK/r_Count_reg[20]_i_2__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.812 r  SVD_CLK/r_Count_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.812    SVD_CLK/r_Count_reg[24]_i_2__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.051 r  SVD_CLK/r_Count_reg[28]_i_2__0/O[2]
                         net (fo=1, routed)           0.933     8.984    SVD_CLK/data0[27]
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.302     9.286 r  SVD_CLK/r_Count[27]_i_1__0/O
                         net (fo=1, routed)           0.000     9.286    SVD_CLK/r_Count_0[27]
    SLICE_X42Y61         FDCE                                         r  SVD_CLK/r_Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560    27.918    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X42Y61         FDCE                                         r  SVD_CLK/r_Count_reg[27]/C
                         clock pessimism              0.429    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X42Y61         FDCE (Setup_fdce_C_D)        0.079    28.390    SVD_CLK/r_Count_reg[27]
  -------------------------------------------------------------------
                         required time                         28.390    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                 19.103    

Slack (MET) :             19.127ns  (required time - arrival time)
  Source:                 SVD_CLK_1/r_Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK_1/r_Count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.943ns (50.564%)  route 1.900ns (49.436%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 27.919 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.738     5.372    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.518     5.890 r  SVD_CLK_1/r_Count_reg[1]/Q
                         net (fo=2, routed)           0.765     6.655    SVD_CLK_1/r_Count_reg_n_0_[1]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.311 r  SVD_CLK_1/r_Count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.311    SVD_CLK_1/r_Count_reg[4]_i_2_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  SVD_CLK_1/r_Count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.425    SVD_CLK_1/r_Count_reg[8]_i_2_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  SVD_CLK_1/r_Count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.539    SVD_CLK_1/r_Count_reg[12]_i_2_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.778 r  SVD_CLK_1/r_Count_reg[16]_i_2/O[2]
                         net (fo=1, routed)           1.135     8.913    SVD_CLK_1/r_Count_reg[16]_i_2_n_5
    SLICE_X36Y57         LUT5 (Prop_lut5_I4_O)        0.302     9.215 r  SVD_CLK_1/r_Count[15]_i_1/O
                         net (fo=1, routed)           0.000     9.215    SVD_CLK_1/r_Count[15]
    SLICE_X36Y57         FDCE                                         r  SVD_CLK_1/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.561    27.919    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X36Y57         FDCE                                         r  SVD_CLK_1/r_Count_reg[15]/C
                         clock pessimism              0.428    28.346    
                         clock uncertainty           -0.035    28.311    
    SLICE_X36Y57         FDCE (Setup_fdce_C_D)        0.031    28.342    SVD_CLK_1/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                         28.342    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 19.127    

Slack (MET) :             19.130ns  (required time - arrival time)
  Source:                 SVD_CLK_1/r_Count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK_1/r_Count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.828ns (21.570%)  route 3.011ns (78.430%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 27.918 - 23.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.738     5.372    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  SVD_CLK_1/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.456     5.828 r  SVD_CLK_1/r_Count_reg[5]/Q
                         net (fo=2, routed)           0.828     6.656    SVD_CLK_1/r_Count_reg_n_0_[5]
    SLICE_X36Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.780 r  SVD_CLK_1/r_Count[31]_i_9/O
                         net (fo=1, routed)           0.280     7.060    SVD_CLK_1/r_Count[31]_i_9_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.184 r  SVD_CLK_1/r_Count[31]_i_4/O
                         net (fo=32, routed)          1.903     9.087    SVD_CLK_1/r_Count[31]_i_4_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I2_O)        0.124     9.211 r  SVD_CLK_1/r_Count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.211    SVD_CLK_1/r_Count[31]
    SLICE_X36Y60         FDCE                                         r  SVD_CLK_1/r_Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.560    27.918    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X36Y60         FDCE                                         r  SVD_CLK_1/r_Count_reg[31]/C
                         clock pessimism              0.428    28.345    
                         clock uncertainty           -0.035    28.310    
    SLICE_X36Y60         FDCE (Setup_fdce_C_D)        0.031    28.341    SVD_CLK_1/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         28.341    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                 19.130    

Slack (MET) :             19.142ns  (required time - arrival time)
  Source:                 SVD_CLK_1/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK_1/r_Count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.615%)  route 3.003ns (78.385%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.736     5.370    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X36Y60         FDCE                                         r  SVD_CLK_1/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.456     5.826 r  SVD_CLK_1/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.873     6.700    SVD_CLK_1/r_Count_reg_n_0_[28]
    SLICE_X36Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.824 r  SVD_CLK_1/r_Count[31]_i_8/O
                         net (fo=1, routed)           0.416     7.239    SVD_CLK_1/r_Count[31]_i_8_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.363 r  SVD_CLK_1/r_Count[31]_i_3/O
                         net (fo=32, routed)          1.714     9.077    SVD_CLK_1/r_Count[31]_i_3_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I1_O)        0.124     9.201 r  SVD_CLK_1/r_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.201    SVD_CLK_1/r_Count[3]
    SLICE_X36Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.562    27.920    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[3]/C
                         clock pessimism              0.428    28.347    
                         clock uncertainty           -0.035    28.312    
    SLICE_X36Y54         FDCE (Setup_fdce_C_D)        0.031    28.343    SVD_CLK_1/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         28.343    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                 19.142    

Slack (MET) :             19.143ns  (required time - arrival time)
  Source:                 SVD_CLK_1/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK_1/r_Count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.828ns (21.630%)  route 3.000ns (78.370%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.736     5.370    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X36Y60         FDCE                                         r  SVD_CLK_1/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.456     5.826 r  SVD_CLK_1/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.873     6.700    SVD_CLK_1/r_Count_reg_n_0_[28]
    SLICE_X36Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.824 r  SVD_CLK_1/r_Count[31]_i_8/O
                         net (fo=1, routed)           0.416     7.239    SVD_CLK_1/r_Count[31]_i_8_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.363 r  SVD_CLK_1/r_Count[31]_i_3/O
                         net (fo=32, routed)          1.711     9.074    SVD_CLK_1/r_Count[31]_i_3_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I1_O)        0.124     9.198 r  SVD_CLK_1/r_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.198    SVD_CLK_1/r_Count[2]
    SLICE_X36Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.562    27.920    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[2]/C
                         clock pessimism              0.428    28.347    
                         clock uncertainty           -0.035    28.312    
    SLICE_X36Y54         FDCE (Setup_fdce_C_D)        0.029    28.341    SVD_CLK_1/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         28.341    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                 19.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SVD_CLK/r_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.466    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  SVD_CLK/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.630 f  SVD_CLK/r_Count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.805    SVD_CLK/r_Count[0]
    SLICE_X42Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.850 r  SVD_CLK/r_Count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.850    SVD_CLK/r_Count_0[0]
    SLICE_X42Y55         FDCE                                         r  SVD_CLK/r_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.858     1.983    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  SVD_CLK/r_Count_reg[0]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.120     1.586    SVD_CLK/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SVD_CLK_1/r_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK_1/r_Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.586     1.464    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.164     1.628 f  SVD_CLK_1/r_Count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.803    SVD_CLK_1/r_Count_reg_n_0_[0]
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.848 r  SVD_CLK_1/r_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    SVD_CLK_1/r_Count[0]
    SLICE_X38Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.856     1.981    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[0]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X38Y54         FDCE (Hold_fdce_C_D)         0.120     1.584    SVD_CLK_1/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 SVD_CLK/o_Out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/o_Out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.586     1.464    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X43Y61         FDCE                                         r  SVD_CLK/o_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  SVD_CLK/o_Out_reg/Q
                         net (fo=17, routed)          0.183     1.788    SVD_CLK/CLK
    SLICE_X43Y61         LUT5 (Prop_lut5_I4_O)        0.045     1.833 r  SVD_CLK/o_Out_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    SVD_CLK/o_Out_i_1__0_n_0
    SLICE_X43Y61         FDCE                                         r  SVD_CLK/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.856     1.981    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X43Y61         FDCE                                         r  SVD_CLK/o_Out_reg/C
                         clock pessimism             -0.517     1.464    
    SLICE_X43Y61         FDCE (Hold_fdce_C_D)         0.091     1.555    SVD_CLK/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 SVD_CLK_1/r_Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK_1/r_Count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.254ns (55.223%)  route 0.206ns (44.777%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.586     1.464    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.164     1.628 f  SVD_CLK_1/r_Count_reg[1]/Q
                         net (fo=2, routed)           0.112     1.740    SVD_CLK_1/r_Count_reg_n_0_[1]
    SLICE_X36Y54         LUT5 (Prop_lut5_I3_O)        0.045     1.785 r  SVD_CLK_1/r_Count[31]_i_4/O
                         net (fo=32, routed)          0.094     1.879    SVD_CLK_1/r_Count[31]_i_4_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.045     1.924 r  SVD_CLK_1/r_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.924    SVD_CLK_1/r_Count[3]
    SLICE_X36Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.856     1.981    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[3]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X36Y54         FDCE (Hold_fdce_C_D)         0.092     1.572    SVD_CLK_1/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 SVD_CLK_1/r_Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK_1/r_Count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.254ns (55.103%)  route 0.207ns (44.897%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.586     1.464    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.164     1.628 f  SVD_CLK_1/r_Count_reg[1]/Q
                         net (fo=2, routed)           0.112     1.740    SVD_CLK_1/r_Count_reg_n_0_[1]
    SLICE_X36Y54         LUT5 (Prop_lut5_I3_O)        0.045     1.785 r  SVD_CLK_1/r_Count[31]_i_4/O
                         net (fo=32, routed)          0.095     1.880    SVD_CLK_1/r_Count[31]_i_4_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.045     1.925 r  SVD_CLK_1/r_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.925    SVD_CLK_1/r_Count[2]
    SLICE_X36Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.856     1.981    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[2]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X36Y54         FDCE (Hold_fdce_C_D)         0.091     1.571    SVD_CLK_1/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 SVD_CLK_1/o_Out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK_1/o_Out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.831%)  route 0.329ns (61.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.584     1.462    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  SVD_CLK_1/o_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  SVD_CLK_1/o_Out_reg/Q
                         net (fo=3, routed)           0.329     1.955    SVD_CLK_1/CLK
    SLICE_X38Y60         LUT5 (Prop_lut5_I4_O)        0.045     2.000 r  SVD_CLK_1/o_Out_i_1/O
                         net (fo=1, routed)           0.000     2.000    SVD_CLK_1/o_Out_i_1_n_0
    SLICE_X38Y60         FDCE                                         r  SVD_CLK_1/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.854     1.979    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  SVD_CLK_1/o_Out_reg/C
                         clock pessimism             -0.517     1.462    
    SLICE_X38Y60         FDCE (Hold_fdce_C_D)         0.120     1.582    SVD_CLK_1/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 SVD_CLK_1/r_Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK_1/r_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.254ns (45.722%)  route 0.302ns (54.278%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.586     1.464    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.164     1.628 f  SVD_CLK_1/r_Count_reg[1]/Q
                         net (fo=2, routed)           0.112     1.740    SVD_CLK_1/r_Count_reg_n_0_[1]
    SLICE_X36Y54         LUT5 (Prop_lut5_I3_O)        0.045     1.785 r  SVD_CLK_1/r_Count[31]_i_4/O
                         net (fo=32, routed)          0.189     1.975    SVD_CLK_1/r_Count[31]_i_4_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I2_O)        0.045     2.020 r  SVD_CLK_1/r_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.020    SVD_CLK_1/r_Count[4]
    SLICE_X38Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.856     1.981    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  SVD_CLK_1/r_Count_reg[4]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X38Y54         FDCE (Hold_fdce_C_D)         0.121     1.585    SVD_CLK_1/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 SVD_CLK_1/r_Count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK_1/r_Count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.231ns (39.291%)  route 0.357ns (60.709%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.585     1.463    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  SVD_CLK_1/r_Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  SVD_CLK_1/r_Count_reg[18]/Q
                         net (fo=2, routed)           0.187     1.791    SVD_CLK_1/r_Count_reg_n_0_[18]
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.045     1.836 r  SVD_CLK_1/r_Count[31]_i_2/O
                         net (fo=32, routed)          0.170     2.006    SVD_CLK_1/r_Count[31]_i_2_n_0
    SLICE_X38Y58         LUT5 (Prop_lut5_I0_O)        0.045     2.051 r  SVD_CLK_1/r_Count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.051    SVD_CLK_1/r_Count[20]
    SLICE_X38Y58         FDCE                                         r  SVD_CLK_1/r_Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.855     1.980    SVD_CLK_1/i_CLK_IBUF_BUFG
    SLICE_X38Y58         FDCE                                         r  SVD_CLK_1/r_Count_reg[20]/C
                         clock pessimism             -0.501     1.479    
    SLICE_X38Y58         FDCE (Hold_fdce_C_D)         0.120     1.599    SVD_CLK_1/r_Count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 SVD_CLK/r_Count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.254ns (44.967%)  route 0.311ns (55.033%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.465    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  SVD_CLK/r_Count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SVD_CLK/r_Count_reg[16]/Q
                         net (fo=2, routed)           0.159     1.788    SVD_CLK/r_Count[16]
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.045     1.833 r  SVD_CLK/r_Count[31]_i_2__0/O
                         net (fo=32, routed)          0.152     1.985    SVD_CLK/r_Count[31]_i_2__0_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.045     2.030 r  SVD_CLK/r_Count[19]_i_1__0/O
                         net (fo=1, routed)           0.000     2.030    SVD_CLK/r_Count_0[19]
    SLICE_X41Y59         FDCE                                         r  SVD_CLK/r_Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.857     1.982    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  SVD_CLK/r_Count_reg[19]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X41Y59         FDCE (Hold_fdce_C_D)         0.092     1.573    SVD_CLK/r_Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 SVD_CLK/r_Count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD_CLK/r_Count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.070%)  route 0.318ns (57.930%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.466    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  SVD_CLK/r_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  SVD_CLK/r_Count_reg[1]/Q
                         net (fo=2, routed)           0.202     1.809    SVD_CLK/r_Count[1]
    SLICE_X41Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.854 r  SVD_CLK/r_Count[31]_i_4__0/O
                         net (fo=32, routed)          0.116     1.970    SVD_CLK/r_Count[31]_i_4__0_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I2_O)        0.045     2.015 r  SVD_CLK/r_Count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.015    SVD_CLK/r_Count_0[3]
    SLICE_X41Y55         FDCE                                         r  SVD_CLK/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.858     1.983    SVD_CLK/i_CLK_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  SVD_CLK/r_Count_reg[3]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.092     1.558    SVD_CLK/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.457    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         23.000      20.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X43Y61    SVD_CLK/o_Out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X42Y55    SVD_CLK/r_Count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X41Y57    SVD_CLK/r_Count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X41Y57    SVD_CLK/r_Count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X41Y58    SVD_CLK/r_Count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X42Y58    SVD_CLK/r_Count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X42Y58    SVD_CLK/r_Count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X42Y58    SVD_CLK/r_Count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X41Y59    SVD_CLK/r_Count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X43Y61    SVD_CLK/o_Out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X41Y57    SVD_CLK/r_Count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X41Y57    SVD_CLK/r_Count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X41Y58    SVD_CLK/r_Count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X42Y58    SVD_CLK/r_Count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X42Y58    SVD_CLK/r_Count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X42Y58    SVD_CLK/r_Count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X42Y61    SVD_CLK/r_Count_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X42Y61    SVD_CLK/r_Count_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X42Y61    SVD_CLK/r_Count_reg[27]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    SVD_CLK/r_Count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y55    SVD_CLK/r_Count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y55    SVD_CLK/r_Count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y55    SVD_CLK/r_Count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y56    SVD_CLK/r_Count_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y56    SVD_CLK/r_Count_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    SVD_CLK/r_Count_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y56    SVD_CLK/r_Count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y64    digits/cathode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y64    digits/cathode_reg[1]/C



