
*** Running xst
    with args -ifn pwm.xst -ofn pwm.srp -intstyle ise

Reading design: pwm.prj

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/bin/project_5/project_5.srcs/sources_1/new/pwm.vhd" in Library work.
Entity <pwm> compiled.
Entity <pwm> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <pwm> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <pwm> in library <work> (Architecture <Behavioral>).
Entity <pwm> analyzed. Unit <pwm> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <pwm>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/PlanAhead/bin/project_5/project_5.srcs/sources_1/new/pwm.vhd".
WARNING:Xst:1306 - Output <rx_led> is never assigned.
WARNING:Xst:646 - Signal <RX<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <MOSI>.
    Found 1-bit register for signal <CS>.
    Found 5-bit up counter for signal <clockCount>.
    Found 5-bit comparator less for signal <CS$cmp_lt0000> created at line 93.
    Found 1-bit register for signal <newClock>.
    Found 26-bit up counter for signal <prescaler_counter>.
    Found 26-bit comparator less for signal <prescaler_counter$cmp_lt0000> created at line 58.
    Found 10-bit register for signal <RX>.
    Found 5-bit comparator greatequal for signal <RX$cmp_ge0000> created at line 74.
    Found 5-bit register for signal <TX>.
    Found 5-bit comparator greatequal for signal <TX$cmp_ge0000> created at line 93.
    Summary:
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <pwm> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 26-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 5
 1-bit register                                        : 3
 10-bit register                                       : 1
 5-bit register                                        : 1
# Comparators                                          : 4
 26-bit comparator less                                : 1
 5-bit comparator greatequal                           : 2
 5-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 26-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 3
 26-bit comparator less                                : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pwm> ...

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

Processing Unit <pwm> :
	Found 5-bit shift register for signal <TX_4>.
Unit <pwm> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34
# Shift Registers                                      : 1
 5-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 27    |
newClock                           | NONE(MOSI)             | 9     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.179ns (Maximum Frequency: 193.101MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.532ns
   Maximum combinational path delay: No path found

=========================================================================
