

================================================================
== Vitis HLS Report for 'window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s'
================================================================
* Date:           Fri Oct 15 14:56:45 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        zynq_lab_2_2020
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.404 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |      515|      516|  5.150 us|  5.160 us|  512|  512|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- apply_win_fn  |      515|      515|         5|          1|          1|   512|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|     18|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     64|    -|
|Register         |        -|    -|     165|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    2|     165|    146|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_16s_15ns_31_4_1_U15  |mul_mul_16s_15ns_31_4_1  |    i0 * i1|
    |mul_mul_16s_15ns_31_4_1_U16  |mul_mul_16s_15ns_31_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    +---------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |coeff_tab_0_U  |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_dEe  |        1|  0|   0|    0|   512|   15|     1|         7680|
    |coeff_tab_1_U  |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_eOg  |        1|  0|   0|    0|   512|   15|     1|         7680|
    +---------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                                                  |        2|  0|   0|    0|  1024|   30|     2|        15360|
    +---------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |i_fu_164_p2       |         +|   0|  0|  12|          11|           2|
    |ap_condition_150  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0     |       xor|   0|  0|   2|           1|           2|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|  18|          14|           6|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  14|          3|    1|          3|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |ap_phi_mux_i33_phi_fu_132_p6  |  14|          3|   10|         30|
    |i33_reg_128                   |   9|          2|   10|         20|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  64|         14|   24|         59|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |i33_reg_128              |  10|   0|   10|          0|
    |tmp_reg_265              |   1|   0|    1|          0|
    |trunc_ln102_reg_260      |  10|   0|   10|          0|
    |zext_ln1116_reg_234      |   9|   0|   64|         55|
    |tmp_reg_265              |  64|  32|    1|          0|
    |zext_ln1116_reg_234      |  64|  32|   64|         55|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 165|  64|  157|        110|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                                            Source Object                                            |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  window_fn<ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 0, 0>, 1024, 2, 2>|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  window_fn<ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 0, 0>, 1024, 2, 2>|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  window_fn<ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 0, 0>, 1024, 2, 2>|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  window_fn<ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 0, 0>, 1024, 2, 2>|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  window_fn<ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 0, 0>, 1024, 2, 2>|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  window_fn<ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 0, 0>, 1024, 2, 2>|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  window_fn<ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 3, 0>, ap_fixed<16, 1, 5, 0, 0>, 1024, 2, 2>|  return value|
|indata_address0    |  out|    9|   ap_memory|                                                                                               indata|         array|
|indata_ce0         |  out|    1|   ap_memory|                                                                                               indata|         array|
|indata_q0          |   in|   16|   ap_memory|                                                                                               indata|         array|
|indata1_address0   |  out|    9|   ap_memory|                                                                                              indata1|         array|
|indata1_ce0        |  out|    1|   ap_memory|                                                                                              indata1|         array|
|indata1_q0         |   in|   16|   ap_memory|                                                                                              indata1|         array|
|outdata_address0   |  out|    9|   ap_memory|                                                                                              outdata|         array|
|outdata_ce0        |  out|    1|   ap_memory|                                                                                              outdata|         array|
|outdata_we0        |  out|    1|   ap_memory|                                                                                              outdata|         array|
|outdata_d0         |  out|   16|   ap_memory|                                                                                              outdata|         array|
|outdata2_address0  |  out|    9|   ap_memory|                                                                                             outdata2|         array|
|outdata2_ce0       |  out|    1|   ap_memory|                                                                                             outdata2|         array|
|outdata2_we0       |  out|    1|   ap_memory|                                                                                             outdata2|         array|
|outdata2_d0        |  out|   16|   ap_memory|                                                                                             outdata2|         array|
+-------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------------+--------------+

