// Seed: 1923186167
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input id_5,
    input id_6,
    input id_7,
    output id_8,
    output id_9,
    input id_10,
    input id_11,
    input id_12,
    input id_13,
    output id_14,
    input id_15
);
  assign id_4 = 1;
  always @(posedge 1 - id_15 or posedge 1) begin
    id_8 = 1;
  end
endmodule
