ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccjt6wGk.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_cfft_radix2_init_f32.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c"
  20              		.section	.text.arm_cfft_radix2_init_f32,"ax",%progbits
  21              		.align	1
  22              		.global	arm_cfft_radix2_init_f32
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_cfft_radix2_init_f32:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Title:        arm_cfft_radix2_init_f32.c
   4:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Description:  Radix-2 Decimation in Frequency Floating-point CFFT & CIFFT Initialization functio
   5:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
   6:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * $Date:        27. January 2017
   7:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
   9:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** /*
  12:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
  14:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
  16:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * You may obtain a copy of the License at
  19:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
  20:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  *
  22:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * limitations under the License.
  27:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  */
  28:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  29:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccjt6wGk.s 			page 2


  30:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** #include "arm_common_tables.h"
  31:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  32:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** /**
  33:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * @ingroup groupTransforms
  34:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  */
  35:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  36:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** /**
  37:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * @addtogroup ComplexFFT
  38:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  * @{
  39:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****  */
  40:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  41:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** /**
  42:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * @brief  Initialization function for the floating-point CFFT/CIFFT.
  43:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * @deprecated Do not use this function.  It has been superseded by \ref arm_cfft_f32 and will be re
  44:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * in the future.
  45:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * @param[in,out] *S             points to an instance of the floating-point CFFT/CIFFT structure.
  46:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * @param[in]     fftLen         length of the FFT.
  47:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * @param[in]     ifftFlag       flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) tran
  48:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * @param[in]     bitReverseFlag flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0)
  49:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * @return        The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_
  50:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** *
  51:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * \par Description:
  52:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * \par
  53:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * The parameter <code>ifftFlag</code> controls whether a forward or inverse transform is computed.
  54:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * Set(=1) ifftFlag for calculation of CIFFT otherwise  CFFT is calculated
  55:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * \par
  56:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * The parameter <code>bitReverseFlag</code> controls whether output is in normal order or bit rever
  57:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * Set(=1) bitReverseFlag for output to be in normal order otherwise output is in bit reversed order
  58:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * \par
  59:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * The parameter <code>fftLen</code>	Specifies length of CFFT/CIFFT process. Supported FFT Lengths a
  60:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * \par
  61:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** * This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
  62:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** */
  63:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** arm_status arm_cfft_radix2_init_f32(
  64:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   arm_cfft_radix2_instance_f32 * S,
  65:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   uint16_t fftLen,
  66:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   uint8_t ifftFlag,
  67:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   uint8_t bitReverseFlag)
  68:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** {
  30              		.loc 1 68 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 68 1 is_stmt 0 view .LVU1
  36 0000 10B4     		push	{r4}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 4
  39              		.cfi_offset 4, -4
  69:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initialise the default arm status */
  70:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   arm_status status = ARM_MATH_SUCCESS;
  40              		.loc 1 70 3 is_stmt 1 view .LVU2
  41              	.LVL1:
  71:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  72:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initialise the FFT length */
  73:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   S->fftLen = fftLen;
  42              		.loc 1 73 3 view .LVU3
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccjt6wGk.s 			page 3


  43              		.loc 1 73 13 is_stmt 0 view .LVU4
  44 0002 0180     		strh	r1, [r0]	@ movhi
  74:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  75:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initialise the Twiddle coefficient pointer */
  76:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   S->pTwiddle = (float32_t *) twiddleCoef;
  45              		.loc 1 76 3 is_stmt 1 view .LVU5
  46              		.loc 1 76 15 is_stmt 0 view .LVU6
  47 0004 434C     		ldr	r4, .L20
  48 0006 4460     		str	r4, [r0, #4]
  77:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  78:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initialise the Flag for selection of CFFT or CIFFT */
  79:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   S->ifftFlag = ifftFlag;
  49              		.loc 1 79 3 is_stmt 1 view .LVU7
  50              		.loc 1 79 15 is_stmt 0 view .LVU8
  51 0008 8270     		strb	r2, [r0, #2]
  80:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  81:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initialise the Flag for calculation Bit reversal or not */
  82:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   S->bitReverseFlag = bitReverseFlag;
  52              		.loc 1 82 3 is_stmt 1 view .LVU9
  53              		.loc 1 82 21 is_stmt 0 view .LVU10
  54 000a C370     		strb	r3, [r0, #3]
  83:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  84:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   /*  Initializations of structure parameters depending on the FFT length */
  85:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   switch (S->fftLen)
  55              		.loc 1 85 3 is_stmt 1 view .LVU11
  56 000c B1F5807F 		cmp	r1, #256
  57 0010 5DD0     		beq	.L2
  58 0012 13D9     		bls	.L16
  59 0014 B1F5006F 		cmp	r1, #2048
  60 0018 45D0     		beq	.L10
  61 001a 35D8     		bhi	.L11
  62 001c B1F5007F 		cmp	r1, #512
  63 0020 4BD0     		beq	.L12
  64 0022 B1F5806F 		cmp	r1, #1024
  65 0026 2CD1     		bne	.L17
  86:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
  87:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  88:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 4096U:
  89:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 4096 point FFT */
  90:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  91:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
  92:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 1U;
  93:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
  94:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 1U;
  95:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
  96:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) armBitRevTable;
  97:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
  98:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.000244140625;
  99:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 100:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 101:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 2048U:
 102:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 2048 point FFT */
 103:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 104:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
 105:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 2U;
 106:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 107:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 2U;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccjt6wGk.s 			page 4


 108:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 109:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[1];
 110:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 111:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.00048828125;
 112:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 113:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 114:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 1024U:
 115:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 1024 point FFT */
 116:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 117:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
 118:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 4U;
  66              		.loc 1 118 5 view .LVU12
  67              		.loc 1 118 25 is_stmt 0 view .LVU13
  68 0028 0423     		movs	r3, #4
  69              	.LVL2:
  70              		.loc 1 118 25 view .LVU14
  71 002a 8381     		strh	r3, [r0, #12]	@ movhi
 119:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 120:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 4U;
  72              		.loc 1 120 5 is_stmt 1 view .LVU15
  73              		.loc 1 120 21 is_stmt 0 view .LVU16
  74 002c C381     		strh	r3, [r0, #14]	@ movhi
 121:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 122:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
  75              		.loc 1 122 5 is_stmt 1 view .LVU17
  76              		.loc 1 122 21 is_stmt 0 view .LVU18
  77 002e 3A4B     		ldr	r3, .L20+4
  78 0030 8360     		str	r3, [r0, #8]
 123:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 124:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.0009765625f;
  79              		.loc 1 124 5 is_stmt 1 view .LVU19
  80              		.loc 1 124 20 is_stmt 0 view .LVU20
  81 0032 4FF06A53 		mov	r3, #981467136
  82 0036 0361     		str	r3, [r0, #16]	@ float
 125:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
  83              		.loc 1 125 5 is_stmt 1 view .LVU21
  70:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
  84              		.loc 1 70 14 is_stmt 0 view .LVU22
  85 0038 0020     		movs	r0, #0
  86              	.LVL3:
  87              		.loc 1 125 5 view .LVU23
  88 003a 31E0     		b	.L8
  89              	.LVL4:
  90              	.L16:
  85:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
  91              		.loc 1 85 3 view .LVU24
  92 003c 4029     		cmp	r1, #64
  93 003e 50D0     		beq	.L4
  94 0040 10D8     		bhi	.L5
  95 0042 1029     		cmp	r1, #16
  96 0044 57D0     		beq	.L6
  97 0046 2029     		cmp	r1, #32
  98 0048 09D1     		bne	.L18
 126:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 127:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 512U:
 128:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 512 point FFT */
 129:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccjt6wGk.s 			page 5


 130:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
 131:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 8U;
 132:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 133:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 8U;
 134:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 135:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[7];
 136:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 137:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.001953125;
 138:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 139:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 140:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 256U:
 141:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 256 point FFT */
 142:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 16U;
 143:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 16U;
 144:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 145:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 146:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 147:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 148:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 128U:
 149:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 128 point FFT */
 150:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 32U;
 151:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 32U;
 152:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[31];
 153:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.0078125;
 154:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 155:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 156:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 64U:
 157:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 64 point FFT */
 158:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 64U;
 159:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 64U;
 160:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 161:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.015625f;
 162:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 163:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 164:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 32U:
 165:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 64 point FFT */
 166:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 128U;
  99              		.loc 1 166 5 is_stmt 1 view .LVU25
 100              		.loc 1 166 25 is_stmt 0 view .LVU26
 101 004a 8023     		movs	r3, #128
 102              	.LVL5:
 103              		.loc 1 166 25 view .LVU27
 104 004c 8381     		strh	r3, [r0, #12]	@ movhi
 167:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 128U;
 105              		.loc 1 167 5 is_stmt 1 view .LVU28
 106              		.loc 1 167 21 is_stmt 0 view .LVU29
 107 004e C381     		strh	r3, [r0, #14]	@ movhi
 168:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[127];
 108              		.loc 1 168 5 is_stmt 1 view .LVU30
 109              		.loc 1 168 21 is_stmt 0 view .LVU31
 110 0050 324B     		ldr	r3, .L20+8
 111 0052 8360     		str	r3, [r0, #8]
 169:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.03125;
 112              		.loc 1 169 5 is_stmt 1 view .LVU32
 113              		.loc 1 169 20 is_stmt 0 view .LVU33
 114 0054 4FF07453 		mov	r3, #1023410176
 115 0058 0361     		str	r3, [r0, #16]	@ float
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccjt6wGk.s 			page 6


 170:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 116              		.loc 1 170 5 is_stmt 1 view .LVU34
  70:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 117              		.loc 1 70 14 is_stmt 0 view .LVU35
 118 005a 0020     		movs	r0, #0
 119              	.LVL6:
 120              		.loc 1 170 5 view .LVU36
 121 005c 20E0     		b	.L8
 122              	.LVL7:
 123              	.L18:
  85:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 124              		.loc 1 85 3 view .LVU37
 125 005e 4FF0FF30 		mov	r0, #-1
 126              	.LVL8:
  85:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 127              		.loc 1 85 3 view .LVU38
 128 0062 1DE0     		b	.L8
 129              	.LVL9:
 130              	.L5:
  85:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 131              		.loc 1 85 3 view .LVU39
 132 0064 8029     		cmp	r1, #128
 133 0066 09D1     		bne	.L19
 150:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 32U;
 134              		.loc 1 150 5 is_stmt 1 view .LVU40
 150:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 32U;
 135              		.loc 1 150 25 is_stmt 0 view .LVU41
 136 0068 2023     		movs	r3, #32
 137              	.LVL10:
 150:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 32U;
 138              		.loc 1 150 25 view .LVU42
 139 006a 8381     		strh	r3, [r0, #12]	@ movhi
 151:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[31];
 140              		.loc 1 151 5 is_stmt 1 view .LVU43
 151:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[31];
 141              		.loc 1 151 21 is_stmt 0 view .LVU44
 142 006c C381     		strh	r3, [r0, #14]	@ movhi
 152:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.0078125;
 143              		.loc 1 152 5 is_stmt 1 view .LVU45
 152:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.0078125;
 144              		.loc 1 152 21 is_stmt 0 view .LVU46
 145 006e 2C4B     		ldr	r3, .L20+12
 146 0070 8360     		str	r3, [r0, #8]
 153:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 147              		.loc 1 153 5 is_stmt 1 view .LVU47
 153:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 148              		.loc 1 153 20 is_stmt 0 view .LVU48
 149 0072 4FF07053 		mov	r3, #1006632960
 150 0076 0361     		str	r3, [r0, #16]	@ float
 154:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 151              		.loc 1 154 5 is_stmt 1 view .LVU49
  70:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 152              		.loc 1 70 14 is_stmt 0 view .LVU50
 153 0078 0020     		movs	r0, #0
 154              	.LVL11:
 154:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 155              		.loc 1 154 5 view .LVU51
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccjt6wGk.s 			page 7


 156 007a 11E0     		b	.L8
 157              	.LVL12:
 158              	.L19:
  85:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 159              		.loc 1 85 3 view .LVU52
 160 007c 4FF0FF30 		mov	r0, #-1
 161              	.LVL13:
  85:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 162              		.loc 1 85 3 view .LVU53
 163 0080 0EE0     		b	.L8
 164              	.LVL14:
 165              	.L17:
  85:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 166              		.loc 1 85 3 view .LVU54
 167 0082 4FF0FF30 		mov	r0, #-1
 168              	.LVL15:
  85:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 169              		.loc 1 85 3 view .LVU55
 170 0086 0BE0     		b	.L8
 171              	.LVL16:
 172              	.L11:
  85:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 173              		.loc 1 85 3 view .LVU56
 174 0088 B1F5805F 		cmp	r1, #4096
 175 008c 3ED1     		bne	.L14
  92:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 176              		.loc 1 92 5 is_stmt 1 view .LVU57
  92:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 177              		.loc 1 92 25 is_stmt 0 view .LVU58
 178 008e 0123     		movs	r3, #1
 179              	.LVL17:
  92:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 180              		.loc 1 92 25 view .LVU59
 181 0090 8381     		strh	r3, [r0, #12]	@ movhi
  94:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 182              		.loc 1 94 5 is_stmt 1 view .LVU60
  94:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 183              		.loc 1 94 21 is_stmt 0 view .LVU61
 184 0092 C381     		strh	r3, [r0, #14]	@ movhi
  96:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 185              		.loc 1 96 5 is_stmt 1 view .LVU62
  96:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 186              		.loc 1 96 21 is_stmt 0 view .LVU63
 187 0094 234B     		ldr	r3, .L20+16
 188 0096 8360     		str	r3, [r0, #8]
  98:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 189              		.loc 1 98 5 is_stmt 1 view .LVU64
  98:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 190              		.loc 1 98 20 is_stmt 0 view .LVU65
 191 0098 4FF06653 		mov	r3, #964689920
 192 009c 0361     		str	r3, [r0, #16]	@ float
  99:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 193              		.loc 1 99 5 is_stmt 1 view .LVU66
  70:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 194              		.loc 1 70 14 is_stmt 0 view .LVU67
 195 009e 0020     		movs	r0, #0
 196              	.LVL18:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccjt6wGk.s 			page 8


 197              	.L8:
 171:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 172:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   case 16U:
 173:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initializations of structure parameters for 16 point FFT */
 174:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->twidCoefModifier = 256U;
 175:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 256U;
 176:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 177:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.0625f;
 178:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 179:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 180:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 181:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   default:
 182:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Reporting argument error if fftSize is not valid value */
 183:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 184:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 185:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   }
 186:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 187:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   return (status);
 198              		.loc 1 187 3 is_stmt 1 view .LVU68
 188:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** }
 199              		.loc 1 188 1 is_stmt 0 view .LVU69
 200 00a0 5DF8044B 		ldr	r4, [sp], #4
 201              	.LCFI1:
 202              		.cfi_remember_state
 203              		.cfi_restore 4
 204              		.cfi_def_cfa_offset 0
 205 00a4 7047     		bx	lr
 206              	.LVL19:
 207              	.L10:
 208              	.LCFI2:
 209              		.cfi_restore_state
 105:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 210              		.loc 1 105 5 is_stmt 1 view .LVU70
 105:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 211              		.loc 1 105 25 is_stmt 0 view .LVU71
 212 00a6 0223     		movs	r3, #2
 213              	.LVL20:
 105:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 214              		.loc 1 105 25 view .LVU72
 215 00a8 8381     		strh	r3, [r0, #12]	@ movhi
 107:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 216              		.loc 1 107 5 is_stmt 1 view .LVU73
 107:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 217              		.loc 1 107 21 is_stmt 0 view .LVU74
 218 00aa C381     		strh	r3, [r0, #14]	@ movhi
 109:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 219              		.loc 1 109 5 is_stmt 1 view .LVU75
 109:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 220              		.loc 1 109 21 is_stmt 0 view .LVU76
 221 00ac 1E4B     		ldr	r3, .L20+20
 222 00ae 8360     		str	r3, [r0, #8]
 111:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 223              		.loc 1 111 5 is_stmt 1 view .LVU77
 111:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 224              		.loc 1 111 20 is_stmt 0 view .LVU78
 225 00b0 4FF06853 		mov	r3, #973078528
 226 00b4 0361     		str	r3, [r0, #16]	@ float
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccjt6wGk.s 			page 9


 112:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 227              		.loc 1 112 5 is_stmt 1 view .LVU79
  70:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 228              		.loc 1 70 14 is_stmt 0 view .LVU80
 229 00b6 0020     		movs	r0, #0
 230              	.LVL21:
 112:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 231              		.loc 1 112 5 view .LVU81
 232 00b8 F2E7     		b	.L8
 233              	.LVL22:
 234              	.L12:
 131:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 235              		.loc 1 131 5 is_stmt 1 view .LVU82
 131:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 236              		.loc 1 131 25 is_stmt 0 view .LVU83
 237 00ba 0823     		movs	r3, #8
 238              	.LVL23:
 131:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 239              		.loc 1 131 25 view .LVU84
 240 00bc 8381     		strh	r3, [r0, #12]	@ movhi
 133:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 241              		.loc 1 133 5 is_stmt 1 view .LVU85
 133:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 242              		.loc 1 133 21 is_stmt 0 view .LVU86
 243 00be C381     		strh	r3, [r0, #14]	@ movhi
 135:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 244              		.loc 1 135 5 is_stmt 1 view .LVU87
 135:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 245              		.loc 1 135 21 is_stmt 0 view .LVU88
 246 00c0 1A4B     		ldr	r3, .L20+24
 247 00c2 8360     		str	r3, [r0, #8]
 137:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 248              		.loc 1 137 5 is_stmt 1 view .LVU89
 137:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 249              		.loc 1 137 20 is_stmt 0 view .LVU90
 250 00c4 4FF06C53 		mov	r3, #989855744
 251 00c8 0361     		str	r3, [r0, #16]	@ float
 138:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 252              		.loc 1 138 5 is_stmt 1 view .LVU91
  70:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 253              		.loc 1 70 14 is_stmt 0 view .LVU92
 254 00ca 0020     		movs	r0, #0
 255              	.LVL24:
 138:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 256              		.loc 1 138 5 view .LVU93
 257 00cc E8E7     		b	.L8
 258              	.LVL25:
 259              	.L2:
 142:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 16U;
 260              		.loc 1 142 5 is_stmt 1 view .LVU94
 142:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 16U;
 261              		.loc 1 142 25 is_stmt 0 view .LVU95
 262 00ce 1023     		movs	r3, #16
 263              	.LVL26:
 142:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 16U;
 264              		.loc 1 142 25 view .LVU96
 265 00d0 8381     		strh	r3, [r0, #12]	@ movhi
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccjt6wGk.s 			page 10


 143:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 266              		.loc 1 143 5 is_stmt 1 view .LVU97
 143:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 267              		.loc 1 143 21 is_stmt 0 view .LVU98
 268 00d2 C381     		strh	r3, [r0, #14]	@ movhi
 144:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 269              		.loc 1 144 5 is_stmt 1 view .LVU99
 144:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 270              		.loc 1 144 21 is_stmt 0 view .LVU100
 271 00d4 164B     		ldr	r3, .L20+28
 272 00d6 8360     		str	r3, [r0, #8]
 145:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 273              		.loc 1 145 5 is_stmt 1 view .LVU101
 145:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 274              		.loc 1 145 20 is_stmt 0 view .LVU102
 275 00d8 4FF06E53 		mov	r3, #998244352
 276 00dc 0361     		str	r3, [r0, #16]	@ float
 146:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 277              		.loc 1 146 5 is_stmt 1 view .LVU103
  70:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 278              		.loc 1 70 14 is_stmt 0 view .LVU104
 279 00de 0020     		movs	r0, #0
 280              	.LVL27:
 146:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 281              		.loc 1 146 5 view .LVU105
 282 00e0 DEE7     		b	.L8
 283              	.LVL28:
 284              	.L4:
 158:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 64U;
 285              		.loc 1 158 5 is_stmt 1 view .LVU106
 158:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 64U;
 286              		.loc 1 158 25 is_stmt 0 view .LVU107
 287 00e2 4023     		movs	r3, #64
 288              	.LVL29:
 158:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 64U;
 289              		.loc 1 158 25 view .LVU108
 290 00e4 8381     		strh	r3, [r0, #12]	@ movhi
 159:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 291              		.loc 1 159 5 is_stmt 1 view .LVU109
 159:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 292              		.loc 1 159 21 is_stmt 0 view .LVU110
 293 00e6 C381     		strh	r3, [r0, #14]	@ movhi
 160:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.015625f;
 294              		.loc 1 160 5 is_stmt 1 view .LVU111
 160:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.015625f;
 295              		.loc 1 160 21 is_stmt 0 view .LVU112
 296 00e8 124B     		ldr	r3, .L20+32
 297 00ea 8360     		str	r3, [r0, #8]
 161:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 298              		.loc 1 161 5 is_stmt 1 view .LVU113
 161:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 299              		.loc 1 161 20 is_stmt 0 view .LVU114
 300 00ec 4FF07253 		mov	r3, #1015021568
 301 00f0 0361     		str	r3, [r0, #16]	@ float
 162:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 302              		.loc 1 162 5 is_stmt 1 view .LVU115
  70:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccjt6wGk.s 			page 11


 303              		.loc 1 70 14 is_stmt 0 view .LVU116
 304 00f2 0020     		movs	r0, #0
 305              	.LVL30:
 162:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 306              		.loc 1 162 5 view .LVU117
 307 00f4 D4E7     		b	.L8
 308              	.LVL31:
 309              	.L6:
 174:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 256U;
 310              		.loc 1 174 5 is_stmt 1 view .LVU118
 174:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 256U;
 311              		.loc 1 174 25 is_stmt 0 view .LVU119
 312 00f6 4FF48073 		mov	r3, #256
 313              	.LVL32:
 174:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->bitRevFactor = 256U;
 314              		.loc 1 174 25 view .LVU120
 315 00fa 8381     		strh	r3, [r0, #12]	@ movhi
 175:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 316              		.loc 1 175 5 is_stmt 1 view .LVU121
 175:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 317              		.loc 1 175 21 is_stmt 0 view .LVU122
 318 00fc C381     		strh	r3, [r0, #14]	@ movhi
 176:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.0625f;
 319              		.loc 1 176 5 is_stmt 1 view .LVU123
 176:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     S->onebyfftLen = 0.0625f;
 320              		.loc 1 176 21 is_stmt 0 view .LVU124
 321 00fe 0E4B     		ldr	r3, .L20+36
 322 0100 8360     		str	r3, [r0, #8]
 177:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 323              		.loc 1 177 5 is_stmt 1 view .LVU125
 177:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****     break;
 324              		.loc 1 177 20 is_stmt 0 view .LVU126
 325 0102 4FF07653 		mov	r3, #1031798784
 326 0106 0361     		str	r3, [r0, #16]	@ float
 178:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 327              		.loc 1 178 5 is_stmt 1 view .LVU127
  70:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 328              		.loc 1 70 14 is_stmt 0 view .LVU128
 329 0108 0020     		movs	r0, #0
 330              	.LVL33:
 178:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c **** 
 331              		.loc 1 178 5 view .LVU129
 332 010a C9E7     		b	.L8
 333              	.LVL34:
 334              	.L14:
  85:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 335              		.loc 1 85 3 view .LVU130
 336 010c 4FF0FF30 		mov	r0, #-1
 337              	.LVL35:
  85:DSP/Source/TransformFunctions/arm_cfft_radix2_init_f32.c ****   {
 338              		.loc 1 85 3 view .LVU131
 339 0110 C6E7     		b	.L8
 340              	.L21:
 341 0112 00BF     		.align	2
 342              	.L20:
 343 0114 00000000 		.word	twiddleCoef_4096
 344 0118 06000000 		.word	armBitRevTable+6
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccjt6wGk.s 			page 12


 345 011c FE000000 		.word	armBitRevTable+254
 346 0120 3E000000 		.word	armBitRevTable+62
 347 0124 00000000 		.word	armBitRevTable
 348 0128 02000000 		.word	armBitRevTable+2
 349 012c 0E000000 		.word	armBitRevTable+14
 350 0130 1E000000 		.word	armBitRevTable+30
 351 0134 7E000000 		.word	armBitRevTable+126
 352 0138 FE010000 		.word	armBitRevTable+510
 353              		.cfi_endproc
 354              	.LFE139:
 356              		.text
 357              	.Letext0:
 358              		.file 2 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 359              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 360              		.file 4 "DSP/Inc/arm_math.h"
 361              		.file 5 "DSP/Inc/arm_common_tables.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccjt6wGk.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 arm_cfft_radix2_init_f32.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccjt6wGk.s:21     .text.arm_cfft_radix2_init_f32:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccjt6wGk.s:27     .text.arm_cfft_radix2_init_f32:00000000 arm_cfft_radix2_init_f32
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccjt6wGk.s:343    .text.arm_cfft_radix2_init_f32:00000114 $d

UNDEFINED SYMBOLS
twiddleCoef_4096
armBitRevTable
