[05/08 17:34:41      0s] 
[05/08 17:34:41      0s] Cadence Innovus(TM) Implementation System.
[05/08 17:34:41      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/08 17:34:41      0s] 
[05/08 17:34:41      0s] Version:	v17.10-p006_1, built Wed May 31 11:06:15 PDT 2017
[05/08 17:34:41      0s] Options:	
[05/08 17:34:41      0s] Date:		Sun May  8 17:34:41 2022
[05/08 17:34:41      0s] Host:		LABSSPC05 (x86_64 w/Linux 2.6.32-754.14.2.el6.x86_64) (4cores*4cpus*Intel(R) Core(TM) i5-2500 CPU @ 3.30GHz 6144KB)
[05/08 17:34:41      0s] OS:		CentOS release 6.10 (Final)
[05/08 17:34:41      0s] 
[05/08 17:34:41      0s] License:
[05/08 17:34:41      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[05/08 17:34:41      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/08 17:34:59     10s] @(#)CDS: Innovus v17.10-p006_1 (64bit) 05/31/2017 11:06 (Linux 2.6.18-194.el5)
[05/08 17:34:59     10s] @(#)CDS: NanoRoute 17.10-p006_1 NR170516-1601/17_10-UB (database version 2.30, 378.7.1) {superthreading v1.44}
[05/08 17:34:59     10s] @(#)CDS: AAE 17.10-p003 (64bit) 05/31/2017 (Linux 2.6.18-194.el5)
[05/08 17:34:59     10s] @(#)CDS: CTE 17.10-p002_1 () May 18 2017 07:46:32 ( )
[05/08 17:34:59     10s] @(#)CDS: SYNTECH 17.10-p001_1 () May 17 2017 01:24:45 ( )
[05/08 17:34:59     10s] @(#)CDS: CPE v17.10-p003
[05/08 17:34:59     10s] @(#)CDS: IQRC/TQRC 16.1.1-s140 (64bit) Fri Mar 17 16:46:12 PDT 2017 (Linux 2.6.18-194.el5)
[05/08 17:34:59     10s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[05/08 17:34:59     10s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/08 17:34:59     10s] @(#)CDS: RCDB 11.10
[05/08 17:34:59     10s] --- Running on LABSSPC05 (x86_64 w/Linux 2.6.32-754.14.2.el6.x86_64) (4cores*4cpus*Intel(R) Core(TM) i5-2500 CPU @ 3.30GHz 6144KB) ---
[05/08 17:34:59     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w.

[05/08 17:34:59     10s] The soft stacksize limit is either up to the hard limit or larger than 0.2%RAM. No change is needed.
[05/08 17:35:00     11s] 
[05/08 17:35:00     11s] **INFO:  MMMC transition support version v31-84 
[05/08 17:35:00     11s] 
[05/08 17:35:00     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/08 17:35:00     11s] <CMD> suppressMessage ENCEXT-2799
[05/08 17:35:00     11s] <CMD> getVersion
[05/08 17:35:01     11s] <CMD> getDrawView
[05/08 17:35:01     11s] <CMD> loadWorkspace -name Physical
[05/08 17:35:01     11s] <CMD> win
[05/08 17:35:51     20s] <CMD> set init_gnd_net VSS
[05/08 17:35:51     20s] <CMD> set init_lef_file /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_sef/TSMCHOME/digital/Back_End/lef/tcb018gbwp7t_270a/lef/tcb018gbwp7t_6lm.lef
[05/08 17:35:51     20s] <CMD> set init_design_settop 0
[05/08 17:35:51     20s] <CMD> set init_verilog VERILOG/processador_6_instrucoes_out_net.v
[05/08 17:35:51     20s] <CMD> set init_mmmc_file data/Default.view
[05/08 17:35:51     20s] <CMD> set init_pwr_net VDD
[05/08 17:35:51     20s] <CMD> init_design
[05/08 17:35:51     20s] #% Begin Load MMMC data ... (date=05/08 17:35:51, mem=452.9M)
[05/08 17:35:52     20s] #% End Load MMMC data ... (date=05/08 17:35:52, total cpu=0:00:00.0, real=0:00:01.0, peak res=452.9M, current mem=452.5M)
[05/08 17:35:52     20s] 
[05/08 17:35:52     20s] Loading LEF file /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_sef/TSMCHOME/digital/Back_End/lef/tcb018gbwp7t_270a/lef/tcb018gbwp7t_6lm.lef ...
[05/08 17:35:52     20s] Set DBUPerIGU to M2 pitch 1120.
[05/08 17:35:52     20s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNABWP7T' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/08 17:35:52     20s] Type 'man IMPLF-200' for more detail.
[05/08 17:35:52     20s] 
[05/08 17:35:52     20s] viaInitial starts at Sun May  8 17:35:52 2022
viaInitial ends at Sun May  8 17:35:52 2022
Loading view definition file from data/Default.view
[05/08 17:35:52     20s] Reading typical_lib timing library '/opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib' ...
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D2BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO21D0BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO21D1BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:52     20s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/08 17:35:53     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAPBWP7T'. The cell will only be used for analysis. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:53     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8BWP7T'. The cell will only be used for analysis. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:53     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64BWP7T'. The cell will only be used for analysis. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:53     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4BWP7T'. The cell will only be used for analysis. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:53     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32BWP7T'. The cell will only be used for analysis. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:53     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16BWP7T'. The cell will only be used for analysis. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:53     21s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNABWP7T'. The cell will only be used for analysis. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[05/08 17:35:53     21s] Read 560 cells in library 'tcb018gbwp7ttc' 
[05/08 17:35:53     21s] *** End library_loading (cpu=0.02min, real=0.02min, mem=22.4M, fe_cpu=0.36min, fe_real=1.20min, fe_mem=548.5M) ***
[05/08 17:35:53     21s] #% Begin Load netlist data ... (date=05/08 17:35:53, mem=549.8M)
[05/08 17:35:53     21s] *** Begin netlist parsing (mem=548.5M) ***
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D0BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D0BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR4D2BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR4D2BWP7T' is defined in LEF but not in the timing library.
[05/08 17:35:53     21s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[05/08 17:35:53     21s] To increase the message display limit, refer to the product command reference manual.
[05/08 17:35:53     21s] Created 560 new cells from 1 timing libraries.
[05/08 17:35:53     21s] Reading netlist ...
[05/08 17:35:53     21s] Backslashed names will retain backslash and a trailing blank character.
[05/08 17:35:53     21s] Reading verilog netlist 'VERILOG/processador_6_instrucoes_out_net.v'
[05/08 17:35:53     21s] 
[05/08 17:35:53     21s] *** Memory Usage v#1 (Current mem = 548.488M, initial mem = 183.977M) ***
[05/08 17:35:53     21s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=548.5M) ***
[05/08 17:35:53     21s] #% End Load netlist data ... (date=05/08 17:35:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=549.8M, current mem=483.2M)
[05/08 17:35:53     21s] Top level cell is processador_6_instrucoes.
[05/08 17:35:53     21s] Hooked 560 DB cells to tlib cells.
[05/08 17:35:53     21s] Starting recursive module instantiation check.
[05/08 17:35:53     21s] No recursion found.
[05/08 17:35:53     21s] Building hierarchical netlist for Cell processador_6_instrucoes ...
[05/08 17:35:53     21s] *** Netlist is unique.
[05/08 17:35:53     21s] ** info: there are 569 modules.
[05/08 17:35:53     21s] ** info: there are 1795 stdCell insts.
[05/08 17:35:53     21s] 
[05/08 17:35:53     21s] *** Memory Usage v#1 (Current mem = 574.156M, initial mem = 183.977M) ***
[05/08 17:35:53     21s] **WARN: (IMPFP-3961):	The techSite 'dcore7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/08 17:35:53     21s] Type 'man IMPFP-3961' for more detail.
[05/08 17:35:53     21s] **WARN: (IMPFP-3961):	The techSite 'ccore7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/08 17:35:53     21s] Type 'man IMPFP-3961' for more detail.
[05/08 17:35:53     21s] **WARN: (IMPFP-3961):	The techSite 'bcoreExt7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/08 17:35:53     21s] Type 'man IMPFP-3961' for more detail.
[05/08 17:35:53     21s] **WARN: (IMPFP-3961):	The techSite 'bcore7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/08 17:35:53     21s] Type 'man IMPFP-3961' for more detail.
[05/08 17:35:53     21s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[05/08 17:35:53     21s] Set Default Net Delay as 1000 ps.
[05/08 17:35:53     21s] Set Default Net Load as 0.5 pF. 
[05/08 17:35:53     21s] Set Default Input Pin Transition as 0.1 ps.
[05/08 17:35:54     22s] Extraction setup Delayed 
[05/08 17:35:54     22s] *Info: initialize multi-corner CTS.
[05/08 17:35:54     22s] Reading timing constraints file 'SDC/processador_6_instrucoes_out_sdc.sdc' ...
[05/08 17:35:54     22s] Current (total cpu=0:00:22.1, real=0:01:13, peak res=624.9M, current mem=624.9M)
[05/08 17:35:54     22s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File SDC/processador_6_instrucoes_out_sdc.sdc, Line 52).
[05/08 17:35:54     22s] 
[05/08 17:35:54     22s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File SDC/processador_6_instrucoes_out_sdc.sdc, Line 53).
[05/08 17:35:54     22s] 
[05/08 17:35:54     22s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File SDC/processador_6_instrucoes_out_sdc.sdc, Line 54).
[05/08 17:35:54     22s] 
[05/08 17:35:54     22s] Number of path exceptions in the constraint file = 1
[05/08 17:35:54     22s] Number of paths exceptions after getting compressed = 1
[05/08 17:35:54     22s] INFO (CTE): Reading of timing constraints file SDC/processador_6_instrucoes_out_sdc.sdc completed, with 3 WARNING
[05/08 17:35:54     22s] WARNING (CTE-25): Line: 9, 10 of File SDC/processador_6_instrucoes_out_sdc.sdc : Skipped unsupported command: set_units
[05/08 17:35:54     22s] 
[05/08 17:35:54     22s] 
[05/08 17:35:54     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=637.6M, current mem=637.6M)
[05/08 17:35:54     22s] Current (total cpu=0:00:22.2, real=0:01:13, peak res=637.6M, current mem=637.6M)
[05/08 17:35:54     22s] Creating Cell Server ...(0, 1, 1, 1)
[05/08 17:35:54     22s] Summary for sequential cells identification: 
[05/08 17:35:54     22s]   Identified SBFF number: 126
[05/08 17:35:54     22s]   Identified MBFF number: 0
[05/08 17:35:54     22s]   Identified SB Latch number: 0
[05/08 17:35:54     22s]   Identified MB Latch number: 0
[05/08 17:35:54     22s]   Not identified SBFF number: 0
[05/08 17:35:54     22s]   Not identified MBFF number: 0
[05/08 17:35:54     22s]   Not identified SB Latch number: 0
[05/08 17:35:54     22s]   Not identified MB Latch number: 0
[05/08 17:35:54     22s]   Number of sequential cells which are not FFs: 34
[05/08 17:35:54     22s] Total number of combinational cells: 393
[05/08 17:35:54     22s] Total number of sequential cells: 160
[05/08 17:35:54     22s] Total number of tristate cells: 7
[05/08 17:35:54     22s] Total number of level shifter cells: 0
[05/08 17:35:54     22s] Total number of power gating cells: 0
[05/08 17:35:54     22s] Total number of isolation cells: 0
[05/08 17:35:54     22s] Total number of power switch cells: 0
[05/08 17:35:54     22s] Total number of pulse generator cells: 0
[05/08 17:35:54     22s] Total number of always on buffers: 0
[05/08 17:35:54     22s] Total number of retention cells: 0
[05/08 17:35:54     22s] List of usable buffers: BUFFD0BWP7T BUFFD10BWP7T BUFFD12BWP7T BUFFD1BWP7T BUFFD1P5BWP7T BUFFD2BWP7T BUFFD2P5BWP7T CKBD0BWP7T BUFFD3BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T CKBD10BWP7T CKBD12BWP7T CKBD1BWP7T CKBD2BWP7T CKBD3BWP7T CKBD4BWP7T CKBD6BWP7T CKBD8BWP7T DEL015BWP7T DEL02BWP7T DEL01BWP7T
[05/08 17:35:54     22s] Total number of usable buffers: 24
[05/08 17:35:54     22s] List of unusable buffers: GBUFFD1BWP7T GBUFFD3BWP7T GBUFFD2BWP7T GBUFFD8BWP7T
[05/08 17:35:54     22s] Total number of unusable buffers: 4
[05/08 17:35:54     22s] List of usable inverters: CKND0BWP7T CKND10BWP7T CKND12BWP7T CKND1BWP7T CKND2BWP7T CKND3BWP7T CKND4BWP7T CKND6BWP7T CKND8BWP7T INVD0BWP7T INVD10BWP7T INVD12BWP7T INVD1BWP7T INVD2BWP7T INVD1P5BWP7T INVD2P5BWP7T INVD3BWP7T INVD4BWP7T INVD5BWP7T INVD6BWP7T INVD8BWP7T
[05/08 17:35:54     22s] Total number of usable inverters: 21
[05/08 17:35:54     22s] List of unusable inverters: GINVD2BWP7T GINVD1BWP7T GINVD3BWP7T GINVD8BWP7T
[05/08 17:35:54     22s] Total number of unusable inverters: 4
[05/08 17:35:54     22s] List of identified usable delay cells: DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T
[05/08 17:35:54     22s] Total number of identified usable delay cells: 5
[05/08 17:35:54     22s] List of identified unusable delay cells:
[05/08 17:35:54     22s] Total number of identified unusable delay cells: 0
[05/08 17:35:54     22s] Creating Cell Server, finished. 
[05/08 17:35:54     22s] 
[05/08 17:35:54     22s] Deleting Cell Server ...
[05/08 17:35:54     22s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[05/08 17:35:54     22s] Extraction setup Started 
[05/08 17:35:54     22s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/08 17:35:54     22s] Reading Capacitance Table File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_sef/TSMCHOME/digital/Back_End/lef/tcb018gbwp7t_270a/techfiles/captable/t018lo_1p6m_typical.captable ...
[05/08 17:35:54     22s] Importing multi-corner RC tables ... 
[05/08 17:35:54     22s] Summary of Active RC-Corners : 
[05/08 17:35:54     22s]  
[05/08 17:35:54     22s]  Analysis View: typical
[05/08 17:35:54     22s]     RC-Corner Name        : typical_rc
[05/08 17:35:54     22s]     RC-Corner Index       : 0
[05/08 17:35:54     22s]     RC-Corner Temperature : 25 Celsius
[05/08 17:35:54     22s]     RC-Corner Cap Table   : '/opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_sef/TSMCHOME/digital/Back_End/lef/tcb018gbwp7t_270a/techfiles/captable/t018lo_1p6m_typical.captable'
[05/08 17:35:54     22s]     RC-Corner PreRoute Res Factor         : 1
[05/08 17:35:54     22s]     RC-Corner PreRoute Cap Factor         : 1
[05/08 17:35:54     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/08 17:35:54     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/08 17:35:54     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/08 17:35:54     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/08 17:35:54     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/08 17:35:54     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/08 17:35:54     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/08 17:35:54     22s] 
[05/08 17:35:54     22s] *** Summary of all messages that are not suppressed in this session:
[05/08 17:35:54     22s] Severity  ID               Count  Summary                                  
[05/08 17:35:54     22s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/08 17:35:54     22s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/08 17:35:54     22s] WARNING   IMPVL-159         1120  Pin '%s' of cell '%s' is defined in LEF ...
[05/08 17:35:54     22s] WARNING   TCLNL-330            3  set_input_delay on clock root '%s' is no...
[05/08 17:35:54     22s] WARNING   TECHLIB-302          7  No function defined for cell '%s'. The c...
[05/08 17:35:54     22s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/08 17:35:54     22s] *** Message Summary: 1155 warning(s), 0 error(s)
[05/08 17:35:54     22s] 
[05/08 17:36:12     24s] <CMD> set_global opt_no_new_instances_at_top_level true
[05/08 17:36:16     24s] <CMD> floorPlan -site core7T -r 0.5 0.8 10 10 10 10
[05/08 17:36:16     24s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[05/08 17:36:16     24s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/08 17:36:16     24s] <CMD> saveDesign ./floorplan/processador_6_instrucoes.enc
[05/08 17:36:16     25s] #% Begin save design ... (date=05/08 17:36:16, mem=736.1M)
[05/08 17:36:16     25s] % Begin Save netlist data ... (date=05/08 17:36:16, mem=736.9M)
[05/08 17:36:16     25s] Writing Binary DB to ./floorplan/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.v.bin in single-threaded mode...
[05/08 17:36:16     25s] % End Save netlist data ... (date=05/08 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=741.3M, current mem=741.3M)
[05/08 17:36:16     25s] % Begin Save AAE data ... (date=05/08 17:36:16, mem=741.3M)
[05/08 17:36:16     25s] Saving AAE Data ...
[05/08 17:36:16     25s] % End Save AAE data ... (date=05/08 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=741.3M, current mem=741.3M)
[05/08 17:36:16     25s] % Begin Save clock tree data ... (date=05/08 17:36:16, mem=742.1M)
[05/08 17:36:16     25s] % End Save clock tree data ... (date=05/08 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.1M, current mem=742.1M)
[05/08 17:36:16     25s] Saving preference file ./floorplan/processador_6_instrucoes.enc.dat.tmp/gui.pref.tcl ...
[05/08 17:36:16     25s] Saving mode setting ...
[05/08 17:36:16     25s] Saving global file ...
[05/08 17:36:16     25s] % Begin Save floorplan data ... (date=05/08 17:36:16, mem=744.5M)
[05/08 17:36:16     25s] Saving floorplan file ...
[05/08 17:36:16     25s] % End Save floorplan data ... (date=05/08 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=744.5M, current mem=744.5M)
[05/08 17:36:16     25s] Saving Drc markers ...
[05/08 17:36:16     25s] ... No Drc file written since there is no markers found.
[05/08 17:36:16     25s] % Begin Save placement data ... (date=05/08 17:36:16, mem=744.6M)
[05/08 17:36:16     25s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/08 17:36:16     25s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=827.7M) ***
[05/08 17:36:16     25s] % End Save placement data ... (date=05/08 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=744.7M, current mem=744.7M)
[05/08 17:36:16     25s] % Begin Save routing data ... (date=05/08 17:36:16, mem=744.7M)
[05/08 17:36:16     25s] Saving route file ...
[05/08 17:36:16     25s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=827.7M) ***
[05/08 17:36:16     25s] % End Save routing data ... (date=05/08 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=744.8M, current mem=744.8M)
[05/08 17:36:16     25s] Saving property file ./floorplan/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.prop
[05/08 17:36:16     25s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=827.7M) ***
[05/08 17:36:16     25s] % Begin Save power constraints data ... (date=05/08 17:36:16, mem=747.0M)
[05/08 17:36:16     25s] % End Save power constraints data ... (date=05/08 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.1M, current mem=747.1M)
[05/08 17:36:17     25s] Generated self-contained design processador_6_instrucoes.enc.dat.tmp
[05/08 17:36:17     25s] #% End save design ... (date=05/08 17:36:17, total cpu=0:00:00.3, real=0:00:01.0, peak res=747.5M, current mem=747.5M)
[05/08 17:36:17     25s] *** Message Summary: 0 warning(s), 0 error(s)
[05/08 17:36:17     25s] 
[05/08 17:36:22     25s] <CMD> clearGlobalNets
[05/08 17:36:22     25s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[05/08 17:36:22     25s] 1795 new pwr-pin connections were made to global net 'VDD'.
[05/08 17:36:22     25s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[05/08 17:36:22     25s] 1795 new gnd-pin connections were made to global net 'VSS'.
[05/08 17:36:22     25s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[05/08 17:36:22     25s] 0 new tie-lo connection was made to global net 'VSS'.
[05/08 17:36:22     25s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[05/08 17:36:22     25s] 0 new tie-hi connection was made to global net 'VDD'.
[05/08 17:36:22     25s] <CMD> addRing -type core_rings -nets {VDD VSS} -width_left 3 -width_bottom 3 -width_top 3 -width_right 3 -spacing_bottom 2 -spacing_top 2 -spacing_right 2 -spacing_left 2 -layer_bottom METAL1 -layer_right METAL2 -layer_left METAL2 -layer_top METAL1 -center 1
[05/08 17:36:22     25s] #% Begin addRing (date=05/08 17:36:22, mem=745.1M)
[05/08 17:36:22     25s] **WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[05/08 17:36:22     25s] **WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[05/08 17:36:22     25s] **WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[05/08 17:36:22     25s] **WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
[05/08 17:36:22     25s] **WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[05/08 17:36:22     25s] **WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[05/08 17:36:22     25s] **WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[05/08 17:36:22     25s] **WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
[05/08 17:36:22     25s] **WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[05/08 17:36:22     25s] **WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[05/08 17:36:22     25s] **WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[05/08 17:36:22     25s] **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
[05/08 17:36:22     25s] 
[05/08 17:36:22     25s] Ring generation is complete.
[05/08 17:36:22     25s] vias are now being generated.
[05/08 17:36:23     25s] addRing created 8 wires.
[05/08 17:36:23     25s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/08 17:36:23     25s] +--------+----------------+----------------+
[05/08 17:36:23     25s] |  Layer |     Created    |     Deleted    |
[05/08 17:36:23     25s] +--------+----------------+----------------+
[05/08 17:36:23     25s] | METAL1 |        4       |       NA       |
[05/08 17:36:23     25s] |  VIA12 |        8       |        0       |
[05/08 17:36:23     25s] | METAL2 |        4       |       NA       |
[05/08 17:36:23     25s] +--------+----------------+----------------+
[05/08 17:36:23     25s] #% End addRing (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:01.0, peak res=747.0M, current mem=747.0M)
[05/08 17:36:23     25s] <CMD> addStripe -nets {VSS VDD} -layer METAL2 -width 3 -spacing 2 -number_of_sets 1 -start_offset 155
[05/08 17:36:23     25s] #% Begin addStripe (date=05/08 17:36:23, mem=747.0M)
[05/08 17:36:23     25s] 
[05/08 17:36:23     25s] Starting stripe generation ...
[05/08 17:36:23     25s] Non-Default Mode Option Settings :
[05/08 17:36:23     25s]   NONE
[05/08 17:36:23     25s] Stripe generation is complete.
[05/08 17:36:23     25s] vias are now being generated.
[05/08 17:36:23     25s] addStripe created 2 wires.
[05/08 17:36:23     25s] ViaGen created 4 vias, deleted 0 via to avoid violation.
[05/08 17:36:23     25s] +--------+----------------+----------------+
[05/08 17:36:23     25s] |  Layer |     Created    |     Deleted    |
[05/08 17:36:23     25s] +--------+----------------+----------------+
[05/08 17:36:23     25s] |  VIA12 |        4       |        0       |
[05/08 17:36:23     25s] | METAL2 |        2       |       NA       |
[05/08 17:36:23     25s] +--------+----------------+----------------+
[05/08 17:36:23     25s] #% End addStripe (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.6M, current mem=747.6M)
[05/08 17:36:23     25s] <CMD> sroute -nets { VDD VSS } -straightConnections { straightWithDrcClean straightWithChanges }
[05/08 17:36:23     25s] #% Begin sroute (date=05/08 17:36:23, mem=747.6M)
[05/08 17:36:23     25s] **WARN: (IMPSR-4053):	Option -straightConnections is obsolete and has been replaced by -allowLayerChange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -allowLayerChange.
[05/08 17:36:23     25s] *** Begin SPECIAL ROUTE on Sun May  8 17:36:23 2022 ***
[05/08 17:36:23     25s] SPECIAL ROUTE ran on directory: /home/alunos/Desktop/FELIPE_SOBRINHO/PCID/PF/layout
[05/08 17:36:23     25s] SPECIAL ROUTE ran on machine: LABSSPC05 (Linux 2.6.32-754.14.2.el6.x86_64 x86_64 1.90Ghz)
[05/08 17:36:23     25s] 
[05/08 17:36:23     25s] Begin option processing ...
[05/08 17:36:23     25s] srouteConnectPowerBump set to false
[05/08 17:36:23     25s] routeSelectNet set to "VDD VSS"
[05/08 17:36:23     25s] routeSpecial set to true
[05/08 17:36:23     25s] srouteConnectConverterPin set to false
[05/08 17:36:23     25s] srouteFollowCorePinEnd set to 3
[05/08 17:36:23     25s] sroutePadPinAllPorts set to true
[05/08 17:36:23     25s] sroutePreserveExistingRoutes set to true
[05/08 17:36:23     25s] srouteRoutePowerBarPortOnBothDir set to true
[05/08 17:36:23     25s] srouteStraightConnections set to "straightWithDrcClean straightWithChanges"
[05/08 17:36:23     25s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1600.00 megs.
[05/08 17:36:23     25s] 
[05/08 17:36:23     25s] Reading DB technology information...
[05/08 17:36:23     26s] Finished reading DB technology information.
[05/08 17:36:23     26s] Reading floorplan and netlist information...
[05/08 17:36:23     26s] Finished reading floorplan and netlist information.
[05/08 17:36:23     26s] Read in 13 layers, 6 routing layers, 1 overlap layer
[05/08 17:36:23     26s] Read in 568 macros, 48 used
[05/08 17:36:23     26s] Read in 48 components
[05/08 17:36:23     26s]   48 core components: 48 unplaced, 0 placed, 0 fixed
[05/08 17:36:23     26s] Read in 35 logical pins
[05/08 17:36:23     26s] Read in 35 nets
[05/08 17:36:23     26s] Read in 2 special nets, 2 routed
[05/08 17:36:23     26s] Read in 96 terminals
[05/08 17:36:23     26s] 2 nets selected.
[05/08 17:36:23     26s] 
[05/08 17:36:23     26s] Begin power routing ...
[05/08 17:36:23     26s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[05/08 17:36:23     26s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/08 17:36:23     26s] Type 'man IMPSR-1256' for more detail.
[05/08 17:36:23     26s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/08 17:36:23     26s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[05/08 17:36:23     26s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/08 17:36:23     26s] Type 'man IMPSR-1256' for more detail.
[05/08 17:36:23     26s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/08 17:36:23     26s] CPU time for FollowPin 0 seconds
[05/08 17:36:23     26s] CPU time for FollowPin 0 seconds
[05/08 17:36:23     26s]   Number of IO ports routed: 0
[05/08 17:36:23     26s]   Number of Block ports routed: 0
[05/08 17:36:23     26s]   Number of Stripe ports routed: 0
[05/08 17:36:23     26s]   Number of Core ports routed: 94
[05/08 17:36:23     26s]   Number of Pad ports routed: 0
[05/08 17:36:23     26s]   Number of Power Bump ports routed: 0
[05/08 17:36:23     26s]   Number of Followpin connections: 47
[05/08 17:36:23     26s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1611.00 megs.
[05/08 17:36:23     26s] 
[05/08 17:36:23     26s] 
[05/08 17:36:23     26s] 
[05/08 17:36:23     26s]  Begin updating DB with routing results ...
[05/08 17:36:23     26s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/08 17:36:23     26s] Pin and blockage extraction finished
[05/08 17:36:23     26s] 
[05/08 17:36:23     26s] sroute created 141 wires.
[05/08 17:36:23     26s] ViaGen created 141 vias, deleted 0 via to avoid violation.
[05/08 17:36:23     26s] +--------+----------------+----------------+
[05/08 17:36:23     26s] |  Layer |     Created    |     Deleted    |
[05/08 17:36:23     26s] +--------+----------------+----------------+
[05/08 17:36:23     26s] | METAL1 |       141      |       NA       |
[05/08 17:36:23     26s] |  VIA12 |       141      |        0       |
[05/08 17:36:23     26s] +--------+----------------+----------------+
[05/08 17:36:23     26s] #% End sroute (date=05/08 17:36:23, total cpu=0:00:00.2, real=0:00:00.0, peak res=761.9M, current mem=761.9M)
[05/08 17:36:23     26s] <CMD> checkDesign -floorplan -powerGround -noHtml -outfile ./reports/floorplanAndPowerplan/checkDesign_floorplan_powerplan.rpt
[05/08 17:36:23     26s] Checking routing tracks.....
[05/08 17:36:23     26s] Checking other grids.....
[05/08 17:36:23     26s] Checking routing blockage.....
[05/08 17:36:23     26s] Checking components.....
[05/08 17:36:23     26s] Checking IO Pins.....
[05/08 17:36:23     26s] Unplaced Io Pins = 35 
[05/08 17:36:23     26s] Checking constraints (guide/region/fence).....
[05/08 17:36:23     26s] Checking groups.....
[05/08 17:36:23     26s] 
[05/08 17:36:23     26s] Checking Ptn Pins .....
[05/08 17:36:23     26s] Checking Ptn Core Box.....
[05/08 17:36:23     26s] 
[05/08 17:36:23     26s] Checking Preroutes.....
[05/08 17:36:23     26s] No. of regular pre-routes not on tracks : 0 
[05/08 17:36:23     26s]  Design check done.
[05/08 17:36:23     26s] 
[05/08 17:36:23     26s] 
[05/08 17:36:23     26s] ---
[05/08 17:36:23     26s] --- Please refer to file ./reports/floorplanAndPowerplan/checkDesign_floorplan_powerplan.rpt for detailed report.
[05/08 17:36:23     26s] ---
[05/08 17:36:23     26s] *** Message Summary: 0 warning(s), 0 error(s)
[05/08 17:36:23     26s] 
[05/08 17:36:23     26s] <CMD> saveDesign ./powerplan/processador_6_instrucoes.enc
[05/08 17:36:23     26s] #% Begin save design ... (date=05/08 17:36:23, mem=762.1M)
[05/08 17:36:23     26s] % Begin Save netlist data ... (date=05/08 17:36:23, mem=762.1M)
[05/08 17:36:23     26s] Writing Binary DB to ./powerplan/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.v.bin in single-threaded mode...
[05/08 17:36:23     26s] % End Save netlist data ... (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.2M, current mem=766.2M)
[05/08 17:36:23     26s] % Begin Save AAE data ... (date=05/08 17:36:23, mem=766.2M)
[05/08 17:36:23     26s] Saving AAE Data ...
[05/08 17:36:23     26s] % End Save AAE data ... (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.2M, current mem=766.2M)
[05/08 17:36:23     26s] % Begin Save clock tree data ... (date=05/08 17:36:23, mem=766.2M)
[05/08 17:36:23     26s] % End Save clock tree data ... (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.2M, current mem=766.2M)
[05/08 17:36:23     26s] Saving preference file ./powerplan/processador_6_instrucoes.enc.dat.tmp/gui.pref.tcl ...
[05/08 17:36:23     26s] Saving mode setting ...
[05/08 17:36:23     26s] Saving global file ...
[05/08 17:36:23     26s] % Begin Save floorplan data ... (date=05/08 17:36:23, mem=766.2M)
[05/08 17:36:23     26s] Saving floorplan file ...
[05/08 17:36:23     26s] % End Save floorplan data ... (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.2M, current mem=766.2M)
[05/08 17:36:23     26s] Saving Drc markers ...
[05/08 17:36:23     26s] ... No Drc file written since there is no markers found.
[05/08 17:36:23     26s] % Begin Save placement data ... (date=05/08 17:36:23, mem=766.2M)
[05/08 17:36:23     26s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/08 17:36:23     26s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=861.8M) ***
[05/08 17:36:23     26s] % End Save placement data ... (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.2M, current mem=766.2M)
[05/08 17:36:23     26s] % Begin Save routing data ... (date=05/08 17:36:23, mem=766.2M)
[05/08 17:36:23     26s] Saving route file ...
[05/08 17:36:23     26s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=861.8M) ***
[05/08 17:36:23     26s] % End Save routing data ... (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.2M, current mem=766.2M)
[05/08 17:36:23     26s] Saving property file ./powerplan/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.prop
[05/08 17:36:23     26s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=861.8M) ***
[05/08 17:36:23     26s] % Begin Save power constraints data ... (date=05/08 17:36:23, mem=766.2M)
[05/08 17:36:23     26s] % End Save power constraints data ... (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.2M, current mem=766.2M)
[05/08 17:36:24     26s] Generated self-contained design processador_6_instrucoes.enc.dat.tmp
[05/08 17:36:24     26s] #% End save design ... (date=05/08 17:36:24, total cpu=0:00:00.3, real=0:00:01.0, peak res=766.2M, current mem=755.4M)
[05/08 17:36:24     26s] *** Message Summary: 0 warning(s), 0 error(s)
[05/08 17:36:24     26s] 
[05/08 17:36:28     26s] **WARN: (IMPSP-9528):	Command 'setPrerouteAsObs' is obsolete and will be removed in future release, use 'setPlaceMode -prerouteAsObs' to replace it.
[05/08 17:36:28     26s] <CMD> setPlaceMode -timingDriven -doCongOpt -modulePlan
[05/08 17:36:28     26s] **WARN: (IMPTCM-70):	Option "-timingDriven" for command setPlaceMode is obsolete and has been replaced by "-timingDriven true". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-timingDriven true".
[05/08 17:36:28     26s] **WARN: (IMPTCM-70):	Option "-doCongOpt" for command setPlaceMode is obsolete and has been replaced by "-doCongOpt true". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-doCongOpt true".
[05/08 17:36:28     26s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 17:36:28     26s] **WARN: (IMPSP-507):	Option '-doCongOpt' is ignored because option '-modulePlan' is true. The option '-doCongOpt' will be obsolete in 7.1.2 release. Please remove this option from your script.
[05/08 17:36:28     26s] <CMD> setPlaceMode -fp false
[05/08 17:36:28     26s] <CMD> placeDesign -prePlaceOpt
[05/08 17:36:28     26s] [check_scan_connected]: number of scan connected with missing definition = 496, number of scan = 672, number of sequential = 731, percentage of missing scan cell = 67.85% (496 / 731)
[05/08 17:36:28     26s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 67.85% flops. Placement and timing QoR can be severely impacted in this case!
[05/08 17:36:28     26s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/08 17:36:28     26s] 
[05/08 17:39:08     43s] <CMD> placeDesign
[05/08 17:39:08     43s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:39:08     43s] [check_scan_connected]: number of scan connected with missing definition = 496, number of scan = 672, number of sequential = 731, percentage of missing scan cell = 67.85% (496 / 731)
[05/08 17:39:08     43s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 67.85% flops. Placement and timing QoR can be severely impacted in this case!
[05/08 17:39:08     43s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/08 17:39:08     43s] 
[05/08 17:39:14     44s] <CMD> scanReorder
[05/08 17:39:14     44s] **ERROR: Design must be placed before running "scanReorder"
[05/08 17:39:14     44s] Design must be placed before running "scanReorder"
[05/08 17:40:04     49s] <CMD> setScanReorderMode -skipNone
[05/08 17:40:04     49s] **WARN: (IMPTCM-70):	Option "-skipNone" for command setScanReorderMode is obsolete and has been replaced by "-skipMode skipNone". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skipMode skipNone".
[05/08 17:40:17     51s] <CMD> setScanReorderMode -skipMode skipNone
[05/08 17:40:24     51s] **WARN: (IMPSP-9528):	Command 'setPrerouteAsObs' is obsolete and will be removed in future release, use 'setPlaceMode -prerouteAsObs' to replace it.
[05/08 17:40:24     51s] <CMD> setPlaceMode -timingDriven -doCongOpt -modulePlan
[05/08 17:40:24     51s] **WARN: (IMPTCM-70):	Option "-timingDriven" for command setPlaceMode is obsolete and has been replaced by "-timingDriven true". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-timingDriven true".
[05/08 17:40:24     51s] **WARN: (IMPTCM-70):	Option "-doCongOpt" for command setPlaceMode is obsolete and has been replaced by "-doCongOpt true". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-doCongOpt true".
[05/08 17:40:24     51s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 17:40:24     51s] **WARN: (IMPSP-507):	Option '-doCongOpt' is ignored because option '-modulePlan' is true. The option '-doCongOpt' will be obsolete in 7.1.2 release. Please remove this option from your script.
[05/08 17:40:24     51s] <CMD> setPlaceMode -fp false
[05/08 17:40:24     51s] <CMD> placeDesign -prePlaceOpt
[05/08 17:40:24     51s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:40:24     51s] [check_scan_connected]: number of scan connected with missing definition = 496, number of scan = 672, number of sequential = 731, percentage of missing scan cell = 67.85% (496 / 731)
[05/08 17:40:24     51s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 67.85% flops. Placement and timing QoR can be severely impacted in this case!
[05/08 17:40:24     51s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/08 17:40:24     51s] 
[05/08 17:42:34     65s] <CMD> setScanReorderMode -skipMode skipBuffer
[05/08 17:42:37     66s] **WARN: (IMPSP-9528):	Command 'setPrerouteAsObs' is obsolete and will be removed in future release, use 'setPlaceMode -prerouteAsObs' to replace it.
[05/08 17:42:37     66s] <CMD> setPlaceMode -timingDriven -doCongOpt -modulePlan
[05/08 17:42:37     66s] **WARN: (IMPTCM-70):	Option "-timingDriven" for command setPlaceMode is obsolete and has been replaced by "-timingDriven true". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-timingDriven true".
[05/08 17:42:37     66s] **WARN: (IMPTCM-70):	Option "-doCongOpt" for command setPlaceMode is obsolete and has been replaced by "-doCongOpt true". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-doCongOpt true".
[05/08 17:42:37     66s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 17:42:37     66s] **WARN: (IMPSP-507):	Option '-doCongOpt' is ignored because option '-modulePlan' is true. The option '-doCongOpt' will be obsolete in 7.1.2 release. Please remove this option from your script.
[05/08 17:42:37     66s] <CMD> setPlaceMode -fp false
[05/08 17:42:37     66s] <CMD> placeDesign -prePlaceOpt
[05/08 17:42:37     66s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:42:37     66s] [check_scan_connected]: number of scan connected with missing definition = 496, number of scan = 672, number of sequential = 731, percentage of missing scan cell = 67.85% (496 / 731)
[05/08 17:42:37     66s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 67.85% flops. Placement and timing QoR can be severely impacted in this case!
[05/08 17:42:37     66s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/08 17:42:37     66s] 
[05/08 17:44:09     76s] <CMD> setPlaceMode -place_global_ignore_scan false
[05/08 17:44:13     76s] **WARN: (IMPSP-9528):	Command 'setPrerouteAsObs' is obsolete and will be removed in future release, use 'setPlaceMode -prerouteAsObs' to replace it.
[05/08 17:44:13     76s] <CMD> setPlaceMode -timingDriven -doCongOpt -modulePlan
[05/08 17:44:13     76s] **WARN: (IMPTCM-70):	Option "-timingDriven" for command setPlaceMode is obsolete and has been replaced by "-timingDriven true". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-timingDriven true".
[05/08 17:44:13     76s] **WARN: (IMPTCM-70):	Option "-doCongOpt" for command setPlaceMode is obsolete and has been replaced by "-doCongOpt true". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-doCongOpt true".
[05/08 17:44:13     76s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 17:44:13     76s] **WARN: (IMPSP-507):	Option '-doCongOpt' is ignored because option '-modulePlan' is true. The option '-doCongOpt' will be obsolete in 7.1.2 release. Please remove this option from your script.
[05/08 17:44:13     76s] <CMD> setPlaceMode -fp false
[05/08 17:44:13     76s] <CMD> placeDesign -prePlaceOpt
[05/08 17:44:13     76s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:44:13     76s] [check_scan_connected]: number of scan connected with missing definition = 496, number of scan = 672, number of sequential = 731, percentage of missing scan cell = 67.85% (496 / 731)
[05/08 17:44:13     76s] **ERROR: (IMPSP-9100):	Scan chains exist in this design but -place_global_ignore_scan is set to false. Placement and timing QoR can be severely impacted in this case!
[05/08 17:44:13     76s] It is highly recommend to keep -place_global_ignore_scan option as its default value 'true' with scan chains definition.
[05/08 17:44:13     76s] *** Starting placeDesign default flow ***
[05/08 17:44:13     76s] *** Start deleteBufferTree ***
[05/08 17:44:13     76s] Info: Detect buffers to remove automatically.
[05/08 17:44:13     76s] Analyzing netlist ...
[05/08 17:44:13     76s] Updating netlist
[05/08 17:44:13     76s] AAE DB initialization (MEM=898.254 CPU=0:00:00.1 REAL=0:00:00.0) 
[05/08 17:44:13     76s] siFlow : Timing analysis mode is single, using late cdB files
[05/08 17:44:13     76s] Start AAE Lib Loading. (MEM=898.254)
[05/08 17:44:13     76s] End AAE Lib Loading. (MEM=1099.54 CPU=0:00:00.0 Real=0:00:00.0)
[05/08 17:44:13     76s] 
[05/08 17:44:13     76s] *summary: 32 instances (buffers/inverters) removed
[05/08 17:44:13     76s] *** Finish deleteBufferTree (0:00:00.3) ***
[05/08 17:44:13     76s] **INFO: Enable pre-place timing setting for timing analysis
[05/08 17:44:13     76s] Set Using Default Delay Limit as 101.
[05/08 17:44:13     76s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/08 17:44:13     76s] Set Default Net Delay as 0 ps.
[05/08 17:44:13     76s] Set Default Net Load as 0 pF. 
[05/08 17:44:13     76s] **INFO: Analyzing IO path groups for slack adjustment
[05/08 17:44:13     76s] Effort level <high> specified for reg2reg_tmp.19418 path_group
[05/08 17:44:13     76s] #################################################################################
[05/08 17:44:13     76s] # Design Stage: PreRoute
[05/08 17:44:13     76s] # Design Name: processador_6_instrucoes
[05/08 17:44:13     76s] # Design Mode: 90nm
[05/08 17:44:13     76s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:44:13     76s] # Parasitics Mode: No SPEF/RCDB
[05/08 17:44:13     76s] # Signoff Settings: SI Off 
[05/08 17:44:13     76s] #################################################################################
[05/08 17:44:13     76s] Calculate delays in Single mode...
[05/08 17:44:13     76s] Topological Sorting (REAL = 0:00:00.0, MEM = 1102.6M, InitMEM = 1102.6M)
[05/08 17:44:14     77s] End AAE Lib Interpolated Model. (MEM=1118.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:44:14     77s] First Iteration Infinite Tw... 
[05/08 17:44:14     77s] Total number of fetched objects 1810
[05/08 17:44:14     77s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:44:14     77s] End delay calculation. (MEM=1154.86 CPU=0:00:00.2 REAL=0:00:00.0)
[05/08 17:44:14     77s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1059.5M) ***
[05/08 17:44:14     77s] **INFO: Disable pre-place timing setting for timing analysis
[05/08 17:44:14     77s] Set Using Default Delay Limit as 1000.
[05/08 17:44:14     77s] Set Default Net Delay as 1000 ps.
[05/08 17:44:14     77s] Set Default Net Load as 0.5 pF. 
[05/08 17:44:14     77s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/08 17:44:15     77s] Deleted 0 physical inst  (cell - / prefix -).
[05/08 17:44:16     77s] *** Starting "NanoPlace(TM) placement v#1 (mem=1045.4M)" ...
[05/08 17:44:16     77s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 17:44:16     77s] Summary for sequential cells identification: 
[05/08 17:44:16     77s]   Identified SBFF number: 126
[05/08 17:44:16     77s]   Identified MBFF number: 0
[05/08 17:44:16     77s]   Identified SB Latch number: 0
[05/08 17:44:16     77s]   Identified MB Latch number: 0
[05/08 17:44:16     77s]   Not identified SBFF number: 0
[05/08 17:44:16     77s]   Not identified MBFF number: 0
[05/08 17:44:16     77s]   Not identified SB Latch number: 0
[05/08 17:44:16     77s]   Not identified MB Latch number: 0
[05/08 17:44:16     77s]   Number of sequential cells which are not FFs: 34
[05/08 17:44:16     77s] Creating Cell Server, finished. 
[05/08 17:44:16     77s] 
[05/08 17:44:16     77s] total jobs 6044
[05/08 17:44:16     77s] multi thread init TemplateIndex for each ta. thread num 1
[05/08 17:44:16     77s] Wait...
[05/08 17:44:17     78s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:00.7 mem=1055.4M) ***
[05/08 17:44:17     78s] *** Build Virtual Sizing Timing Model
[05/08 17:44:17     78s] (cpu=0:00:01.0 mem=1055.4M) ***
[05/08 17:44:17     78s] No user setting net weight.
[05/08 17:44:17     78s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[05/08 17:44:17     78s] #std cell=1763 (0 fixed + 1763 movable) #block=0 (0 floating + 0 preplaced)
[05/08 17:44:17     78s] #ioInst=0 #net=1810 #term=8134 #term/net=4.49, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=35
[05/08 17:44:17     78s] stdCell: 1763 single + 0 double + 0 multi
[05/08 17:44:17     78s] Total standard cell length = 13.3650 (mm), area = 0.0524 (mm^2)
[05/08 17:44:17     78s] Core basic site is core7T
[05/08 17:44:17     78s] Estimated cell power/ground rail width = 0.551 um
[05/08 17:44:17     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:44:17     78s] Apply auto density screen in pre-place stage.
[05/08 17:44:17     78s] Auto density screen increases utilization from 0.816 to 0.816
[05/08 17:44:17     78s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1055.4M
[05/08 17:44:17     78s] Average module density = 0.816.
[05/08 17:44:17     78s] Density for the design = 0.816.
[05/08 17:44:17     78s]        = stdcell_area 23866 sites (52391 um^2) / alloc_area 29256 sites (64223 um^2).
[05/08 17:44:17     78s] Pin Density = 0.2712.
[05/08 17:44:17     78s]             = total # of pins 8134 / total area 29992.
[05/08 17:44:17     78s] Initial padding reaches pin density 0.600 for top
[05/08 17:44:17     78s] Initial padding increases density from 0.816 to 0.883 for top
[05/08 17:44:17     78s] === lastAutoLevel = 8 
[05/08 17:44:17     78s] [adp] 0:1:0:1
[05/08 17:44:19     79s] Clock gating cells determined by native netlist tracing.
[05/08 17:44:19     79s] Effort level <high> specified for reg2reg path_group
[05/08 17:44:20     79s] Iteration  1: Total net bbox = 1.912e-09 (1.42e-09 4.89e-10)
[05/08 17:44:20     79s]               Est.  stn bbox = 2.045e-09 (1.52e-09 5.26e-10)
[05/08 17:44:20     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1083.5M
[05/08 17:44:20     79s] Iteration  2: Total net bbox = 1.912e-09 (1.42e-09 4.89e-10)
[05/08 17:44:20     79s]               Est.  stn bbox = 2.045e-09 (1.52e-09 5.26e-10)
[05/08 17:44:20     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1083.5M
[05/08 17:44:20     79s] exp_mt_sequential is set from setPlaceMode option to 1
[05/08 17:44:20     79s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/08 17:44:20     79s] place_exp_mt_interval set to default 32
[05/08 17:44:20     79s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/08 17:44:20     79s] Iteration  3: Total net bbox = 1.957e+01 (1.03e+01 9.30e+00)
[05/08 17:44:20     79s]               Est.  stn bbox = 2.641e+01 (1.39e+01 1.25e+01)
[05/08 17:44:20     79s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1100.5M
[05/08 17:44:20     79s] Total number of setup views is 1.
[05/08 17:44:20     79s] Total number of active setup views is 1.
[05/08 17:44:20     79s] Active setup views:
[05/08 17:44:20     79s]     typical
[05/08 17:44:20     79s] Iteration  4: Total net bbox = 1.447e+04 (1.45e+04 2.58e-01)
[05/08 17:44:20     79s]               Est.  stn bbox = 1.967e+04 (1.97e+04 3.02e-01)
[05/08 17:44:20     79s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1100.5M
[05/08 17:44:21     80s] Iteration  5: Total net bbox = 3.059e+04 (1.73e+04 1.33e+04)
[05/08 17:44:21     80s]               Est.  stn bbox = 4.381e+04 (2.39e+04 1.99e+04)
[05/08 17:44:21     80s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1100.5M
[05/08 17:44:23     82s] Iteration  6: Total net bbox = 4.389e+04 (2.47e+04 1.92e+04)
[05/08 17:44:23     82s]               Est.  stn bbox = 6.457e+04 (3.54e+04 2.92e+04)
[05/08 17:44:23     82s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1100.5M
[05/08 17:44:23     82s] Starting Early Global Route rough congestion estimation: mem = 1100.5M
[05/08 17:44:23     82s] (I)       Reading DB...
[05/08 17:44:23     82s] (I)       congestionReportName   : 
[05/08 17:44:23     82s] (I)       layerRangeFor2DCongestion : 
[05/08 17:44:23     82s] (I)       buildTerm2TermWires    : 1
[05/08 17:44:23     82s] (I)       doTrackAssignment      : 1
[05/08 17:44:23     82s] (I)       dumpBookshelfFiles     : 0
[05/08 17:44:23     82s] (I)       numThreads             : 1
[05/08 17:44:23     82s] (I)       bufferingAwareRouting  : false
[05/08 17:44:23     82s] [NR-eGR] honorMsvRouteConstraint: false
[05/08 17:44:23     82s] (I)       honorPin               : false
[05/08 17:44:23     82s] (I)       honorPinGuide          : true
[05/08 17:44:23     82s] (I)       honorPartition         : false
[05/08 17:44:23     82s] (I)       allowPartitionCrossover: false
[05/08 17:44:23     82s] (I)       honorSingleEntry       : true
[05/08 17:44:23     82s] (I)       honorSingleEntryStrong : true
[05/08 17:44:23     82s] (I)       handleViaSpacingRule   : false
[05/08 17:44:23     82s] (I)       handleEolSpacingRule   : false
[05/08 17:44:23     82s] (I)       PDConstraint           : none
[05/08 17:44:23     82s] (I)       expBetterNDRHandling   : false
[05/08 17:44:23     82s] [NR-eGR] honorClockSpecNDR      : 0
[05/08 17:44:23     82s] (I)       routingEffortLevel     : 3
[05/08 17:44:23     82s] (I)       effortLevel            : standard
[05/08 17:44:23     82s] [NR-eGR] minRouteLayer          : 2
[05/08 17:44:23     82s] [NR-eGR] maxRouteLayer          : 127
[05/08 17:44:23     82s] (I)       relaxedTopLayerCeiling : 127
[05/08 17:44:23     82s] (I)       relaxedBottomLayerFloor: 2
[05/08 17:44:23     82s] (I)       numRowsPerGCell        : 5
[05/08 17:44:23     82s] (I)       speedUpLargeDesign     : 0
[05/08 17:44:23     82s] (I)       multiThreadingTA       : 1
[05/08 17:44:23     82s] (I)       blkAwareLayerSwitching : 1
[05/08 17:44:23     82s] (I)       optimizationMode       : false
[05/08 17:44:23     82s] (I)       routeSecondPG          : false
[05/08 17:44:23     82s] (I)       scenicRatioForLayerRelax: 0.00
[05/08 17:44:23     82s] (I)       detourLimitForLayerRelax: 0.00
[05/08 17:44:23     82s] (I)       punchThroughDistance   : 500.00
[05/08 17:44:23     82s] (I)       scenicBound            : 1.15
[05/08 17:44:23     82s] (I)       maxScenicToAvoidBlk    : 100.00
[05/08 17:44:23     82s] (I)       source-to-sink ratio   : 0.00
[05/08 17:44:23     82s] (I)       targetCongestionRatioH : 1.00
[05/08 17:44:23     82s] (I)       targetCongestionRatioV : 1.00
[05/08 17:44:23     82s] (I)       layerCongestionRatio   : 0.70
[05/08 17:44:23     82s] (I)       m1CongestionRatio      : 0.10
[05/08 17:44:23     82s] (I)       m2m3CongestionRatio    : 0.70
[05/08 17:44:23     82s] (I)       localRouteEffort       : 1.00
[05/08 17:44:23     82s] (I)       numSitesBlockedByOneVia: 8.00
[05/08 17:44:23     82s] (I)       supplyScaleFactorH     : 1.00
[05/08 17:44:23     82s] (I)       supplyScaleFactorV     : 1.00
[05/08 17:44:23     82s] (I)       highlight3DOverflowFactor: 0.00
[05/08 17:44:23     82s] (I)       doubleCutViaModelingRatio: 0.00
[05/08 17:44:23     82s] (I)       routeVias              : 
[05/08 17:44:23     82s] (I)       readTROption           : true
[05/08 17:44:23     82s] (I)       extraSpacingFactor     : 1.00
[05/08 17:44:23     82s] [NR-eGR] numTracksPerClockWire  : 0
[05/08 17:44:23     82s] (I)       routeSelectedNetsOnly  : false
[05/08 17:44:23     82s] (I)       clkNetUseMaxDemand     : false
[05/08 17:44:23     82s] (I)       extraDemandForClocks   : 0
[05/08 17:44:23     82s] (I)       steinerRemoveLayers    : false
[05/08 17:44:23     82s] (I)       demoteLayerScenicScale : 1.00
[05/08 17:44:23     82s] (I)       nonpreferLayerCostScale : 100.00
[05/08 17:44:23     82s] (I)       similarTopologyRoutingFast : false
[05/08 17:44:23     82s] (I)       spanningTreeRefinement : false
[05/08 17:44:23     82s] (I)       spanningTreeRefinementAlpha : 0.50
[05/08 17:44:23     82s] (I)       before initializing RouteDB syMemory usage = 1102.5 MB
[05/08 17:44:23     82s] (I)       starting read tracks
[05/08 17:44:23     82s] (I)       build grid graph
[05/08 17:44:23     82s] (I)       build grid graph start
[05/08 17:44:23     82s] [NR-eGR] Layer1 has no routable track
[05/08 17:44:23     82s] [NR-eGR] Layer2 has single uniform track structure
[05/08 17:44:23     82s] [NR-eGR] Layer3 has single uniform track structure
[05/08 17:44:23     82s] [NR-eGR] Layer4 has single uniform track structure
[05/08 17:44:23     82s] [NR-eGR] Layer5 has single uniform track structure
[05/08 17:44:23     82s] [NR-eGR] Layer6 has single uniform track structure
[05/08 17:44:23     82s] (I)       build grid graph end
[05/08 17:44:23     82s] (I)       numViaLayers=6
[05/08 17:44:23     82s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:44:23     82s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:44:23     82s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:44:23     82s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:44:23     82s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:44:23     82s] (I)       end build via table
[05/08 17:44:23     82s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[05/08 17:44:23     82s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/08 17:44:23     82s] (I)       readDataFromPlaceDB
[05/08 17:44:23     82s] (I)       Read net information..
[05/08 17:44:23     82s] [NR-eGR] Read numTotalNets=1794  numIgnoredNets=0
[05/08 17:44:23     82s] (I)       Read testcase time = 0.010 seconds
[05/08 17:44:23     82s] 
[05/08 17:44:23     82s] (I)       read default dcut vias
[05/08 17:44:23     82s] (I)       Reading via VIA12_HV for layer: 0 
[05/08 17:44:23     82s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:44:23     82s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:44:23     82s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:44:23     82s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:44:23     82s] (I)       build grid graph start
[05/08 17:44:23     82s] (I)       build grid graph end
[05/08 17:44:23     82s] (I)       Model blockage into capacity
[05/08 17:44:23     82s] (I)       Read numBlocks=159  numPreroutedWires=0  numCapScreens=0
[05/08 17:44:23     82s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/08 17:44:23     82s] (I)       blocked area on Layer2 : 20762265600  (6.72%)
[05/08 17:44:23     82s] (I)       blocked area on Layer3 : 0  (0.00%)
[05/08 17:44:23     82s] (I)       blocked area on Layer4 : 0  (0.00%)
[05/08 17:44:23     82s] (I)       blocked area on Layer5 : 0  (0.00%)
[05/08 17:44:23     82s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/08 17:44:23     82s] (I)       Modeling time = 0.000 seconds
[05/08 17:44:23     82s] 
[05/08 17:44:23     82s] (I)       Number of ignored nets = 0
[05/08 17:44:23     82s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 17:44:23     82s] (I)       Number of clock nets = 1.  Ignored: No
[05/08 17:44:23     82s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 17:44:23     82s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 17:44:23     82s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 17:44:23     82s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 17:44:23     82s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 17:44:23     82s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 17:44:23     82s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:44:23     82s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 17:44:23     82s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1102.5 MB
[05/08 17:44:24     82s] (I)       Ndr track 0 does not exist
[05/08 17:44:24     82s] (I)       Layer1  viaCost=300.00
[05/08 17:44:24     82s] (I)       Layer2  viaCost=100.00
[05/08 17:44:24     82s] (I)       Layer3  viaCost=100.00
[05/08 17:44:24     82s] (I)       Layer4  viaCost=100.00
[05/08 17:44:24     82s] (I)       Layer5  viaCost=200.00
[05/08 17:44:24     82s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:44:24     82s] (I)       routing area        :  (0, 0) - (770560, 400960)
[05/08 17:44:24     82s] (I)       core area           :  (20160, 20160) - (750400, 380800)
[05/08 17:44:24     82s] (I)       Site Width          :  1120  (dbu)
[05/08 17:44:24     82s] (I)       Row Height          :  7840  (dbu)
[05/08 17:44:24     82s] (I)       GCell Width         : 39200  (dbu)
[05/08 17:44:24     82s] (I)       GCell Height        : 39200  (dbu)
[05/08 17:44:24     82s] (I)       grid                :    20    11     6
[05/08 17:44:24     82s] (I)       vertical capacity   :     0 39200     0 39200     0 39200
[05/08 17:44:24     82s] (I)       horizontal capacity :     0     0 39200     0 39200     0
[05/08 17:44:24     82s] (I)       Default wire width  :   460   560   560   560   560   880
[05/08 17:44:24     82s] (I)       Default wire space  :   460   560   560   560   560   920
[05/08 17:44:24     82s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[05/08 17:44:24     82s] (I)       First Track Coord   :     0   560   560   560   560  2800
[05/08 17:44:24     82s] (I)       Num tracks per GCell: 42.61 35.00 35.00 35.00 35.00 17.50
[05/08 17:44:24     82s] (I)       Total num of tracks :     0   688   358   688   358   343
[05/08 17:44:24     82s] (I)       Num of masks        :     1     1     1     1     1     1
[05/08 17:44:24     82s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/08 17:44:24     82s] (I)       --------------------------------------------------------
[05/08 17:44:24     82s] 
[05/08 17:44:24     82s] [NR-eGR] ============ Routing rule table ============
[05/08 17:44:24     82s] [NR-eGR] Rule id 0. Nets 1794 
[05/08 17:44:24     82s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/08 17:44:24     82s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[05/08 17:44:24     82s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:44:24     82s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:44:24     82s] [NR-eGR] ========================================
[05/08 17:44:24     82s] [NR-eGR] 
[05/08 17:44:24     82s] (I)       After initializing earlyGlobalRoute syMemory usage = 1102.5 MB
[05/08 17:44:24     82s] (I)       Loading and dumping file time : 0.03 seconds
[05/08 17:44:24     82s] (I)       ============= Initialization =============
[05/08 17:44:24     82s] (I)       numLocalWires=7423  numGlobalNetBranches=2445  numLocalNetBranches=1282
[05/08 17:44:25     82s] (I)       totalPins=8083  totalGlobalPin=3562 (44.07%)
[05/08 17:44:25     82s] (I)       total 2D Cap : 32803 = (14320 H, 18483 V)
[05/08 17:44:25     82s] (I)       ============  Phase 1a Route ============
[05/08 17:44:25     82s] (I)       Phase 1a runs 0.00 seconds
[05/08 17:44:25     82s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/08 17:44:25     82s] (I)       Usage: 3715 = (2322 H, 1393 V) = (16.22% H, 7.54% V) = (4.551e+04um H, 2.730e+04um V)
[05/08 17:44:25     82s] (I)       
[05/08 17:44:25     82s] (I)       ============  Phase 1b Route ============
[05/08 17:44:25     82s] (I)       Usage: 3715 = (2322 H, 1393 V) = (16.22% H, 7.54% V) = (4.551e+04um H, 2.730e+04um V)
[05/08 17:44:25     82s] (I)       
[05/08 17:44:25     82s] (I)       earlyGlobalRoute overflow: 1.93% H + 1.65% V
[05/08 17:44:25     82s] 
[05/08 17:44:25     82s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.90% H + 0.45% V
[05/08 17:44:25     82s] Finished Early Global Route rough congestion estimation: mem = 1102.5M
[05/08 17:44:25     82s] earlyGlobalRoute rough estimation gcell size 5 row height
[05/08 17:44:25     82s] Congestion driven padding in post-place stage.
[05/08 17:44:25     82s] Congestion driven padding increases utilization from 0.883 to 0.884
[05/08 17:44:25     82s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1102.5M
[05/08 17:44:25     82s] Global placement CDP skipped at cutLevel 7.
[05/08 17:44:25     82s] Iteration  7: Total net bbox = 6.454e+04 (3.86e+04 2.60e+04)
[05/08 17:44:25     82s]               Est.  stn bbox = 8.752e+04 (5.07e+04 3.69e+04)
[05/08 17:44:25     82s]               cpu = 0:00:00.1 real = 0:00:02.0 mem = 1102.5M
[05/08 17:44:25     82s] nrCritNet: 0.00% ( 0 / 1810 ) cutoffSlk: 214748364.7ps stdDelay: 31.5ps
[05/08 17:44:26     83s] nrCritNet: 0.00% ( 0 / 1810 ) cutoffSlk: 214748364.7ps stdDelay: 31.5ps
[05/08 17:44:26     83s] Iteration  8: Total net bbox = 6.454e+04 (3.86e+04 2.60e+04)
[05/08 17:44:26     83s]               Est.  stn bbox = 8.752e+04 (5.07e+04 3.69e+04)
[05/08 17:44:26     83s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1102.5M
[05/08 17:44:30     87s] Iteration  9: Total net bbox = 5.594e+04 (2.93e+04 2.66e+04)
[05/08 17:44:30     87s]               Est.  stn bbox = 7.754e+04 (4.03e+04 3.73e+04)
[05/08 17:44:30     87s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 1102.5M
[05/08 17:44:30     87s] Iteration 10: Total net bbox = 5.520e+04 (2.88e+04 2.64e+04)
[05/08 17:44:30     87s]               Est.  stn bbox = 7.668e+04 (3.96e+04 3.70e+04)
[05/08 17:44:30     87s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1102.5M
[05/08 17:44:30     87s] Iteration 11: Total net bbox = 7.416e+04 (4.13e+04 3.28e+04)
[05/08 17:44:30     87s]               Est.  stn bbox = 9.804e+04 (5.36e+04 4.44e+04)
[05/08 17:44:30     87s]               cpu = 0:00:04.1 real = 0:00:04.0 mem = 1102.5M
[05/08 17:44:30     87s] Iteration 12: Total net bbox = 7.416e+04 (4.13e+04 3.28e+04)
[05/08 17:44:30     87s]               Est.  stn bbox = 9.804e+04 (5.36e+04 4.44e+04)
[05/08 17:44:30     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1102.5M
[05/08 17:44:30     87s] *** cost = 7.416e+04 (4.13e+04 3.28e+04) (cpu for global=0:00:08.0) real=0:00:11.0***
[05/08 17:44:30     87s] Info: 0 clock gating cells identified, 0 (on average) moved
[05/08 17:44:30     87s] Solver runtime cpu: 0:00:07.0 real: 0:00:06.9
[05/08 17:44:30     87s] Core Placement runtime cpu: 0:00:07.1 real: 0:00:08.0
[05/08 17:44:30     87s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/08 17:44:30     87s] Type 'man IMPSP-9025' for more detail.
[05/08 17:44:30     87s] #spOpts: mergeVia=F 
[05/08 17:44:30     87s] Core basic site is core7T
[05/08 17:44:30     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:44:30     87s] *** Starting refinePlace (0:01:27 mem=1102.5M) ***
[05/08 17:44:30     87s] Total net bbox length = 7.416e+04 (4.133e+04 3.283e+04) (ext = 1.346e+04)
[05/08 17:44:30     87s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 17:44:30     87s] Starting refinePlace ...
[05/08 17:44:30     87s] default core: bins with density >  0.75 =   86 % ( 43 / 50 )
[05/08 17:44:30     87s] Density distribution unevenness ratio = 1.953%
[05/08 17:44:30     87s]   Spread Effort: high, standalone mode, useDDP on.
[05/08 17:44:30     87s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1102.5MB) @(0:01:27 - 0:01:27).
[05/08 17:44:30     87s] Move report: preRPlace moves 1763 insts, mean move: 1.45 um, max move: 8.21 um
[05/08 17:44:30     87s] 	Max move on inst (memoria_D_memory_reg[19][12]): (265.15, 10.54) --> (264.32, 17.92)
[05/08 17:44:30     87s] 	Length: 24 sites, height: 1 rows, site name: core7T, cell type: SDFQD0BWP7T
[05/08 17:44:30     87s] wireLenOptFixPriorityInst 0 inst fixed
[05/08 17:44:30     87s] Placement tweakage begins.
[05/08 17:44:30     87s] wire length = 9.255e+04
[05/08 17:44:31     87s] wire length = 9.028e+04
[05/08 17:44:31     87s] Placement tweakage ends.
[05/08 17:44:31     87s] Move report: tweak moves 457 insts, mean move: 9.18 um, max move: 36.40 um
[05/08 17:44:31     87s] 	Max move on inst (my_bloco_operacional_RF_RF_reg[1][8]): (77.84, 61.04) --> (86.80, 88.48)
[05/08 17:44:31     87s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:01.0, mem=1102.5MB) @(0:01:27 - 0:01:28).
[05/08 17:44:31     87s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 17:44:31     87s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1102.5MB) @(0:01:28 - 0:01:28).
[05/08 17:44:31     87s] Move report: Detail placement moves 1763 insts, mean move: 3.42 um, max move: 37.38 um
[05/08 17:44:31     87s] 	Max move on inst (my_bloco_operacional_RF_RF_reg[9][15]): (46.01, 128.58) --> (36.96, 100.24)
[05/08 17:44:31     87s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1102.5MB
[05/08 17:44:31     87s] Statistics of distance of Instance movement in refine placement:
[05/08 17:44:31     87s]   maximum (X+Y) =        37.38 um
[05/08 17:44:31     87s]   inst (my_bloco_operacional_RF_RF_reg[9][15]) with max move: (46.0065, 128.578) -> (36.96, 100.24)
[05/08 17:44:31     87s]   mean    (X+Y) =         3.42 um
[05/08 17:44:31     87s] Total instances flipped for WireLenOpt: 140
[05/08 17:44:31     87s] Summary Report:
[05/08 17:44:31     87s] Instances move: 1763 (out of 1763 movable)
[05/08 17:44:31     87s] Instances flipped: 0
[05/08 17:44:31     87s] Mean displacement: 3.42 um
[05/08 17:44:31     87s] Max displacement: 37.38 um (Instance: my_bloco_operacional_RF_RF_reg[9][15]) (46.0065, 128.578) -> (36.96, 100.24)
[05/08 17:44:31     87s] 	Length: 24 sites, height: 1 rows, site name: core7T, cell type: SDFQD0BWP7T
[05/08 17:44:31     87s] Total instances moved : 1763
[05/08 17:44:31     87s] Total net bbox length = 7.286e+04 (3.996e+04 3.290e+04) (ext = 1.338e+04)
[05/08 17:44:31     87s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1102.5MB
[05/08 17:44:31     87s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1102.5MB) @(0:01:27 - 0:01:28).
[05/08 17:44:31     87s] *** Finished refinePlace (0:01:28 mem=1102.5M) ***
[05/08 17:44:31     87s] *** End of Placement (cpu=0:00:09.9, real=0:00:15.0, mem=1102.5M) ***
[05/08 17:44:31     87s] #spOpts: mergeVia=F 
[05/08 17:44:31     87s] Core basic site is core7T
[05/08 17:44:31     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:44:31     87s] default core: bins with density >  0.75 =   84 % ( 42 / 50 )
[05/08 17:44:31     87s] Density distribution unevenness ratio = 2.205%
[05/08 17:44:31     87s] *** Free Virtual Timing Model ...(mem=1102.5M)
[05/08 17:44:31     87s] Starting congestion repair ...
[05/08 17:44:31     87s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[05/08 17:44:32     87s] Starting Early Global Route congestion estimation: mem = 1088.4M
[05/08 17:44:32     87s] (I)       Reading DB...
[05/08 17:44:32     87s] (I)       congestionReportName   : 
[05/08 17:44:32     87s] (I)       layerRangeFor2DCongestion : 
[05/08 17:44:32     87s] (I)       buildTerm2TermWires    : 1
[05/08 17:44:32     87s] (I)       doTrackAssignment      : 1
[05/08 17:44:32     87s] (I)       dumpBookshelfFiles     : 0
[05/08 17:44:32     87s] (I)       numThreads             : 1
[05/08 17:44:32     87s] (I)       bufferingAwareRouting  : false
[05/08 17:44:32     87s] [NR-eGR] honorMsvRouteConstraint: false
[05/08 17:44:32     87s] (I)       honorPin               : false
[05/08 17:44:32     87s] (I)       honorPinGuide          : true
[05/08 17:44:32     87s] (I)       honorPartition         : false
[05/08 17:44:32     87s] (I)       allowPartitionCrossover: false
[05/08 17:44:32     87s] (I)       honorSingleEntry       : true
[05/08 17:44:32     87s] (I)       honorSingleEntryStrong : true
[05/08 17:44:32     87s] (I)       handleViaSpacingRule   : false
[05/08 17:44:32     87s] (I)       handleEolSpacingRule   : false
[05/08 17:44:32     87s] (I)       PDConstraint           : none
[05/08 17:44:32     87s] (I)       expBetterNDRHandling   : false
[05/08 17:44:32     87s] [NR-eGR] honorClockSpecNDR      : 0
[05/08 17:44:32     87s] (I)       routingEffortLevel     : 3
[05/08 17:44:32     87s] (I)       effortLevel            : standard
[05/08 17:44:32     87s] [NR-eGR] minRouteLayer          : 2
[05/08 17:44:32     87s] [NR-eGR] maxRouteLayer          : 127
[05/08 17:44:32     87s] (I)       relaxedTopLayerCeiling : 127
[05/08 17:44:32     87s] (I)       relaxedBottomLayerFloor: 2
[05/08 17:44:32     87s] (I)       numRowsPerGCell        : 1
[05/08 17:44:32     87s] (I)       speedUpLargeDesign     : 0
[05/08 17:44:32     87s] (I)       multiThreadingTA       : 1
[05/08 17:44:32     87s] (I)       blkAwareLayerSwitching : 1
[05/08 17:44:32     87s] (I)       optimizationMode       : false
[05/08 17:44:32     87s] (I)       routeSecondPG          : false
[05/08 17:44:32     87s] (I)       scenicRatioForLayerRelax: 0.00
[05/08 17:44:32     87s] (I)       detourLimitForLayerRelax: 0.00
[05/08 17:44:32     87s] (I)       punchThroughDistance   : 500.00
[05/08 17:44:32     87s] (I)       scenicBound            : 1.15
[05/08 17:44:32     87s] (I)       maxScenicToAvoidBlk    : 100.00
[05/08 17:44:32     87s] (I)       source-to-sink ratio   : 0.00
[05/08 17:44:32     87s] (I)       targetCongestionRatioH : 1.00
[05/08 17:44:32     87s] (I)       targetCongestionRatioV : 1.00
[05/08 17:44:32     87s] (I)       layerCongestionRatio   : 0.70
[05/08 17:44:32     87s] (I)       m1CongestionRatio      : 0.10
[05/08 17:44:32     87s] (I)       m2m3CongestionRatio    : 0.70
[05/08 17:44:32     87s] (I)       localRouteEffort       : 1.00
[05/08 17:44:32     87s] (I)       numSitesBlockedByOneVia: 8.00
[05/08 17:44:32     87s] (I)       supplyScaleFactorH     : 1.00
[05/08 17:44:32     87s] (I)       supplyScaleFactorV     : 1.00
[05/08 17:44:32     87s] (I)       highlight3DOverflowFactor: 0.00
[05/08 17:44:32     87s] (I)       doubleCutViaModelingRatio: 0.00
[05/08 17:44:32     87s] (I)       routeVias              : 
[05/08 17:44:32     87s] (I)       readTROption           : true
[05/08 17:44:32     87s] (I)       extraSpacingFactor     : 1.00
[05/08 17:44:32     87s] [NR-eGR] numTracksPerClockWire  : 0
[05/08 17:44:32     87s] (I)       routeSelectedNetsOnly  : false
[05/08 17:44:32     87s] (I)       clkNetUseMaxDemand     : false
[05/08 17:44:32     87s] (I)       extraDemandForClocks   : 0
[05/08 17:44:32     87s] (I)       steinerRemoveLayers    : false
[05/08 17:44:32     87s] (I)       demoteLayerScenicScale : 1.00
[05/08 17:44:32     87s] (I)       nonpreferLayerCostScale : 100.00
[05/08 17:44:32     87s] (I)       similarTopologyRoutingFast : false
[05/08 17:44:32     87s] (I)       spanningTreeRefinement : false
[05/08 17:44:32     87s] (I)       spanningTreeRefinementAlpha : 0.50
[05/08 17:44:32     87s] (I)       before initializing RouteDB syMemory usage = 1088.4 MB
[05/08 17:44:32     87s] (I)       starting read tracks
[05/08 17:44:32     87s] (I)       build grid graph
[05/08 17:44:32     87s] (I)       build grid graph start
[05/08 17:44:32     87s] [NR-eGR] Layer1 has no routable track
[05/08 17:44:32     87s] [NR-eGR] Layer2 has single uniform track structure
[05/08 17:44:32     87s] [NR-eGR] Layer3 has single uniform track structure
[05/08 17:44:32     87s] [NR-eGR] Layer4 has single uniform track structure
[05/08 17:44:32     87s] [NR-eGR] Layer5 has single uniform track structure
[05/08 17:44:32     87s] [NR-eGR] Layer6 has single uniform track structure
[05/08 17:44:32     87s] (I)       build grid graph end
[05/08 17:44:32     87s] (I)       numViaLayers=6
[05/08 17:44:32     87s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:44:32     87s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:44:32     87s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:44:32     87s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:44:32     87s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:44:32     87s] (I)       end build via table
[05/08 17:44:32     87s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[05/08 17:44:32     87s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/08 17:44:32     87s] (I)       readDataFromPlaceDB
[05/08 17:44:32     87s] (I)       Read net information..
[05/08 17:44:32     87s] [NR-eGR] Read numTotalNets=1794  numIgnoredNets=0
[05/08 17:44:32     87s] (I)       Read testcase time = 0.000 seconds
[05/08 17:44:32     87s] 
[05/08 17:44:32     87s] (I)       read default dcut vias
[05/08 17:44:32     87s] (I)       Reading via VIA12_HV for layer: 0 
[05/08 17:44:32     87s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:44:32     87s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:44:32     87s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:44:32     87s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:44:32     87s] (I)       build grid graph start
[05/08 17:44:32     87s] (I)       build grid graph end
[05/08 17:44:32     87s] (I)       Model blockage into capacity
[05/08 17:44:32     87s] (I)       Read numBlocks=159  numPreroutedWires=0  numCapScreens=0
[05/08 17:44:32     87s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/08 17:44:32     87s] (I)       blocked area on Layer2 : 20762265600  (6.72%)
[05/08 17:44:32     87s] (I)       blocked area on Layer3 : 0  (0.00%)
[05/08 17:44:32     87s] (I)       blocked area on Layer4 : 0  (0.00%)
[05/08 17:44:32     87s] (I)       blocked area on Layer5 : 0  (0.00%)
[05/08 17:44:32     87s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/08 17:44:32     87s] (I)       Modeling time = 0.000 seconds
[05/08 17:44:32     87s] 
[05/08 17:44:32     87s] (I)       Number of ignored nets = 0
[05/08 17:44:32     87s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 17:44:32     87s] (I)       Number of clock nets = 1.  Ignored: No
[05/08 17:44:32     87s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 17:44:32     87s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 17:44:32     87s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 17:44:32     87s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 17:44:32     87s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 17:44:32     87s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 17:44:32     87s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:44:32     87s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 17:44:32     87s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1088.4 MB
[05/08 17:44:32     87s] (I)       Ndr track 0 does not exist
[05/08 17:44:32     87s] (I)       Layer1  viaCost=300.00
[05/08 17:44:32     87s] (I)       Layer2  viaCost=100.00
[05/08 17:44:32     87s] (I)       Layer3  viaCost=100.00
[05/08 17:44:32     87s] (I)       Layer4  viaCost=100.00
[05/08 17:44:32     87s] (I)       Layer5  viaCost=200.00
[05/08 17:44:32     87s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:44:32     87s] (I)       routing area        :  (0, 0) - (770560, 400960)
[05/08 17:44:32     87s] (I)       core area           :  (20160, 20160) - (750400, 380800)
[05/08 17:44:32     87s] (I)       Site Width          :  1120  (dbu)
[05/08 17:44:32     87s] (I)       Row Height          :  7840  (dbu)
[05/08 17:44:32     87s] (I)       GCell Width         :  7840  (dbu)
[05/08 17:44:32     87s] (I)       GCell Height        :  7840  (dbu)
[05/08 17:44:32     87s] (I)       grid                :    98    51     6
[05/08 17:44:32     87s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[05/08 17:44:32     87s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[05/08 17:44:32     87s] (I)       Default wire width  :   460   560   560   560   560   880
[05/08 17:44:32     87s] (I)       Default wire space  :   460   560   560   560   560   920
[05/08 17:44:32     87s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[05/08 17:44:32     87s] (I)       First Track Coord   :     0   560   560   560   560  2800
[05/08 17:44:32     87s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[05/08 17:44:32     87s] (I)       Total num of tracks :     0   688   358   688   358   343
[05/08 17:44:32     87s] (I)       Num of masks        :     1     1     1     1     1     1
[05/08 17:44:32     87s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/08 17:44:32     87s] (I)       --------------------------------------------------------
[05/08 17:44:32     87s] 
[05/08 17:44:32     87s] [NR-eGR] ============ Routing rule table ============
[05/08 17:44:32     87s] [NR-eGR] Rule id 0. Nets 1794 
[05/08 17:44:32     87s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/08 17:44:32     87s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[05/08 17:44:32     87s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:44:32     87s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:44:32     87s] [NR-eGR] ========================================
[05/08 17:44:32     87s] [NR-eGR] 
[05/08 17:44:32     87s] (I)       After initializing earlyGlobalRoute syMemory usage = 1088.4 MB
[05/08 17:44:32     87s] (I)       Loading and dumping file time : 0.01 seconds
[05/08 17:44:32     87s] (I)       ============= Initialization =============
[05/08 17:44:32     87s] (I)       totalPins=8083  totalGlobalPin=7873 (97.40%)
[05/08 17:44:32     87s] (I)       total 2D Cap : 155735 = (70168 H, 85567 V)
[05/08 17:44:32     87s] [NR-eGR] Layer group 1: route 1794 net(s) in layer range [2, 6]
[05/08 17:44:32     87s] (I)       ============  Phase 1a Route ============
[05/08 17:44:32     87s] (I)       Phase 1a runs 0.00 seconds
[05/08 17:44:32     87s] (I)       Usage: 21725 = (11900 H, 9825 V) = (16.96% H, 11.48% V) = (4.665e+04um H, 3.851e+04um V)
[05/08 17:44:32     87s] (I)       
[05/08 17:44:32     87s] (I)       ============  Phase 1b Route ============
[05/08 17:44:32     87s] (I)       Usage: 21725 = (11900 H, 9825 V) = (16.96% H, 11.48% V) = (4.665e+04um H, 3.851e+04um V)
[05/08 17:44:32     87s] (I)       
[05/08 17:44:32     87s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.516200e+04um
[05/08 17:44:32     87s] (I)       ============  Phase 1c Route ============
[05/08 17:44:32     87s] (I)       Usage: 21725 = (11900 H, 9825 V) = (16.96% H, 11.48% V) = (4.665e+04um H, 3.851e+04um V)
[05/08 17:44:32     87s] (I)       
[05/08 17:44:32     87s] (I)       ============  Phase 1d Route ============
[05/08 17:44:32     87s] (I)       Usage: 21725 = (11900 H, 9825 V) = (16.96% H, 11.48% V) = (4.665e+04um H, 3.851e+04um V)
[05/08 17:44:32     87s] (I)       
[05/08 17:44:32     87s] (I)       ============  Phase 1e Route ============
[05/08 17:44:32     87s] (I)       Phase 1e runs 0.00 seconds
[05/08 17:44:32     87s] (I)       Usage: 21725 = (11900 H, 9825 V) = (16.96% H, 11.48% V) = (4.665e+04um H, 3.851e+04um V)
[05/08 17:44:32     87s] (I)       
[05/08 17:44:32     87s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.516200e+04um
[05/08 17:44:32     87s] [NR-eGR] 
[05/08 17:44:32     87s] (I)       ============  Phase 1l Route ============
[05/08 17:44:32     87s] (I)       Phase 1l runs 0.01 seconds
[05/08 17:44:32     87s] (I)       
[05/08 17:44:32     87s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/08 17:44:32     87s] [NR-eGR]                OverCon            
[05/08 17:44:32     87s] [NR-eGR]                 #Gcell     %Gcell
[05/08 17:44:32     87s] [NR-eGR] Layer              (2)    OverCon 
[05/08 17:44:32     87s] [NR-eGR] ------------------------------------
[05/08 17:44:32     87s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/08 17:44:32     87s] [NR-eGR] Layer2       3( 0.06%)   ( 0.06%) 
[05/08 17:44:32     87s] [NR-eGR] Layer3       4( 0.08%)   ( 0.08%) 
[05/08 17:44:32     87s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/08 17:44:32     87s] [NR-eGR] Layer5       2( 0.04%)   ( 0.04%) 
[05/08 17:44:32     87s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[05/08 17:44:32     87s] [NR-eGR] ------------------------------------
[05/08 17:44:32     87s] [NR-eGR] Total        9( 0.04%)   ( 0.04%) 
[05/08 17:44:32     87s] [NR-eGR] 
[05/08 17:44:32     87s] (I)       Total Global Routing Runtime: 0.02 seconds
[05/08 17:44:32     87s] (I)       total 2D Cap : 155746 = (70168 H, 85578 V)
[05/08 17:44:32     87s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 17:44:32     87s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 17:44:32     87s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1088.4M
[05/08 17:44:32     87s] [hotspot] +------------+---------------+---------------+
[05/08 17:44:32     87s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 17:44:32     87s] [hotspot] +------------+---------------+---------------+
[05/08 17:44:32     87s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 17:44:32     87s] [hotspot] +------------+---------------+---------------+
[05/08 17:44:32     87s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 17:44:32     87s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 17:44:32     87s] Skipped repairing congestion.
[05/08 17:44:32     87s] Starting Early Global Route wiring: mem = 1088.4M
[05/08 17:44:32     87s] (I)       ============= track Assignment ============
[05/08 17:44:32     87s] (I)       extract Global 3D Wires
[05/08 17:44:32     87s] (I)       Extract Global WL : time=0.00
[05/08 17:44:32     87s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/08 17:44:32     87s] (I)       Initialization real time=0.00 seconds
[05/08 17:44:32     87s] (I)       Run Multi-thread track assignment
[05/08 17:44:32     87s] (I)       Kernel real time=0.03 seconds
[05/08 17:44:32     87s] (I)       End Greedy Track Assignment
[05/08 17:44:32     87s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 8083
[05/08 17:44:32     87s] [NR-eGR] Layer2(METAL2)(V) length: 2.652748e+04um, number of vias: 11433
[05/08 17:44:32     87s] [NR-eGR] Layer3(METAL3)(H) length: 3.775100e+04um, number of vias: 1715
[05/08 17:44:32     87s] [NR-eGR] Layer4(METAL4)(V) length: 1.386503e+04um, number of vias: 765
[05/08 17:44:32     87s] [NR-eGR] Layer5(METAL5)(H) length: 1.011584e+04um, number of vias: 67
[05/08 17:44:32     87s] [NR-eGR] Layer6(METAL6)(V) length: 1.069040e+03um, number of vias: 0
[05/08 17:44:32     87s] [NR-eGR] Total length: 8.932840e+04um, number of vias: 22063
[05/08 17:44:32     87s] Early Global Route wiring runtime: 0.06 seconds, mem = 1065.5M
[05/08 17:44:32     87s] End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
[05/08 17:44:32     87s] *** Finishing placeDesign default flow ***
[05/08 17:44:32     87s] **ERROR: (IMPSP-9100):	Scan chains exist in this design but -place_global_ignore_scan is set to false. Placement and timing QoR can be severely impacted in this case!
[05/08 17:44:32     87s] It is highly recommend to keep -place_global_ignore_scan option as its default value 'true' with scan chains definition.
[05/08 17:44:32     87s] **placeDesign ... cpu = 0: 0:11, real = 0: 0:19, mem = 1065.5M **
[05/08 17:44:33     87s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:44:33     87s] <CMD> checkPlace
[05/08 17:44:33     87s] Core basic site is core7T
[05/08 17:44:33     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:44:33     87s] Initialize ViaPillar Halo for 1763 instances.
[05/08 17:44:33     87s] Begin checking placement ... (start mem=1065.5M, init mem=1065.5M)
[05/08 17:44:33     87s] *info: Placed = 1763          
[05/08 17:44:33     87s] *info: Unplaced = 0           
[05/08 17:44:33     87s] Placement Density:81.32%(52391/64425)
[05/08 17:44:33     87s] Placement Density (including fixed std cells):81.32%(52391/64425)
[05/08 17:44:33     87s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1065.5M)
[05/08 17:44:33     87s] <CMD> deleteBufferTree
[05/08 17:44:33     87s] *** Start deleteBufferTree ***
[05/08 17:44:33     87s] Info: Detect buffers to remove automatically.
[05/08 17:44:33     87s] Analyzing netlist ...
[05/08 17:44:33     88s] Updating netlist
[05/08 17:44:33     88s] 
[05/08 17:44:33     88s] *summary: 0 instances (buffers/inverters) removed
[05/08 17:44:33     88s] *** Finish deleteBufferTree (0:00:00.1) ***
[05/08 17:44:33     88s] Deleting Cell Server ...
[05/08 17:44:33     88s] <CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix counter_preCTS -outDir ./reports/preCTS
[05/08 17:44:33     88s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/08 17:44:33     88s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/08 17:44:33     88s] Start to check current routing status for nets...
[05/08 17:44:33     88s] All nets will be re-routed.
[05/08 17:44:33     88s] End to check current routing status for nets (mem=1065.5M)
[05/08 17:44:33     88s] ### Creating LA Mngr. totSessionCpu=0:01:28 mem=1065.5M
[05/08 17:44:33     88s] Updating RC grid for preRoute extraction ...
[05/08 17:44:33     88s] Initializing multi-corner capacitance tables ... 
[05/08 17:44:33     88s] Initializing multi-corner resistance tables ...
[05/08 17:44:33     88s] ### Creating LA Mngr, finished. totSessionCpu=0:01:28 mem=1065.5M
[05/08 17:44:33     88s] [NR-eGR] Started earlyGlobalRoute kernel
[05/08 17:44:33     88s] [NR-eGR] Initial Peak syMemory usage = 1065.5 MB
[05/08 17:44:33     88s] (I)       Reading DB...
[05/08 17:44:33     88s] (I)       congestionReportName   : 
[05/08 17:44:33     88s] (I)       layerRangeFor2DCongestion : 
[05/08 17:44:33     88s] (I)       buildTerm2TermWires    : 1
[05/08 17:44:33     88s] (I)       doTrackAssignment      : 1
[05/08 17:44:33     88s] (I)       dumpBookshelfFiles     : 0
[05/08 17:44:33     88s] (I)       numThreads             : 1
[05/08 17:44:33     88s] (I)       bufferingAwareRouting  : false
[05/08 17:44:33     88s] [NR-eGR] honorMsvRouteConstraint: false
[05/08 17:44:33     88s] (I)       honorPin               : false
[05/08 17:44:33     88s] (I)       honorPinGuide          : true
[05/08 17:44:33     88s] (I)       honorPartition         : false
[05/08 17:44:33     88s] (I)       allowPartitionCrossover: false
[05/08 17:44:33     88s] (I)       honorSingleEntry       : true
[05/08 17:44:33     88s] (I)       honorSingleEntryStrong : true
[05/08 17:44:33     88s] (I)       handleViaSpacingRule   : false
[05/08 17:44:33     88s] (I)       handleEolSpacingRule   : false
[05/08 17:44:33     88s] (I)       PDConstraint           : none
[05/08 17:44:33     88s] (I)       expBetterNDRHandling   : false
[05/08 17:44:33     88s] [NR-eGR] honorClockSpecNDR      : 0
[05/08 17:44:33     88s] (I)       routingEffortLevel     : 3
[05/08 17:44:33     88s] (I)       effortLevel            : standard
[05/08 17:44:33     88s] [NR-eGR] minRouteLayer          : 2
[05/08 17:44:33     88s] [NR-eGR] maxRouteLayer          : 127
[05/08 17:44:33     88s] (I)       relaxedTopLayerCeiling : 127
[05/08 17:44:33     88s] (I)       relaxedBottomLayerFloor: 2
[05/08 17:44:33     88s] (I)       numRowsPerGCell        : 1
[05/08 17:44:33     88s] (I)       speedUpLargeDesign     : 0
[05/08 17:44:33     88s] (I)       multiThreadingTA       : 1
[05/08 17:44:33     88s] (I)       blkAwareLayerSwitching : 1
[05/08 17:44:33     88s] (I)       optimizationMode       : false
[05/08 17:44:33     88s] (I)       routeSecondPG          : false
[05/08 17:44:33     88s] (I)       scenicRatioForLayerRelax: 0.00
[05/08 17:44:33     88s] (I)       detourLimitForLayerRelax: 0.00
[05/08 17:44:33     88s] (I)       punchThroughDistance   : 500.00
[05/08 17:44:33     88s] (I)       scenicBound            : 1.15
[05/08 17:44:33     88s] (I)       maxScenicToAvoidBlk    : 100.00
[05/08 17:44:33     88s] (I)       source-to-sink ratio   : 0.00
[05/08 17:44:33     88s] (I)       targetCongestionRatioH : 1.00
[05/08 17:44:33     88s] (I)       targetCongestionRatioV : 1.00
[05/08 17:44:33     88s] (I)       layerCongestionRatio   : 0.70
[05/08 17:44:33     88s] (I)       m1CongestionRatio      : 0.10
[05/08 17:44:33     88s] (I)       m2m3CongestionRatio    : 0.70
[05/08 17:44:33     88s] (I)       localRouteEffort       : 1.00
[05/08 17:44:33     88s] (I)       numSitesBlockedByOneVia: 8.00
[05/08 17:44:33     88s] (I)       supplyScaleFactorH     : 1.00
[05/08 17:44:33     88s] (I)       supplyScaleFactorV     : 1.00
[05/08 17:44:33     88s] (I)       highlight3DOverflowFactor: 0.00
[05/08 17:44:33     88s] (I)       doubleCutViaModelingRatio: 0.00
[05/08 17:44:33     88s] (I)       routeVias              : 
[05/08 17:44:33     88s] (I)       readTROption           : true
[05/08 17:44:33     88s] (I)       extraSpacingFactor     : 1.00
[05/08 17:44:33     88s] [NR-eGR] numTracksPerClockWire  : 0
[05/08 17:44:33     88s] (I)       routeSelectedNetsOnly  : false
[05/08 17:44:33     88s] (I)       clkNetUseMaxDemand     : false
[05/08 17:44:33     88s] (I)       extraDemandForClocks   : 0
[05/08 17:44:33     88s] (I)       steinerRemoveLayers    : false
[05/08 17:44:33     88s] (I)       demoteLayerScenicScale : 1.00
[05/08 17:44:33     88s] (I)       nonpreferLayerCostScale : 100.00
[05/08 17:44:33     88s] (I)       similarTopologyRoutingFast : false
[05/08 17:44:33     88s] (I)       spanningTreeRefinement : false
[05/08 17:44:33     88s] (I)       spanningTreeRefinementAlpha : 0.50
[05/08 17:44:33     88s] (I)       before initializing RouteDB syMemory usage = 1065.5 MB
[05/08 17:44:33     88s] (I)       starting read tracks
[05/08 17:44:33     88s] (I)       build grid graph
[05/08 17:44:33     88s] (I)       build grid graph start
[05/08 17:44:33     88s] [NR-eGR] Layer1 has no routable track
[05/08 17:44:33     88s] [NR-eGR] Layer2 has single uniform track structure
[05/08 17:44:33     88s] [NR-eGR] Layer3 has single uniform track structure
[05/08 17:44:33     88s] [NR-eGR] Layer4 has single uniform track structure
[05/08 17:44:33     88s] [NR-eGR] Layer5 has single uniform track structure
[05/08 17:44:33     88s] [NR-eGR] Layer6 has single uniform track structure
[05/08 17:44:33     88s] (I)       build grid graph end
[05/08 17:44:33     88s] (I)       numViaLayers=6
[05/08 17:44:33     88s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:44:33     88s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:44:33     88s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:44:33     88s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:44:33     88s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:44:33     88s] (I)       end build via table
[05/08 17:44:33     88s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[05/08 17:44:33     88s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/08 17:44:33     88s] (I)       readDataFromPlaceDB
[05/08 17:44:33     88s] (I)       Read net information..
[05/08 17:44:33     88s] [NR-eGR] Read numTotalNets=1794  numIgnoredNets=0
[05/08 17:44:33     88s] (I)       Read testcase time = 0.000 seconds
[05/08 17:44:33     88s] 
[05/08 17:44:33     88s] (I)       read default dcut vias
[05/08 17:44:33     88s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:44:33     88s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:44:33     88s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:44:33     88s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:44:33     88s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:44:33     88s] (I)       build grid graph start
[05/08 17:44:33     88s] (I)       build grid graph end
[05/08 17:44:33     88s] (I)       Model blockage into capacity
[05/08 17:44:33     88s] (I)       Read numBlocks=159  numPreroutedWires=0  numCapScreens=0
[05/08 17:44:33     88s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/08 17:44:33     88s] (I)       blocked area on Layer2 : 20762265600  (6.72%)
[05/08 17:44:33     88s] (I)       blocked area on Layer3 : 0  (0.00%)
[05/08 17:44:33     88s] (I)       blocked area on Layer4 : 0  (0.00%)
[05/08 17:44:33     88s] (I)       blocked area on Layer5 : 0  (0.00%)
[05/08 17:44:33     88s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/08 17:44:33     88s] (I)       Modeling time = 0.000 seconds
[05/08 17:44:33     88s] 
[05/08 17:44:33     88s] (I)       Number of ignored nets = 0
[05/08 17:44:33     88s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 17:44:33     88s] (I)       Number of clock nets = 1.  Ignored: No
[05/08 17:44:33     88s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 17:44:33     88s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 17:44:33     88s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 17:44:33     88s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 17:44:33     88s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 17:44:33     88s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 17:44:33     88s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:44:33     88s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 17:44:33     88s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1065.5 MB
[05/08 17:44:33     88s] (I)       Ndr track 0 does not exist
[05/08 17:44:33     88s] (I)       Layer1  viaCost=300.00
[05/08 17:44:33     88s] (I)       Layer2  viaCost=100.00
[05/08 17:44:33     88s] (I)       Layer3  viaCost=100.00
[05/08 17:44:33     88s] (I)       Layer4  viaCost=100.00
[05/08 17:44:33     88s] (I)       Layer5  viaCost=200.00
[05/08 17:44:33     88s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:44:33     88s] (I)       routing area        :  (0, 0) - (770560, 400960)
[05/08 17:44:33     88s] (I)       core area           :  (20160, 20160) - (750400, 380800)
[05/08 17:44:33     88s] (I)       Site Width          :  1120  (dbu)
[05/08 17:44:33     88s] (I)       Row Height          :  7840  (dbu)
[05/08 17:44:33     88s] (I)       GCell Width         :  7840  (dbu)
[05/08 17:44:33     88s] (I)       GCell Height        :  7840  (dbu)
[05/08 17:44:33     88s] (I)       grid                :    98    51     6
[05/08 17:44:33     88s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[05/08 17:44:33     88s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[05/08 17:44:33     88s] (I)       Default wire width  :   460   560   560   560   560   880
[05/08 17:44:33     88s] (I)       Default wire space  :   460   560   560   560   560   920
[05/08 17:44:33     88s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[05/08 17:44:33     88s] (I)       First Track Coord   :     0   560   560   560   560  2800
[05/08 17:44:33     88s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[05/08 17:44:33     88s] (I)       Total num of tracks :     0   688   358   688   358   343
[05/08 17:44:33     88s] (I)       Num of masks        :     1     1     1     1     1     1
[05/08 17:44:33     88s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/08 17:44:33     88s] (I)       --------------------------------------------------------
[05/08 17:44:33     88s] 
[05/08 17:44:33     88s] [NR-eGR] ============ Routing rule table ============
[05/08 17:44:33     88s] [NR-eGR] Rule id 0. Nets 1794 
[05/08 17:44:33     88s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/08 17:44:33     88s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[05/08 17:44:33     88s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:44:33     88s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:44:33     88s] [NR-eGR] ========================================
[05/08 17:44:33     88s] [NR-eGR] 
[05/08 17:44:33     88s] (I)       After initializing earlyGlobalRoute syMemory usage = 1065.5 MB
[05/08 17:44:33     88s] (I)       Loading and dumping file time : 0.01 seconds
[05/08 17:44:33     88s] (I)       ============= Initialization =============
[05/08 17:44:33     88s] (I)       totalPins=8083  totalGlobalPin=7873 (97.40%)
[05/08 17:44:33     88s] (I)       total 2D Cap : 155735 = (70168 H, 85567 V)
[05/08 17:44:33     88s] [NR-eGR] Layer group 1: route 1794 net(s) in layer range [2, 6]
[05/08 17:44:33     88s] (I)       ============  Phase 1a Route ============
[05/08 17:44:33     88s] (I)       Phase 1a runs 0.00 seconds
[05/08 17:44:33     88s] (I)       Usage: 21725 = (11900 H, 9825 V) = (16.96% H, 11.48% V) = (4.665e+04um H, 3.851e+04um V)
[05/08 17:44:33     88s] (I)       
[05/08 17:44:33     88s] (I)       ============  Phase 1b Route ============
[05/08 17:44:33     88s] (I)       Usage: 21725 = (11900 H, 9825 V) = (16.96% H, 11.48% V) = (4.665e+04um H, 3.851e+04um V)
[05/08 17:44:33     88s] (I)       
[05/08 17:44:33     88s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.516200e+04um
[05/08 17:44:33     88s] (I)       ============  Phase 1c Route ============
[05/08 17:44:33     88s] (I)       Usage: 21725 = (11900 H, 9825 V) = (16.96% H, 11.48% V) = (4.665e+04um H, 3.851e+04um V)
[05/08 17:44:33     88s] (I)       
[05/08 17:44:33     88s] (I)       ============  Phase 1d Route ============
[05/08 17:44:33     88s] (I)       Usage: 21725 = (11900 H, 9825 V) = (16.96% H, 11.48% V) = (4.665e+04um H, 3.851e+04um V)
[05/08 17:44:33     88s] (I)       
[05/08 17:44:33     88s] (I)       ============  Phase 1e Route ============
[05/08 17:44:33     88s] (I)       Phase 1e runs 0.00 seconds
[05/08 17:44:33     88s] (I)       Usage: 21725 = (11900 H, 9825 V) = (16.96% H, 11.48% V) = (4.665e+04um H, 3.851e+04um V)
[05/08 17:44:33     88s] (I)       
[05/08 17:44:33     88s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.516200e+04um
[05/08 17:44:33     88s] [NR-eGR] 
[05/08 17:44:33     88s] (I)       ============  Phase 1l Route ============
[05/08 17:44:33     88s] (I)       Phase 1l runs 0.01 seconds
[05/08 17:44:33     88s] (I)       
[05/08 17:44:33     88s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/08 17:44:33     88s] [NR-eGR]                OverCon            
[05/08 17:44:33     88s] [NR-eGR]                 #Gcell     %Gcell
[05/08 17:44:33     88s] [NR-eGR] Layer              (2)    OverCon 
[05/08 17:44:33     88s] [NR-eGR] ------------------------------------
[05/08 17:44:33     88s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/08 17:44:33     88s] [NR-eGR] Layer2       3( 0.06%)   ( 0.06%) 
[05/08 17:44:33     88s] [NR-eGR] Layer3       4( 0.08%)   ( 0.08%) 
[05/08 17:44:33     88s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/08 17:44:33     88s] [NR-eGR] Layer5       2( 0.04%)   ( 0.04%) 
[05/08 17:44:33     88s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[05/08 17:44:33     88s] [NR-eGR] ------------------------------------
[05/08 17:44:33     88s] [NR-eGR] Total        9( 0.04%)   ( 0.04%) 
[05/08 17:44:33     88s] [NR-eGR] 
[05/08 17:44:33     88s] (I)       Total Global Routing Runtime: 0.01 seconds
[05/08 17:44:33     88s] (I)       total 2D Cap : 155746 = (70168 H, 85578 V)
[05/08 17:44:33     88s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 17:44:33     88s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 17:44:33     88s] (I)       ============= track Assignment ============
[05/08 17:44:33     88s] (I)       extract Global 3D Wires
[05/08 17:44:33     88s] (I)       Extract Global WL : time=0.00
[05/08 17:44:33     88s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/08 17:44:33     88s] (I)       Initialization real time=0.00 seconds
[05/08 17:44:33     88s] (I)       Run Multi-thread track assignment
[05/08 17:44:33     88s] (I)       Kernel real time=0.03 seconds
[05/08 17:44:33     88s] (I)       End Greedy Track Assignment
[05/08 17:44:33     88s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 8083
[05/08 17:44:33     88s] [NR-eGR] Layer2(METAL2)(V) length: 2.652748e+04um, number of vias: 11433
[05/08 17:44:33     88s] [NR-eGR] Layer3(METAL3)(H) length: 3.775100e+04um, number of vias: 1715
[05/08 17:44:33     88s] [NR-eGR] Layer4(METAL4)(V) length: 1.386503e+04um, number of vias: 765
[05/08 17:44:33     88s] [NR-eGR] Layer5(METAL5)(H) length: 1.011584e+04um, number of vias: 67
[05/08 17:44:33     88s] [NR-eGR] Layer6(METAL6)(V) length: 1.069040e+03um, number of vias: 0
[05/08 17:44:33     88s] [NR-eGR] Total length: 8.932840e+04um, number of vias: 22063
[05/08 17:44:33     88s] [NR-eGR] End Peak syMemory usage = 1065.5 MB
[05/08 17:44:33     88s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
[05/08 17:44:33     88s] Extraction called for design 'processador_6_instrucoes' of instances=1763 and nets=1812 using extraction engine 'preRoute' .
[05/08 17:44:33     88s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:44:33     88s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:44:33     88s] PreRoute RC Extraction called for design processador_6_instrucoes.
[05/08 17:44:33     88s] RC Extraction called in multi-corner(1) mode.
[05/08 17:44:33     88s] RCMode: PreRoute
[05/08 17:44:33     88s]       RC Corner Indexes            0   
[05/08 17:44:33     88s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:44:33     88s] Resistance Scaling Factor    : 1.00000 
[05/08 17:44:33     88s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:44:33     88s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:44:33     88s] Shrink Factor                : 1.00000
[05/08 17:44:33     88s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 17:44:33     88s] Using capacitance table file ...
[05/08 17:44:33     88s] Updating RC grid for preRoute extraction ...
[05/08 17:44:33     88s] Initializing multi-corner capacitance tables ... 
[05/08 17:44:33     88s] Initializing multi-corner resistance tables ...
[05/08 17:44:33     88s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1065.516M)
[05/08 17:44:33     88s] Effort level <high> specified for reg2reg path_group
[05/08 17:44:33     88s] #################################################################################
[05/08 17:44:33     88s] # Design Stage: PreRoute
[05/08 17:44:33     88s] # Design Name: processador_6_instrucoes
[05/08 17:44:33     88s] # Design Mode: 90nm
[05/08 17:44:33     88s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:44:33     88s] # Parasitics Mode: No SPEF/RCDB
[05/08 17:44:33     88s] # Signoff Settings: SI Off 
[05/08 17:44:33     88s] #################################################################################
[05/08 17:44:33     88s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:44:33     88s] Calculate delays in Single mode...
[05/08 17:44:33     88s] Topological Sorting (REAL = 0:00:00.0, MEM = 1069.3M, InitMEM = 1069.3M)
[05/08 17:44:33     88s] End AAE Lib Interpolated Model. (MEM=1085.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:33     88s] **WARN: (IMPESI-3014):	The RC network is incomplete for net I_rd. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:44:34     88s] Total number of fetched objects 1810
[05/08 17:44:34     88s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:44:34     88s] End delay calculation. (MEM=1124.65 CPU=0:00:00.3 REAL=0:00:01.0)
[05/08 17:44:34     88s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1124.6M) ***
[05/08 17:44:34     88s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:29 mem=1124.6M)
[05/08 17:44:34     89s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.585  |  3.585  |  8.780  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    103 (103)     |   -0.102   |    103 (103)     |
|   max_tran     |    99 (1531)     |   -2.089   |    99 (1531)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.321%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./reports/preCTS
[05/08 17:44:34     89s] Total CPU time: 1.09 sec
[05/08 17:44:34     89s] Total Real time: 1.0 sec
[05/08 17:44:34     89s] Total Memory Usage: 1067.410156 Mbytes
[05/08 17:44:34     89s] <CMD> saveDesign ./place/processador_6_instrucoes.enc
[05/08 17:44:34     89s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:44:34     89s] #% Begin save design ... (date=05/08 17:44:34, mem=876.7M)
[05/08 17:44:34     89s] % Begin Save netlist data ... (date=05/08 17:44:34, mem=828.8M)
[05/08 17:44:34     89s] Writing Binary DB to ./place/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.v.bin in single-threaded mode...
[05/08 17:44:34     89s] % End Save netlist data ... (date=05/08 17:44:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=829.1M, current mem=829.1M)
[05/08 17:44:34     89s] % Begin Save AAE data ... (date=05/08 17:44:34, mem=829.1M)
[05/08 17:44:34     89s] Saving AAE Data ...
[05/08 17:44:34     89s] % End Save AAE data ... (date=05/08 17:44:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=829.1M, current mem=829.1M)
[05/08 17:44:34     89s] % Begin Save clock tree data ... (date=05/08 17:44:34, mem=829.1M)
[05/08 17:44:34     89s] % End Save clock tree data ... (date=05/08 17:44:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=829.1M, current mem=829.1M)
[05/08 17:44:34     89s] Saving preference file ./place/processador_6_instrucoes.enc.dat.tmp/gui.pref.tcl ...
[05/08 17:44:34     89s] Saving mode setting ...
[05/08 17:44:34     89s] Saving global file ...
[05/08 17:44:34     89s] % Begin Save floorplan data ... (date=05/08 17:44:34, mem=829.4M)
[05/08 17:44:34     89s] Saving floorplan file ...
[05/08 17:44:34     89s] % End Save floorplan data ... (date=05/08 17:44:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=829.4M, current mem=829.4M)
[05/08 17:44:34     89s] Saving Drc markers ...
[05/08 17:44:34     89s] ... No Drc file written since there is no markers found.
[05/08 17:44:34     89s] % Begin Save placement data ... (date=05/08 17:44:34, mem=829.4M)
[05/08 17:44:34     89s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/08 17:44:34     89s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1073.4M) ***
[05/08 17:44:35     89s] % End Save placement data ... (date=05/08 17:44:34, total cpu=0:00:00.0, real=0:00:01.0, peak res=829.4M, current mem=829.4M)
[05/08 17:44:35     89s] % Begin Save routing data ... (date=05/08 17:44:35, mem=829.4M)
[05/08 17:44:35     89s] Saving route file ...
[05/08 17:44:35     89s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1073.4M) ***
[05/08 17:44:35     89s] % End Save routing data ... (date=05/08 17:44:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=830.4M, current mem=830.4M)
[05/08 17:44:35     89s] Saving property file ./place/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.prop
[05/08 17:44:35     89s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1073.4M) ***
[05/08 17:44:35     89s] % Begin Save power constraints data ... (date=05/08 17:44:35, mem=830.4M)
[05/08 17:44:35     89s] % End Save power constraints data ... (date=05/08 17:44:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=830.4M, current mem=830.4M)
[05/08 17:44:35     89s] Generated self-contained design processador_6_instrucoes.enc.dat.tmp
[05/08 17:44:35     89s] #% End save design ... (date=05/08 17:44:35, total cpu=0:00:00.3, real=0:00:01.0, peak res=876.7M, current mem=829.5M)
[05/08 17:44:35     89s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:45:28     95s] <CMD> ccopt_design
[05/08 17:45:28     95s] #% Begin ccopt_design (date=05/08 17:45:28, mem=831.9M)
[05/08 17:45:28     95s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:45:28     95s] Runtime...
[05/08 17:45:28     95s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[05/08 17:45:28     95s] (ccopt_design): create_ccopt_clock_tree_spec
[05/08 17:45:28     95s] Creating clock tree spec for modes (timing configs): typical_constraint
[05/08 17:45:28     95s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/08 17:45:28     95s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 17:45:28     95s] Summary for sequential cells identification: 
[05/08 17:45:28     95s]   Identified SBFF number: 126
[05/08 17:45:28     95s]   Identified MBFF number: 0
[05/08 17:45:28     95s]   Identified SB Latch number: 0
[05/08 17:45:28     95s]   Identified MB Latch number: 0
[05/08 17:45:28     95s]   Not identified SBFF number: 0
[05/08 17:45:28     95s]   Not identified MBFF number: 0
[05/08 17:45:28     95s]   Not identified SB Latch number: 0
[05/08 17:45:28     95s]   Not identified MB Latch number: 0
[05/08 17:45:28     95s]   Number of sequential cells which are not FFs: 34
[05/08 17:45:28     95s] Creating Cell Server, finished. 
[05/08 17:45:28     95s] 
[05/08 17:45:28     95s] Reset timing graph...
[05/08 17:45:28     95s] Ignoring AAE DB Resetting ...
[05/08 17:45:28     95s] Reset timing graph done.
[05/08 17:45:28     95s] Ignoring AAE DB Resetting ...
[05/08 17:45:28     95s] Analyzing clock structure...
[05/08 17:45:28     95s] Analyzing clock structure done.
[05/08 17:45:28     95s] Reset timing graph...
[05/08 17:45:28     95s] Ignoring AAE DB Resetting ...
[05/08 17:45:28     95s] Reset timing graph done.
[05/08 17:45:28     95s] Extracting original clock gating for clk...
[05/08 17:45:28     95s]   clock_tree clk contains 692 sinks and 0 clock gates.
[05/08 17:45:28     95s]   Extraction for clk complete.
[05/08 17:45:28     95s] Extracting original clock gating for clk done.
[05/08 17:45:28     95s] Checking clock tree convergence...
[05/08 17:45:28     95s] Checking clock tree convergence done.
[05/08 17:45:28     95s] Preferred extra space for top nets is 0
[05/08 17:45:28     95s] Preferred extra space for trunk nets is 1
[05/08 17:45:28     95s] Preferred extra space for leaf nets is 1
[05/08 17:45:28     95s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/08 17:45:28     95s] Set place::cacheFPlanSiteMark to 1
[05/08 17:45:28     95s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/08 17:45:28     95s] Using CCOpt effort standard.
[05/08 17:45:28     95s] CCOpt::Phase::Initialization...
[05/08 17:45:28     95s] Check Prerequisites...
[05/08 17:45:28     95s] Leaving CCOpt scope - CheckPlace...
[05/08 17:45:28     95s] Core basic site is core7T
[05/08 17:45:28     95s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:45:28     95s] Initialize ViaPillar Halo for 1763 instances.
[05/08 17:45:28     95s] Begin checking placement ... (start mem=1057.3M, init mem=1057.3M)
[05/08 17:45:28     95s] *info: Placed = 1763          
[05/08 17:45:28     95s] *info: Unplaced = 0           
[05/08 17:45:28     95s] Placement Density:81.32%(52391/64425)
[05/08 17:45:28     95s] Placement Density (including fixed std cells):81.32%(52391/64425)
[05/08 17:45:28     95s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1057.3M)
[05/08 17:45:28     95s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:45:28     95s] Validating CTS configuration...
[05/08 17:45:28     95s] Non-default CCOpt properties:
[05/08 17:45:28     95s] preferred_extra_space is set for at least one key
[05/08 17:45:28     95s] route_type is set for at least one key
[05/08 17:45:28     95s] source_output_max_trans is set for at least one key
[05/08 17:45:29     95s] Using cell based legalization.
[05/08 17:45:29     95s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 17:45:29     95s] Core basic site is core7T
[05/08 17:45:29     95s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:45:29     95s] Route type trimming info:
[05/08 17:45:29     95s]   No route type modifications were made.
[05/08 17:45:29     95s] Clock tree balancer configuration for clock_tree clk:
[05/08 17:45:29     95s] Non-default CCOpt properties for clock tree clk:
[05/08 17:45:29     95s]   route_type (leaf): default_route_type_leaf (default: default)
[05/08 17:45:29     95s]   route_type (trunk): default_route_type_nonleaf (default: default)
[05/08 17:45:29     95s]   route_type (top): default_route_type_nonleaf (default: default)
[05/08 17:45:29     95s] Library Trimming...
[05/08 17:45:29     95s] (I)       Initializing Steiner engineReading DB...
[05/08 17:45:29     95s] (I)       Number of ignored instance 0
[05/08 17:45:29     95s] (I)       numMoveCells=1763, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[05/08 17:45:29     95s] (I)       Identified Clock instances: Flop 731, Clock buffer/inverter 0, Gate 0
[05/08 17:45:29     95s] (I)       congestionReportName   : 
[05/08 17:45:29     95s] (I)       layerRangeFor2DCongestion : 
[05/08 17:45:29     95s] (I)       buildTerm2TermWires    : 1
[05/08 17:45:29     95s] (I)       doTrackAssignment      : 0
[05/08 17:45:29     95s] (I)       dumpBookshelfFiles     : 0
[05/08 17:45:29     95s] (I)       numThreads             : 1
[05/08 17:45:29     95s] (I)       bufferingAwareRouting  : true
[05/08 17:45:29     95s] [NR-eGR] honorMsvRouteConstraint: false
[05/08 17:45:29     95s] (I)       honorPin               : false
[05/08 17:45:29     95s] (I)       honorPinGuide          : true
[05/08 17:45:29     95s] (I)       honorPartition         : false
[05/08 17:45:29     95s] (I)       allowPartitionCrossover: false
[05/08 17:45:29     95s] (I)       honorSingleEntry       : true
[05/08 17:45:29     95s] (I)       honorSingleEntryStrong : true
[05/08 17:45:29     95s] (I)       handleViaSpacingRule   : false
[05/08 17:45:29     95s] (I)       handleEolSpacingRule   : true
[05/08 17:45:29     95s] (I)       PDConstraint           : none
[05/08 17:45:29     95s] (I)       expBetterNDRHandling   : true
[05/08 17:45:29     95s] [NR-eGR] honorClockSpecNDR      : 0
[05/08 17:45:29     95s] (I)       routingEffortLevel     : 3
[05/08 17:45:29     95s] (I)       effortLevel            : standard
[05/08 17:45:29     95s] [NR-eGR] minRouteLayer          : 2
[05/08 17:45:29     95s] [NR-eGR] maxRouteLayer          : 127
[05/08 17:45:29     95s] (I)       relaxedTopLayerCeiling : 127
[05/08 17:45:29     95s] (I)       relaxedBottomLayerFloor: 2
[05/08 17:45:29     95s] (I)       numRowsPerGCell        : 1
[05/08 17:45:29     95s] (I)       speedUpLargeDesign     : 0
[05/08 17:45:29     95s] (I)       multiThreadingTA       : 1
[05/08 17:45:29     95s] (I)       blkAwareLayerSwitching : 1
[05/08 17:45:29     95s] (I)       optimizationMode       : false
[05/08 17:45:29     95s] (I)       routeSecondPG          : false
[05/08 17:45:29     95s] (I)       scenicRatioForLayerRelax: 0.00
[05/08 17:45:29     95s] (I)       detourLimitForLayerRelax: 0.00
[05/08 17:45:29     95s] (I)       punchThroughDistance   : 2147483647.00
[05/08 17:45:29     95s] (I)       scenicBound            : 1.15
[05/08 17:45:29     95s] (I)       maxScenicToAvoidBlk    : 100.00
[05/08 17:45:29     95s] (I)       source-to-sink ratio   : 0.30
[05/08 17:45:29     95s] (I)       targetCongestionRatioH : 1.00
[05/08 17:45:29     95s] (I)       targetCongestionRatioV : 1.00
[05/08 17:45:29     95s] (I)       layerCongestionRatio   : 1.00
[05/08 17:45:29     95s] (I)       m1CongestionRatio      : 0.10
[05/08 17:45:29     95s] (I)       m2m3CongestionRatio    : 0.70
[05/08 17:45:29     95s] (I)       localRouteEffort       : 1.00
[05/08 17:45:29     95s] (I)       numSitesBlockedByOneVia: 8.00
[05/08 17:45:29     95s] (I)       supplyScaleFactorH     : 1.00
[05/08 17:45:29     95s] (I)       supplyScaleFactorV     : 1.00
[05/08 17:45:29     95s] (I)       highlight3DOverflowFactor: 0.00
[05/08 17:45:29     95s] (I)       doubleCutViaModelingRatio: 0.00
[05/08 17:45:29     95s] (I)       routeVias              : 
[05/08 17:45:29     95s] (I)       readTROption           : true
[05/08 17:45:29     95s] (I)       extraSpacingFactor     : 1.00
[05/08 17:45:29     95s] [NR-eGR] numTracksPerClockWire  : 0
[05/08 17:45:29     95s] (I)       routeSelectedNetsOnly  : false
[05/08 17:45:29     95s] (I)       clkNetUseMaxDemand     : false
[05/08 17:45:29     95s] (I)       extraDemandForClocks   : 0
[05/08 17:45:29     95s] (I)       steinerRemoveLayers    : false
[05/08 17:45:29     95s] (I)       demoteLayerScenicScale : 1.00
[05/08 17:45:29     95s] (I)       nonpreferLayerCostScale : 100.00
[05/08 17:45:29     95s] (I)       similarTopologyRoutingFast : false
[05/08 17:45:29     95s] (I)       spanningTreeRefinement : false
[05/08 17:45:29     95s] (I)       spanningTreeRefinementAlpha : 0.50
[05/08 17:45:29     95s] (I)       before initializing RouteDB syMemory usage = 1057.3 MB
[05/08 17:45:29     95s] (I)       starting read tracks
[05/08 17:45:29     95s] (I)       build grid graph
[05/08 17:45:29     95s] (I)       build grid graph start
[05/08 17:45:29     95s] [NR-eGR] Layer1 has no routable track
[05/08 17:45:29     95s] [NR-eGR] Layer2 has single uniform track structure
[05/08 17:45:29     95s] [NR-eGR] Layer3 has single uniform track structure
[05/08 17:45:29     95s] [NR-eGR] Layer4 has single uniform track structure
[05/08 17:45:29     95s] [NR-eGR] Layer5 has single uniform track structure
[05/08 17:45:29     95s] [NR-eGR] Layer6 has single uniform track structure
[05/08 17:45:29     95s] (I)       build grid graph end
[05/08 17:45:29     95s] (I)       numViaLayers=6
[05/08 17:45:29     95s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:45:29     95s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:45:29     95s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:45:29     95s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:45:29     95s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:45:29     95s] (I)       end build via table
[05/08 17:45:29     95s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[05/08 17:45:29     95s] (I)       readDataFromPlaceDB
[05/08 17:45:29     95s] (I)       Read net information..
[05/08 17:45:29     95s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[05/08 17:45:29     95s] (I)       Read testcase time = 0.000 seconds
[05/08 17:45:29     95s] 
[05/08 17:45:29     95s] (I)       read default dcut vias
[05/08 17:45:29     95s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:45:29     95s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:45:29     95s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:45:29     95s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:45:29     95s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:45:29     95s] (I)       build grid graph start
[05/08 17:45:29     95s] (I)       build grid graph end
[05/08 17:45:29     95s] (I)       Model blockage into capacity
[05/08 17:45:29     95s] (I)       Read numBlocks=159  numPreroutedWires=0  numCapScreens=0
[05/08 17:45:29     95s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/08 17:45:29     95s] (I)       blocked area on Layer2 : 20762265600  (6.72%)
[05/08 17:45:29     95s] (I)       blocked area on Layer3 : 0  (0.00%)
[05/08 17:45:29     95s] (I)       blocked area on Layer4 : 0  (0.00%)
[05/08 17:45:29     95s] (I)       blocked area on Layer5 : 0  (0.00%)
[05/08 17:45:29     95s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/08 17:45:29     95s] (I)       Modeling time = 0.000 seconds
[05/08 17:45:29     95s] 
[05/08 17:45:29     95s] (I)       Moved 0 terms for better access 
[05/08 17:45:29     95s] (I)       Number of ignored nets = 0
[05/08 17:45:29     95s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 17:45:29     95s] (I)       Number of clock nets = 0.  Ignored: No
[05/08 17:45:29     95s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 17:45:29     95s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 17:45:29     95s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 17:45:29     95s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 17:45:29     95s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 17:45:29     95s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 17:45:29     95s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:45:29     95s] (I)       Initialize bin information...
[05/08 17:45:29     95s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1057.3 MB
[05/08 17:45:29     95s] (I)       Ndr track 0 does not exist
[05/08 17:45:29     95s] (I)       Layer1  viaCost=300.00
[05/08 17:45:29     95s] (I)       Layer2  viaCost=100.00
[05/08 17:45:29     95s] (I)       Layer3  viaCost=100.00
[05/08 17:45:29     95s] (I)       Layer4  viaCost=100.00
[05/08 17:45:29     95s] (I)       Layer5  viaCost=200.00
[05/08 17:45:29     95s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:45:29     95s] (I)       routing area        :  (0, 0) - (770560, 400960)
[05/08 17:45:29     95s] (I)       core area           :  (20160, 20160) - (750400, 380800)
[05/08 17:45:29     95s] (I)       Site Width          :  1120  (dbu)
[05/08 17:45:29     95s] (I)       Row Height          :  7840  (dbu)
[05/08 17:45:29     95s] (I)       GCell Width         :  7840  (dbu)
[05/08 17:45:29     95s] (I)       GCell Height        :  7840  (dbu)
[05/08 17:45:29     95s] (I)       grid                :    98    51     6
[05/08 17:45:29     95s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[05/08 17:45:29     95s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[05/08 17:45:29     95s] (I)       Default wire width  :   460   560   560   560   560   880
[05/08 17:45:29     95s] (I)       Default wire space  :   460   560   560   560   560   920
[05/08 17:45:29     95s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[05/08 17:45:29     95s] (I)       First Track Coord   :     0   560   560   560   560  2800
[05/08 17:45:29     95s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[05/08 17:45:29     95s] (I)       Total num of tracks :     0   688   358   688   358   343
[05/08 17:45:29     95s] (I)       Num of masks        :     1     1     1     1     1     1
[05/08 17:45:29     95s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/08 17:45:29     95s] (I)       --------------------------------------------------------
[05/08 17:45:29     95s] 
[05/08 17:45:29     95s] [NR-eGR] ============ Routing rule table ============
[05/08 17:45:29     95s] [NR-eGR] Rule id 0. Nets 0 
[05/08 17:45:29     95s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/08 17:45:29     95s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[05/08 17:45:29     95s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:45:29     95s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:45:29     95s] [NR-eGR] ========================================
[05/08 17:45:29     95s] [NR-eGR] 
[05/08 17:45:29     95s] (I)       After initializing earlyGlobalRoute syMemory usage = 1057.3 MB
[05/08 17:45:29     95s] (I)       Loading and dumping file time : 0.01 seconds
[05/08 17:45:29     95s] (I)       total 2D Cap : 155735 = (70168 H, 85567 V)
[05/08 17:45:29     95s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/08 17:45:29     96s] End AAE Lib Interpolated Model. (MEM=1057.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:45:29     96s]   For power domain auto-default:
[05/08 17:45:29     96s]     Buffers:     CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
[05/08 17:45:29     96s]     Inverters:   CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
[05/08 17:45:29     96s]     Clock gates: CKLNQD8BWP7T CKLNQD6BWP7T CKLNQD4BWP7T CKLNQD2BWP7T CKLNQD1BWP7T 
[05/08 17:45:29     96s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 77240.934um^2
[05/08 17:45:29     96s]   Top Routing info:
[05/08 17:45:29     96s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[05/08 17:45:29     96s]     Unshielded; Mask Constraint: 0.
[05/08 17:45:29     96s]   Trunk Routing info:
[05/08 17:45:29     96s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[05/08 17:45:29     96s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[05/08 17:45:29     96s]   Leaf Routing info:
[05/08 17:45:29     96s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[05/08 17:45:29     96s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[05/08 17:45:29     96s]   For timing_corner typical_dly:setup, late:
[05/08 17:45:29     96s]     Slew time target (leaf):    0.393ns
[05/08 17:45:29     96s]     Slew time target (trunk):   0.393ns
[05/08 17:45:29     96s]     Slew time target (top):     0.393ns (Note: no nets are considered top nets in this clock tree)
[05/08 17:45:29     96s]     Buffer unit delay for power domain auto-default:   0.128ns
[05/08 17:45:29     96s]     Buffer max distance for power domain auto-default: 2514.839um
[05/08 17:45:29     96s]   Fastest wire driving cells and distances for power domain auto-default:
[05/08 17:45:29     96s]     Buffer    : {lib_cell:CKBD12BWP7T, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=2514.839um, saturatedSlew=0.341ns, speed=8205.021um per ns, cellArea=19.204um^2 per 1000um}
[05/08 17:45:30     96s]     Inverter  : {lib_cell:CKND12BWP7T, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=1634.763um, saturatedSlew=0.212ns, speed=9521.040um per ns, cellArea=21.485um^2 per 1000um}
[05/08 17:45:30     97s]     Clock gate: {lib_cell:CKLNQD8BWP7T, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=2291.111um, saturatedSlew=0.341ns, speed=6365.966um per ns, cellArea=28.744um^2 per 1000um}
[05/08 17:45:31     98s]   To disable library trimming, set_ccopt_property library_trimming false.
[05/08 17:45:31     98s] Library Trimming done.
[05/08 17:45:31     98s] **WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.298.
[05/08 17:45:31     98s] Type 'man IMPCCOPT-1041' for more detail.
[05/08 17:45:31     98s] 
[05/08 17:45:31     98s] Logic Sizing Table:
[05/08 17:45:31     98s] 
[05/08 17:45:31     98s] ----------------------------------------------------------
[05/08 17:45:31     98s] Cell    Instance count    Source    Eligible library cells
[05/08 17:45:31     98s] ----------------------------------------------------------
[05/08 17:45:31     98s]   (empty table)
[05/08 17:45:31     98s] ----------------------------------------------------------
[05/08 17:45:31     98s] 
[05/08 17:45:31     98s] 
[05/08 17:45:31     98s] Clock tree balancer configuration for skew_group clk/typical_constraint:
[05/08 17:45:31     98s]   Sources:                     pin clk
[05/08 17:45:31     98s]   Total number of sinks:       692
[05/08 17:45:31     98s]   Delay constrained sinks:     692
[05/08 17:45:31     98s]   Non-leaf sinks:              0
[05/08 17:45:31     98s]   Ignore pins:                 0
[05/08 17:45:31     98s]  Timing corner typical_dly:setup.late:
[05/08 17:45:31     98s]   Skew target:                 0.128ns
[05/08 17:45:31     98s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/08 17:45:31     98s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/08 17:45:31     98s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/08 17:45:31     98s] Primary reporting skew group is skew_group clk/typical_constraint with 692 clock sinks.
[05/08 17:45:31     98s] 
[05/08 17:45:31     98s] Via Selection for Estimated Routes (rule default):
[05/08 17:45:31     98s] 
[05/08 17:45:31     98s] ------------------------------------------------------------
[05/08 17:45:31     98s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[05/08 17:45:31     98s] Range                (Ohm)    (fF)     (fs)     Only
[05/08 17:45:31     98s] ------------------------------------------------------------
[05/08 17:45:31     98s] M1-M2    VIA12_VV    6.400    0.033    0.214    false
[05/08 17:45:31     98s] M2-M3    VIA2        6.400    0.025    0.160    false
[05/08 17:45:31     98s] M3-M4    VIA3        6.400    0.025    0.160    false
[05/08 17:45:31     98s] M4-M5    VIA4        6.400    0.025    0.158    false
[05/08 17:45:31     98s] M5-M6    VIA5        2.540    0.048    0.121    false
[05/08 17:45:31     98s] ------------------------------------------------------------
[05/08 17:45:31     98s] 
[05/08 17:45:31     98s] No ideal nets found in the clock tree
[05/08 17:45:31     98s] **ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
[05/08 17:45:31     98s]   libCDSCoinUtils.so: cannot open shared object file: No such file or directory
[05/08 17:45:31     98s]   libCoinUtils.so: cannot open shared object file: No such file or directory
[05/08 17:45:31     98s]   libCDSClp.so: cannot open shared object file: No such file or directory
[05/08 17:45:31     98s]   libClp.so: cannot open shared object file: No such file or directory.
[05/08 17:45:31     98s] Failed to load LP libraries; retrying...
[05/08 17:45:32     98s] **ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
[05/08 17:45:32     98s]   libCDSCoinUtils.so: cannot open shared object file: No such file or directory
[05/08 17:45:32     98s]   libCoinUtils.so: cannot open shared object file: No such file or directory
[05/08 17:45:32     98s]   libCDSClp.so: cannot open shared object file: No such file or directory
[05/08 17:45:32     98s]   libClp.so: cannot open shared object file: No such file or directory.
[05/08 17:45:32     98s] Failed to load LP libraries; retrying...
[05/08 17:45:33     98s] **ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
[05/08 17:45:33     98s]   libCDSCoinUtils.so: cannot open shared object file: No such file or directory
[05/08 17:45:33     98s]   libCoinUtils.so: cannot open shared object file: No such file or directory
[05/08 17:45:33     98s]   libCDSClp.so: cannot open shared object file: No such file or directory
[05/08 17:45:33     98s]   libClp.so: cannot open shared object file: No such file or directory.
[05/08 17:45:33     98s] Unable to load LP libraries
[05/08 17:45:33     98s] Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:04.5)
[05/08 17:45:33     98s] Check Prerequisites done. (took cpu=0:00:02.3 real=0:00:04.6)
[05/08 17:45:33     98s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.3 real=0:00:04.6)
[05/08 17:45:33     98s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 17:45:33     98s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[05/08 17:45:33     98s] Set place::cacheFPlanSiteMark to 0
[05/08 17:45:33     98s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:45:33     98s] #% End ccopt_design (date=05/08 17:45:33, total cpu=0:00:02.7, real=0:00:05.0, peak res=831.9M, current mem=831.8M)
[05/08 17:45:33     98s] 
[05/08 17:45:44     99s] <CMD> optDesign -postCTS -drv -outDir ./reports/postCTS -noOutDir
[05/08 17:45:44     99s] **WARN: (IMPOPT-576):	35 nets have unplaced terms. 
[05/08 17:45:44     99s] Type 'man IMPOPT-576' for more detail.
[05/08 17:45:44     99s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/08 17:45:44     99s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[05/08 17:45:44     99s] Core basic site is core7T
[05/08 17:45:44     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:45:44     99s] #spOpts: mergeVia=F 
[05/08 17:45:44     99s] GigaOpt running with 1 threads.
[05/08 17:45:44     99s] Info: 1 threads available for lower-level modules during optimization.
[05/08 17:45:44     99s] #spOpts: mergeVia=F 
[05/08 17:45:44     99s] 
[05/08 17:45:44     99s] Creating Lib Analyzer ...
[05/08 17:45:44     99s] Total number of usable buffers from Lib Analyzer: 24 ( DEL02BWP7T DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T CKBD8BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[05/08 17:45:44     99s] Total number of usable inverters from Lib Analyzer: 21 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T INVD10BWP7T CKND12BWP7T INVD12BWP7T)
[05/08 17:45:44     99s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[05/08 17:45:44     99s] 
[05/08 17:45:45    101s] Creating Lib Analyzer, finished. 
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	data[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	data[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	data[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	data[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	data[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	data[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	data[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	data[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	PC[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (IMPOPT-665):	PC[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:45:45    101s] Type 'man IMPOPT-665' for more detail.
[05/08 17:45:45    101s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[05/08 17:45:45    101s] To increase the message display limit, refer to the product command reference manual.
[05/08 17:45:45    101s] Effort level <high> specified for reg2reg path_group
[05/08 17:45:45    101s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 834.1M, totSessionCpu=0:01:41 **
[05/08 17:45:45    101s] **WARN: (IMPTCM-19):	Command 'setTrialRouteMode' is obsolete and will be removed in future releases. Use 'setTrialRouteModePrv' instead. You should update 'setTrialRouteMode' to 'setTrialRouteModePrv' in your script.
[05/08 17:45:45    101s] Added -handlePreroute to trialRouteMode
[05/08 17:45:45    101s] *** optDesign -postCTS ***
[05/08 17:45:45    101s] DRC Margin: user margin 0.0; extra margin 0.2
[05/08 17:45:45    101s] Hold Target Slack: user slack 0
[05/08 17:45:45    101s] Setup Target Slack: user slack 0; extra slack 0.1
[05/08 17:45:45    101s] setUsefulSkewMode -ecoRoute false
[05/08 17:45:45    101s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/08 17:45:47    101s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/08 17:45:47    101s] Type 'man IMPOPT-3195' for more detail.
[05/08 17:45:47    101s] Deleting Cell Server ...
[05/08 17:45:47    101s] Deleting Lib Analyzer.
[05/08 17:45:47    101s] Multi-VT timing optimization disabled based on library information.
[05/08 17:45:47    101s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 17:45:47    101s] Summary for sequential cells identification: 
[05/08 17:45:47    101s]   Identified SBFF number: 126
[05/08 17:45:47    101s]   Identified MBFF number: 0
[05/08 17:45:47    101s]   Identified SB Latch number: 0
[05/08 17:45:47    101s]   Identified MB Latch number: 0
[05/08 17:45:47    101s]   Not identified SBFF number: 0
[05/08 17:45:47    101s]   Not identified MBFF number: 0
[05/08 17:45:47    101s]   Not identified SB Latch number: 0
[05/08 17:45:47    101s]   Not identified MB Latch number: 0
[05/08 17:45:47    101s]   Number of sequential cells which are not FFs: 34
[05/08 17:45:47    101s] Creating Cell Server, finished. 
[05/08 17:45:47    101s] 
[05/08 17:45:47    101s] Deleting Cell Server ...
[05/08 17:45:47    101s] Start to check current routing status for nets...
[05/08 17:45:47    101s] All nets are already routed correctly.
[05/08 17:45:47    101s] End to check current routing status for nets (mem=1081.3M)
[05/08 17:45:47    101s] **WARN: (IMPTCM-19):	Command 'setTrialRouteMode' is obsolete and will be removed in future releases. Use 'setTrialRouteModePrv' instead. You should update 'setTrialRouteMode' to 'setTrialRouteModePrv' in your script.
[05/08 17:45:47    101s] #################################################################################
[05/08 17:45:47    101s] # Design Stage: PreRoute
[05/08 17:45:47    101s] # Design Name: processador_6_instrucoes
[05/08 17:45:47    101s] # Design Mode: 90nm
[05/08 17:45:47    101s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:45:47    101s] # Parasitics Mode: No SPEF/RCDB
[05/08 17:45:47    101s] # Signoff Settings: SI Off 
[05/08 17:45:47    101s] #################################################################################
[05/08 17:45:47    101s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:45:47    101s] Calculate delays in Single mode...
[05/08 17:45:47    101s] Topological Sorting (REAL = 0:00:00.0, MEM = 1079.3M, InitMEM = 1079.3M)
[05/08 17:45:47    101s] End AAE Lib Interpolated Model. (MEM=1095.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:45:47    101s] Total number of fetched objects 1810
[05/08 17:45:47    101s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:45:47    101s] End delay calculation. (MEM=1136.68 CPU=0:00:00.3 REAL=0:00:00.0)
[05/08 17:45:47    101s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1136.7M) ***
[05/08 17:45:47    101s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:42 mem=1136.7M)
[05/08 17:45:47    101s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.585  |  3.585  |  8.780  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    103 (103)     |   -0.102   |    103 (103)     |
|   max_tran     |    99 (1531)     |   -2.089   |    99 (1531)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.321%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 847.7M, totSessionCpu=0:01:42 **
[05/08 17:45:47    101s] PhyDesignGrid: maxLocalDensity 0.98
[05/08 17:45:47    101s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=1069.4M
[05/08 17:45:47    101s] #spOpts: mergeVia=F 
[05/08 17:45:47    101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=1069.4M
[05/08 17:45:47    101s] *** Starting optimizing excluded clock nets MEM= 1069.4M) ***
[05/08 17:45:47    101s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1069.4M) ***
[05/08 17:45:47    101s] *** Starting optimizing excluded clock nets MEM= 1069.4M) ***
[05/08 17:45:47    101s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1069.4M) ***
[05/08 17:45:47    101s] Info: Done creating the CCOpt slew target map.
[05/08 17:45:47    102s] Begin: GigaOpt high fanout net optimization
[05/08 17:45:47    102s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:45:48    102s] PhyDesignGrid: maxLocalDensity 0.98
[05/08 17:45:48    102s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=1093.4M
[05/08 17:45:48    102s] #spOpts: mergeVia=F 
[05/08 17:45:48    102s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=1093.4M
[05/08 17:45:48    102s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=1093.4M
[05/08 17:45:49    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=1095.4M
[05/08 17:45:49    103s] 
[05/08 17:45:49    103s] Footprint cell infomation for calculating maxBufDist
[05/08 17:45:49    103s] *info: There are 20 candidate Buffer cells
[05/08 17:45:49    103s] *info: There are 19 candidate Inverter cells
[05/08 17:45:49    103s] 
[05/08 17:45:49    103s] 
[05/08 17:45:49    103s] Creating Lib Analyzer ...
[05/08 17:45:49    103s] Total number of usable buffers from Lib Analyzer: 20 ( DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[05/08 17:45:49    103s] Total number of usable inverters from Lib Analyzer: 19 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T CKND12BWP7T)
[05/08 17:45:49    103s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[05/08 17:45:49    103s] 
[05/08 17:45:51    105s] Creating Lib Analyzer, finished. 
[05/08 17:45:51    105s] 
[05/08 17:45:51    105s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[05/08 17:45:51    105s] ### Creating LA Mngr. totSessionCpu=0:01:45 mem=1189.2M
[05/08 17:45:51    105s] ### Creating LA Mngr, finished. totSessionCpu=0:01:45 mem=1189.2M
[05/08 17:45:52    106s] +----------+---------+--------+--------+------------+--------+
[05/08 17:45:52    106s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/08 17:45:52    106s] +----------+---------+--------+--------+------------+--------+
[05/08 17:45:52    106s] |    81.32%|        -|   0.100|   0.000|   0:00:00.0| 1284.6M|
[05/08 17:45:52    106s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:45:52    106s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:45:52    106s] |    81.32%|        -|   0.100|   0.000|   0:00:00.0| 1284.6M|
[05/08 17:45:52    106s] +----------+---------+--------+--------+------------+--------+
[05/08 17:45:52    106s] 
[05/08 17:45:52    106s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1284.6M) ***
[05/08 17:45:52    106s] **** Begin NDR-Layer Usage Statistics ****
[05/08 17:45:52    106s] 0 Ndr or Layer constraints added by optimization 
[05/08 17:45:52    106s] **** End NDR-Layer Usage Statistics ****
[05/08 17:45:52    106s] End: GigaOpt high fanout net optimization
[05/08 17:45:52    106s] Begin: GigaOpt DRV Optimization
[05/08 17:45:52    106s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:45:52    106s] PhyDesignGrid: maxLocalDensity 0.98
[05/08 17:45:52    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:46 mem=1216.8M
[05/08 17:45:52    106s] #spOpts: mergeVia=F 
[05/08 17:45:52    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:46 mem=1216.8M
[05/08 17:45:52    106s] 
[05/08 17:45:52    106s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[05/08 17:45:52    106s] ### Creating LA Mngr. totSessionCpu=0:01:46 mem=1216.8M
[05/08 17:45:52    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:46 mem=1216.8M
[05/08 17:45:53    107s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:45:53    107s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/08 17:45:53    107s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:45:53    107s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/08 17:45:53    107s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:45:53    107s] Info: violation cost 1156.773193 (cap = 67.459740, tran = 1089.313232, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:45:53    107s] |   110|  1718|    -2.41|   110|   110|    -0.12|     0|     0|     0|     0|     3.58|     0.00|       0|       0|       0|  81.32|          |         |
[05/08 17:45:56    110s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:45:56    110s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.59|     0.00|      17|       0|      94|  82.34| 0:00:03.0|  1279.1M|
[05/08 17:45:56    110s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:45:56    110s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.59|     0.00|       0|       0|       0|  82.34| 0:00:00.0|  1279.1M|
[05/08 17:45:56    110s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:45:56    110s] **** Begin NDR-Layer Usage Statistics ****
[05/08 17:45:56    110s] 0 Ndr or Layer constraints added by optimization 
[05/08 17:45:56    110s] **** End NDR-Layer Usage Statistics ****
[05/08 17:45:56    110s] 
[05/08 17:45:56    110s] *** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1279.1M) ***
[05/08 17:45:56    110s] 
[05/08 17:45:56    110s] *** Starting refinePlace (0:01:50 mem=1295.1M) ***
[05/08 17:45:56    110s] Total net bbox length = 7.288e+04 (3.996e+04 3.292e+04) (ext = 1.338e+04)
[05/08 17:45:56    110s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 17:45:56    110s] default core: bins with density >  0.75 =   90 % ( 45 / 50 )
[05/08 17:45:56    110s] Density distribution unevenness ratio = 2.249%
[05/08 17:45:56    110s] RPlace IncrNP Skipped
[05/08 17:45:56    110s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1295.1MB) @(0:01:50 - 0:01:50).
[05/08 17:45:56    110s] Starting refinePlace ...
[05/08 17:45:56    110s] default core: bins with density >  0.75 =   84 % ( 42 / 50 )
[05/08 17:45:56    110s] Density distribution unevenness ratio = 2.229%
[05/08 17:45:56    110s]   Spread Effort: high, pre-route mode, useDDP on.
[05/08 17:45:56    110s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1295.1MB) @(0:01:50 - 0:01:50).
[05/08 17:45:56    110s] Move report: preRPlace moves 182 insts, mean move: 1.79 um, max move: 8.96 um
[05/08 17:45:56    110s] 	Max move on inst (FE_OFC10_PC_5): (255.36, 186.48) --> (260.40, 182.56)
[05/08 17:45:56    110s] 	Length: 7 sites, height: 1 rows, site name: core7T, cell type: BUFFD3BWP7T
[05/08 17:45:56    110s] wireLenOptFixPriorityInst 0 inst fixed
[05/08 17:45:56    110s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 17:45:56    110s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1295.1MB) @(0:01:50 - 0:01:50).
[05/08 17:45:56    110s] Move report: Detail placement moves 182 insts, mean move: 1.79 um, max move: 8.96 um
[05/08 17:45:56    110s] 	Max move on inst (FE_OFC10_PC_5): (255.36, 186.48) --> (260.40, 182.56)
[05/08 17:45:56    110s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1295.1MB
[05/08 17:45:56    110s] Statistics of distance of Instance movement in refine placement:
[05/08 17:45:56    110s]   maximum (X+Y) =         8.96 um
[05/08 17:45:56    110s]   inst (FE_OFC10_PC_5) with max move: (255.36, 186.48) -> (260.4, 182.56)
[05/08 17:45:56    110s]   mean    (X+Y) =         1.79 um
[05/08 17:45:56    110s] Summary Report:
[05/08 17:45:56    110s] Instances move: 182 (out of 1780 movable)
[05/08 17:45:56    110s] Instances flipped: 0
[05/08 17:45:56    110s] Mean displacement: 1.79 um
[05/08 17:45:56    110s] Max displacement: 8.96 um (Instance: FE_OFC10_PC_5) (255.36, 186.48) -> (260.4, 182.56)
[05/08 17:45:56    110s] 	Length: 7 sites, height: 1 rows, site name: core7T, cell type: BUFFD3BWP7T
[05/08 17:45:56    110s] Total instances moved : 182
[05/08 17:45:56    110s] Total net bbox length = 7.305e+04 (4.011e+04 3.294e+04) (ext = 1.338e+04)
[05/08 17:45:56    110s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1295.1MB
[05/08 17:45:56    110s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1295.1MB) @(0:01:50 - 0:01:50).
[05/08 17:45:56    110s] *** Finished refinePlace (0:01:50 mem=1295.1M) ***
[05/08 17:45:56    110s] *** maximum move = 8.96 um ***
[05/08 17:45:56    110s] *** Finished re-routing un-routed nets (1295.1M) ***
[05/08 17:45:56    110s] 
[05/08 17:45:56    110s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1295.1M) ***
[05/08 17:45:56    110s] End: GigaOpt DRV Optimization
[05/08 17:45:56    110s] GigaOpt: Cleaning up trial route
[05/08 17:45:56    110s] ### Creating LA Mngr. totSessionCpu=0:01:50 mem=1276.0M
[05/08 17:45:56    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:50 mem=1276.0M
[05/08 17:45:56    110s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/08 17:45:56    110s] [PSP]     Started earlyGlobalRoute kernel
[05/08 17:45:56    110s] [PSP]     Initial Peak syMemory usage = 1276.0 MB
[05/08 17:45:56    110s] (I)       Reading DB...
[05/08 17:45:56    110s] (I)       congestionReportName   : 
[05/08 17:45:56    110s] (I)       layerRangeFor2DCongestion : 
[05/08 17:45:56    110s] (I)       buildTerm2TermWires    : 1
[05/08 17:45:56    110s] (I)       doTrackAssignment      : 1
[05/08 17:45:56    110s] (I)       dumpBookshelfFiles     : 0
[05/08 17:45:56    110s] (I)       numThreads             : 1
[05/08 17:45:56    110s] (I)       bufferingAwareRouting  : false
[05/08 17:45:56    110s] [NR-eGR] honorMsvRouteConstraint: false
[05/08 17:45:56    110s] (I)       honorPin               : false
[05/08 17:45:56    110s] (I)       honorPinGuide          : true
[05/08 17:45:56    110s] (I)       honorPartition         : false
[05/08 17:45:56    110s] (I)       allowPartitionCrossover: false
[05/08 17:45:56    110s] (I)       honorSingleEntry       : true
[05/08 17:45:56    110s] (I)       honorSingleEntryStrong : true
[05/08 17:45:56    110s] (I)       handleViaSpacingRule   : false
[05/08 17:45:56    110s] (I)       handleEolSpacingRule   : false
[05/08 17:45:56    110s] (I)       PDConstraint           : none
[05/08 17:45:56    110s] (I)       expBetterNDRHandling   : false
[05/08 17:45:56    110s] [NR-eGR] honorClockSpecNDR      : 0
[05/08 17:45:56    110s] (I)       routingEffortLevel     : 3
[05/08 17:45:56    110s] (I)       effortLevel            : standard
[05/08 17:45:56    110s] [NR-eGR] minRouteLayer          : 2
[05/08 17:45:56    110s] [NR-eGR] maxRouteLayer          : 127
[05/08 17:45:56    110s] (I)       relaxedTopLayerCeiling : 127
[05/08 17:45:56    110s] (I)       relaxedBottomLayerFloor: 2
[05/08 17:45:56    110s] (I)       numRowsPerGCell        : 1
[05/08 17:45:56    110s] (I)       speedUpLargeDesign     : 0
[05/08 17:45:56    110s] (I)       multiThreadingTA       : 1
[05/08 17:45:56    110s] (I)       blkAwareLayerSwitching : 1
[05/08 17:45:56    110s] (I)       optimizationMode       : false
[05/08 17:45:56    110s] (I)       routeSecondPG          : false
[05/08 17:45:56    110s] (I)       scenicRatioForLayerRelax: 0.00
[05/08 17:45:56    110s] (I)       detourLimitForLayerRelax: 0.00
[05/08 17:45:56    110s] (I)       punchThroughDistance   : 500.00
[05/08 17:45:56    110s] (I)       scenicBound            : 1.15
[05/08 17:45:56    110s] (I)       maxScenicToAvoidBlk    : 100.00
[05/08 17:45:56    110s] (I)       source-to-sink ratio   : 0.00
[05/08 17:45:56    110s] (I)       targetCongestionRatioH : 1.00
[05/08 17:45:56    110s] (I)       targetCongestionRatioV : 1.00
[05/08 17:45:56    110s] (I)       layerCongestionRatio   : 0.70
[05/08 17:45:56    110s] (I)       m1CongestionRatio      : 0.10
[05/08 17:45:56    110s] (I)       m2m3CongestionRatio    : 0.70
[05/08 17:45:56    110s] (I)       localRouteEffort       : 1.00
[05/08 17:45:56    110s] (I)       numSitesBlockedByOneVia: 8.00
[05/08 17:45:56    110s] (I)       supplyScaleFactorH     : 1.00
[05/08 17:45:56    110s] (I)       supplyScaleFactorV     : 1.00
[05/08 17:45:56    110s] (I)       highlight3DOverflowFactor: 0.00
[05/08 17:45:56    110s] (I)       doubleCutViaModelingRatio: 0.00
[05/08 17:45:56    110s] (I)       routeVias              : 
[05/08 17:45:56    110s] (I)       readTROption           : true
[05/08 17:45:56    110s] (I)       extraSpacingFactor     : 1.00
[05/08 17:45:56    110s] [NR-eGR] numTracksPerClockWire  : 0
[05/08 17:45:56    110s] (I)       routeSelectedNetsOnly  : false
[05/08 17:45:56    110s] (I)       clkNetUseMaxDemand     : false
[05/08 17:45:56    110s] (I)       extraDemandForClocks   : 0
[05/08 17:45:56    110s] (I)       steinerRemoveLayers    : false
[05/08 17:45:56    110s] (I)       demoteLayerScenicScale : 1.00
[05/08 17:45:56    110s] (I)       nonpreferLayerCostScale : 100.00
[05/08 17:45:56    110s] (I)       similarTopologyRoutingFast : false
[05/08 17:45:56    110s] (I)       spanningTreeRefinement : false
[05/08 17:45:56    110s] (I)       spanningTreeRefinementAlpha : 0.50
[05/08 17:45:56    110s] (I)       before initializing RouteDB syMemory usage = 1276.0 MB
[05/08 17:45:56    110s] (I)       starting read tracks
[05/08 17:45:56    110s] (I)       build grid graph
[05/08 17:45:56    110s] (I)       build grid graph start
[05/08 17:45:56    110s] [NR-eGR] Layer1 has no routable track
[05/08 17:45:56    110s] [NR-eGR] Layer2 has single uniform track structure
[05/08 17:45:56    110s] [NR-eGR] Layer3 has single uniform track structure
[05/08 17:45:56    110s] [NR-eGR] Layer4 has single uniform track structure
[05/08 17:45:56    110s] [NR-eGR] Layer5 has single uniform track structure
[05/08 17:45:56    110s] [NR-eGR] Layer6 has single uniform track structure
[05/08 17:45:56    110s] (I)       build grid graph end
[05/08 17:45:56    110s] (I)       numViaLayers=6
[05/08 17:45:56    110s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:45:56    110s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:45:56    110s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:45:56    110s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:45:56    110s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:45:56    110s] (I)       end build via table
[05/08 17:45:56    110s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[05/08 17:45:56    110s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/08 17:45:56    110s] (I)       readDataFromPlaceDB
[05/08 17:45:56    110s] (I)       Read net information..
[05/08 17:45:56    110s] [NR-eGR] Read numTotalNets=1811  numIgnoredNets=0
[05/08 17:45:56    110s] (I)       Read testcase time = 0.000 seconds
[05/08 17:45:56    110s] 
[05/08 17:45:56    110s] (I)       read default dcut vias
[05/08 17:45:56    110s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:45:56    110s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:45:56    110s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:45:56    110s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:45:56    110s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:45:56    110s] (I)       build grid graph start
[05/08 17:45:56    110s] (I)       build grid graph end
[05/08 17:45:56    110s] (I)       Model blockage into capacity
[05/08 17:45:56    110s] (I)       Read numBlocks=159  numPreroutedWires=0  numCapScreens=0
[05/08 17:45:56    110s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/08 17:45:56    110s] (I)       blocked area on Layer2 : 20762265600  (6.72%)
[05/08 17:45:56    110s] (I)       blocked area on Layer3 : 0  (0.00%)
[05/08 17:45:56    110s] (I)       blocked area on Layer4 : 0  (0.00%)
[05/08 17:45:56    110s] (I)       blocked area on Layer5 : 0  (0.00%)
[05/08 17:45:56    110s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/08 17:45:56    110s] (I)       Modeling time = 0.000 seconds
[05/08 17:45:56    110s] 
[05/08 17:45:56    110s] (I)       Number of ignored nets = 0
[05/08 17:45:56    110s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 17:45:56    110s] (I)       Number of clock nets = 1.  Ignored: No
[05/08 17:45:56    110s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 17:45:56    110s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 17:45:56    110s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 17:45:56    110s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 17:45:56    110s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 17:45:56    110s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 17:45:56    110s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:45:56    110s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 17:45:56    110s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1276.0 MB
[05/08 17:45:56    110s] (I)       Ndr track 0 does not exist
[05/08 17:45:56    110s] (I)       Layer1  viaCost=300.00
[05/08 17:45:56    110s] (I)       Layer2  viaCost=100.00
[05/08 17:45:56    110s] (I)       Layer3  viaCost=100.00
[05/08 17:45:56    110s] (I)       Layer4  viaCost=100.00
[05/08 17:45:56    110s] (I)       Layer5  viaCost=200.00
[05/08 17:45:56    110s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:45:56    110s] (I)       routing area        :  (0, 0) - (770560, 400960)
[05/08 17:45:56    110s] (I)       core area           :  (20160, 20160) - (750400, 380800)
[05/08 17:45:56    110s] (I)       Site Width          :  1120  (dbu)
[05/08 17:45:56    110s] (I)       Row Height          :  7840  (dbu)
[05/08 17:45:56    110s] (I)       GCell Width         :  7840  (dbu)
[05/08 17:45:56    110s] (I)       GCell Height        :  7840  (dbu)
[05/08 17:45:56    110s] (I)       grid                :    98    51     6
[05/08 17:45:56    110s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[05/08 17:45:56    110s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[05/08 17:45:56    110s] (I)       Default wire width  :   460   560   560   560   560   880
[05/08 17:45:56    110s] (I)       Default wire space  :   460   560   560   560   560   920
[05/08 17:45:56    110s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[05/08 17:45:56    110s] (I)       First Track Coord   :     0   560   560   560   560  2800
[05/08 17:45:56    110s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[05/08 17:45:56    110s] (I)       Total num of tracks :     0   688   358   688   358   343
[05/08 17:45:56    110s] (I)       Num of masks        :     1     1     1     1     1     1
[05/08 17:45:56    110s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/08 17:45:56    110s] (I)       --------------------------------------------------------
[05/08 17:45:56    110s] 
[05/08 17:45:56    110s] [NR-eGR] ============ Routing rule table ============
[05/08 17:45:56    110s] [NR-eGR] Rule id 0. Nets 1811 
[05/08 17:45:56    110s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/08 17:45:56    110s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[05/08 17:45:56    110s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:45:56    110s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:45:56    110s] [NR-eGR] ========================================
[05/08 17:45:56    110s] [NR-eGR] 
[05/08 17:45:56    110s] (I)       After initializing earlyGlobalRoute syMemory usage = 1276.0 MB
[05/08 17:45:56    110s] (I)       Loading and dumping file time : 0.02 seconds
[05/08 17:45:56    110s] (I)       ============= Initialization =============
[05/08 17:45:56    110s] (I)       totalPins=8117  totalGlobalPin=7907 (97.41%)
[05/08 17:45:56    110s] (I)       total 2D Cap : 155735 = (70168 H, 85567 V)
[05/08 17:45:56    110s] [NR-eGR] Layer group 1: route 1811 net(s) in layer range [2, 6]
[05/08 17:45:56    110s] (I)       ============  Phase 1a Route ============
[05/08 17:45:56    110s] (I)       Phase 1a runs 0.00 seconds
[05/08 17:45:56    110s] (I)       Usage: 21784 = (11961 H, 9823 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.851e+04um V)
[05/08 17:45:56    110s] (I)       
[05/08 17:45:56    110s] (I)       ============  Phase 1b Route ============
[05/08 17:45:56    110s] (I)       Usage: 21784 = (11961 H, 9823 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.851e+04um V)
[05/08 17:45:56    110s] (I)       
[05/08 17:45:56    110s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.539328e+04um
[05/08 17:45:56    110s] (I)       ============  Phase 1c Route ============
[05/08 17:45:56    110s] (I)       Usage: 21784 = (11961 H, 9823 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.851e+04um V)
[05/08 17:45:56    110s] (I)       
[05/08 17:45:56    110s] (I)       ============  Phase 1d Route ============
[05/08 17:45:56    110s] (I)       Usage: 21784 = (11961 H, 9823 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.851e+04um V)
[05/08 17:45:56    110s] (I)       
[05/08 17:45:56    110s] (I)       ============  Phase 1e Route ============
[05/08 17:45:56    110s] (I)       Phase 1e runs 0.00 seconds
[05/08 17:45:56    110s] (I)       Usage: 21784 = (11961 H, 9823 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.851e+04um V)
[05/08 17:45:56    110s] (I)       
[05/08 17:45:56    110s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.539328e+04um
[05/08 17:45:56    110s] [NR-eGR] 
[05/08 17:45:56    110s] (I)       ============  Phase 1l Route ============
[05/08 17:45:56    110s] (I)       Phase 1l runs 0.00 seconds
[05/08 17:45:56    110s] (I)       
[05/08 17:45:56    110s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/08 17:45:56    110s] [NR-eGR]                OverCon            
[05/08 17:45:56    110s] [NR-eGR]                 #Gcell     %Gcell
[05/08 17:45:56    110s] [NR-eGR] Layer              (2)    OverCon 
[05/08 17:45:56    110s] [NR-eGR] ------------------------------------
[05/08 17:45:56    110s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/08 17:45:56    110s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/08 17:45:56    110s] [NR-eGR] Layer3       3( 0.06%)   ( 0.06%) 
[05/08 17:45:56    110s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/08 17:45:56    110s] [NR-eGR] Layer5       1( 0.02%)   ( 0.02%) 
[05/08 17:45:56    110s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[05/08 17:45:56    110s] [NR-eGR] ------------------------------------
[05/08 17:45:56    110s] [NR-eGR] Total        4( 0.02%)   ( 0.02%) 
[05/08 17:45:56    110s] [NR-eGR] 
[05/08 17:45:56    110s] (I)       Total Global Routing Runtime: 0.01 seconds
[05/08 17:45:56    110s] (I)       total 2D Cap : 155746 = (70168 H, 85578 V)
[05/08 17:45:56    110s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[05/08 17:45:56    110s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[05/08 17:45:56    110s] (I)       ============= track Assignment ============
[05/08 17:45:56    110s] (I)       extract Global 3D Wires
[05/08 17:45:56    110s] (I)       Extract Global WL : time=0.00
[05/08 17:45:56    110s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/08 17:45:56    110s] (I)       Initialization real time=0.00 seconds
[05/08 17:45:56    110s] (I)       Run Multi-thread track assignment
[05/08 17:45:56    110s] (I)       Kernel real time=0.03 seconds
[05/08 17:45:56    110s] (I)       End Greedy Track Assignment
[05/08 17:45:56    110s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 8117
[05/08 17:45:56    110s] [NR-eGR] Layer2(METAL2)(V) length: 2.646644e+04um, number of vias: 11538
[05/08 17:45:56    110s] [NR-eGR] Layer3(METAL3)(H) length: 3.771460e+04um, number of vias: 1772
[05/08 17:45:56    110s] [NR-eGR] Layer4(METAL4)(V) length: 1.379364e+04um, number of vias: 778
[05/08 17:45:56    110s] [NR-eGR] Layer5(METAL5)(H) length: 1.046388e+04um, number of vias: 73
[05/08 17:45:56    110s] [NR-eGR] Layer6(METAL6)(V) length: 1.107960e+03um, number of vias: 0
[05/08 17:45:56    110s] [NR-eGR] Total length: 8.954652e+04um, number of vias: 22278
[05/08 17:45:56    110s] [NR-eGR] End Peak syMemory usage = 1140.4 MB
[05/08 17:45:56    110s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.10 seconds
[05/08 17:45:56    110s] GigaOpt: Cleaning up extraction
[05/08 17:45:56    110s] Extraction called for design 'processador_6_instrucoes' of instances=1780 and nets=1829 using extraction engine 'preRoute' .
[05/08 17:45:56    110s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:45:56    110s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:45:56    110s] PreRoute RC Extraction called for design processador_6_instrucoes.
[05/08 17:45:56    110s] RC Extraction called in multi-corner(1) mode.
[05/08 17:45:56    110s] RCMode: PreRoute
[05/08 17:45:56    110s]       RC Corner Indexes            0   
[05/08 17:45:56    110s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:45:56    110s] Resistance Scaling Factor    : 1.00000 
[05/08 17:45:56    110s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:45:56    110s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:45:56    110s] Shrink Factor                : 1.00000
[05/08 17:45:56    110s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 17:45:56    110s] Using capacitance table file ...
[05/08 17:45:56    110s] Updating RC grid for preRoute extraction ...
[05/08 17:45:56    110s] Initializing multi-corner capacitance tables ... 
[05/08 17:45:56    110s] Initializing multi-corner resistance tables ...
[05/08 17:45:56    110s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1140.371M)
[05/08 17:45:56    110s] GigaOpt: Cleaning up delay & timing
[05/08 17:45:57    110s] #################################################################################
[05/08 17:45:57    110s] # Design Stage: PreRoute
[05/08 17:45:57    110s] # Design Name: processador_6_instrucoes
[05/08 17:45:57    110s] # Design Mode: 90nm
[05/08 17:45:57    110s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:45:57    110s] # Parasitics Mode: No SPEF/RCDB
[05/08 17:45:57    110s] # Signoff Settings: SI Off 
[05/08 17:45:57    110s] #################################################################################
[05/08 17:45:57    110s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:45:57    110s] Calculate delays in Single mode...
[05/08 17:45:57    110s] Topological Sorting (REAL = 0:00:00.0, MEM = 1138.4M, InitMEM = 1138.4M)
[05/08 17:45:57    110s] End AAE Lib Interpolated Model. (MEM=1154.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:45:57    111s] Total number of fetched objects 1827
[05/08 17:45:57    111s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:45:57    111s] End delay calculation. (MEM=1181.74 CPU=0:00:00.3 REAL=0:00:00.0)
[05/08 17:45:57    111s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1181.7M) ***
[05/08 17:45:57    111s] Begin: GigaOpt DRV Optimization (small scale fixing)
[05/08 17:45:57    111s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:45:57    111s] PhyDesignGrid: maxLocalDensity 0.98
[05/08 17:45:57    111s] ### Creating PhyDesignMc. totSessionCpu=0:01:51 mem=1181.7M
[05/08 17:45:57    111s] Core basic site is core7T
[05/08 17:45:57    111s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:45:57    111s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:51 mem=1181.7M
[05/08 17:45:57    111s] 
[05/08 17:45:57    111s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[05/08 17:45:57    111s] ### Creating LA Mngr. totSessionCpu=0:01:51 mem=1181.7M
[05/08 17:45:57    111s] ### Creating LA Mngr, finished. totSessionCpu=0:01:51 mem=1181.7M
[05/08 17:45:58    112s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:45:58    112s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/08 17:45:58    112s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:45:58    112s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/08 17:45:58    112s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:45:58    112s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:45:58    112s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.58|     0.00|       0|       0|       0|  82.34|          |         |
[05/08 17:45:58    112s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:45:58    112s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.58|     0.00|       0|       0|       0|  82.34| 0:00:00.0|  1273.3M|
[05/08 17:45:58    112s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:45:58    112s] **** Begin NDR-Layer Usage Statistics ****
[05/08 17:45:58    112s] 0 Ndr or Layer constraints added by optimization 
[05/08 17:45:58    112s] **** End NDR-Layer Usage Statistics ****
[05/08 17:45:58    112s] 
[05/08 17:45:58    112s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1273.3M) ***
[05/08 17:45:58    112s] 
[05/08 17:45:58    112s] End: GigaOpt DRV Optimization (small scale fixing)
[05/08 17:45:58    112s] GigaOpt: Cleaning up delay & timing
[05/08 17:45:58    112s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/08 17:45:59    112s] 
------------------------------------------------------------
     Summary (cpu=0.17min real=0.18min mem=1139.8M)                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.585  |  3.585  |  9.366  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.336%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:14, mem = 919.0M, totSessionCpu=0:01:53 **
[05/08 17:45:59    112s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.585  |  3.585  |  9.366  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.336%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:14, mem = 919.0M, totSessionCpu=0:01:53 **
[05/08 17:45:59    112s] Deleting Cell Server ...
[05/08 17:45:59    112s] Deleting Lib Analyzer.
[05/08 17:45:59    112s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/08 17:45:59    112s] Type 'man IMPOPT-3195' for more detail.
[05/08 17:45:59    112s] *** Finished optDesign ***
[05/08 17:45:59    112s] 
[05/08 17:45:59    112s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:13.2 real=0:00:14.8)
[05/08 17:45:59    112s] Info: pop threads available for lower-level modules during optimization.
[05/08 17:45:59    112s] Info: Destroy the CCOpt slew target map.
[05/08 17:45:59    112s] <CMD> optDesign -postCTS -outDir ./reports/postCTS -noOutDir
[05/08 17:45:59    112s] **WARN: (IMPOPT-576):	35 nets have unplaced terms. 
[05/08 17:45:59    112s] Type 'man IMPOPT-576' for more detail.
[05/08 17:45:59    112s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/08 17:45:59    112s] Core basic site is core7T
[05/08 17:45:59    112s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:45:59    112s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 17:45:59    112s] Summary for sequential cells identification: 
[05/08 17:45:59    112s]   Identified SBFF number: 126
[05/08 17:45:59    112s]   Identified MBFF number: 0
[05/08 17:45:59    112s]   Identified SB Latch number: 0
[05/08 17:45:59    112s]   Identified MB Latch number: 0
[05/08 17:45:59    112s]   Not identified SBFF number: 0
[05/08 17:45:59    112s]   Not identified MBFF number: 0
[05/08 17:45:59    112s]   Not identified SB Latch number: 0
[05/08 17:45:59    112s]   Not identified MB Latch number: 0
[05/08 17:45:59    112s]   Number of sequential cells which are not FFs: 34
[05/08 17:45:59    112s] Creating Cell Server, finished. 
[05/08 17:45:59    112s] 
[05/08 17:45:59    112s] #spOpts: mergeVia=F 
[05/08 17:45:59    112s] GigaOpt running with 1 threads.
[05/08 17:45:59    112s] Info: 1 threads available for lower-level modules during optimization.
[05/08 17:45:59    112s] #spOpts: mergeVia=F 
[05/08 17:45:59    112s] 
[05/08 17:45:59    112s] Creating Lib Analyzer ...
[05/08 17:45:59    112s] Total number of usable buffers from Lib Analyzer: 24 ( DEL02BWP7T DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T CKBD8BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[05/08 17:45:59    112s] Total number of usable inverters from Lib Analyzer: 21 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T INVD10BWP7T CKND12BWP7T INVD12BWP7T)
[05/08 17:45:59    112s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[05/08 17:45:59    112s] 
[05/08 17:46:00    114s] Creating Lib Analyzer, finished. 
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	data[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	data[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	data[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	data[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	data[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	data[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	data[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	data[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	PC[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (IMPOPT-665):	PC[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:00    114s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:00    114s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[05/08 17:46:00    114s] To increase the message display limit, refer to the product command reference manual.
[05/08 17:46:00    114s] Effort level <high> specified for reg2reg path_group
[05/08 17:46:01    114s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 874.2M, totSessionCpu=0:01:54 **
[05/08 17:46:01    114s] *** optDesign -postCTS ***
[05/08 17:46:01    114s] DRC Margin: user margin 0.0; extra margin 0.2
[05/08 17:46:01    114s] Hold Target Slack: user slack 0
[05/08 17:46:01    114s] Setup Target Slack: user slack 0; extra slack 0.1
[05/08 17:46:01    114s] setUsefulSkewMode -ecoRoute false
[05/08 17:46:01    114s] Deleting Cell Server ...
[05/08 17:46:01    114s] Deleting Lib Analyzer.
[05/08 17:46:01    114s] Multi-VT timing optimization disabled based on library information.
[05/08 17:46:01    114s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 17:46:01    114s] Summary for sequential cells identification: 
[05/08 17:46:01    114s]   Identified SBFF number: 126
[05/08 17:46:01    114s]   Identified MBFF number: 0
[05/08 17:46:01    114s]   Identified SB Latch number: 0
[05/08 17:46:01    114s]   Identified MB Latch number: 0
[05/08 17:46:01    114s]   Not identified SBFF number: 0
[05/08 17:46:01    114s]   Not identified MBFF number: 0
[05/08 17:46:01    114s]   Not identified SB Latch number: 0
[05/08 17:46:01    114s]   Not identified MB Latch number: 0
[05/08 17:46:01    114s]   Number of sequential cells which are not FFs: 34
[05/08 17:46:01    114s] Creating Cell Server, finished. 
[05/08 17:46:01    114s] 
[05/08 17:46:01    114s] Deleting Cell Server ...
[05/08 17:46:01    114s] Start to check current routing status for nets...
[05/08 17:46:01    114s] All nets are already routed correctly.
[05/08 17:46:01    114s] End to check current routing status for nets (mem=1115.4M)
[05/08 17:46:01    114s] ### Creating LA Mngr. totSessionCpu=0:01:55 mem=1182.1M
[05/08 17:46:02    115s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=1182.1M
[05/08 17:46:02    115s] Compute RC Scale Done ...
[05/08 17:46:02    115s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.585  |  3.585  |  9.366  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.336%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 912.8M, totSessionCpu=0:01:56 **
[05/08 17:46:02    115s] ** INFO : this run is activating low effort ccoptDesign flow
[05/08 17:46:02    115s] PhyDesignGrid: maxLocalDensity 0.98
[05/08 17:46:02    115s] ### Creating PhyDesignMc. totSessionCpu=0:01:56 mem=1151.5M
[05/08 17:46:02    115s] #spOpts: mergeVia=F 
[05/08 17:46:02    115s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:56 mem=1151.5M
[05/08 17:46:02    116s] *** Starting optimizing excluded clock nets MEM= 1151.5M) ***
[05/08 17:46:02    116s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1151.5M) ***
[05/08 17:46:02    116s] *** Starting optimizing excluded clock nets MEM= 1151.5M) ***
[05/08 17:46:02    116s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1151.5M) ***
[05/08 17:46:02    116s] Info: Done creating the CCOpt slew target map.
[05/08 17:46:02    116s] 
[05/08 17:46:02    116s] Active setup views:
[05/08 17:46:02    116s]  typical
[05/08 17:46:02    116s]   Dominating endpoints: 0
[05/08 17:46:02    116s]   Dominating TNS: -0.000
[05/08 17:46:02    116s] 
[05/08 17:46:02    116s] *** Timing Is met
[05/08 17:46:02    116s] *** Check timing (0:00:00.0)
[05/08 17:46:02    116s] **INFO: Flow update: Design timing is met.
[05/08 17:46:02    116s] **INFO: Flow update: Design timing is met.
[05/08 17:46:02    116s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:46:02    116s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=1151.5M
[05/08 17:46:02    116s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=1151.5M
[05/08 17:46:02    116s] Begin: Area Reclaim Optimization
[05/08 17:46:02    116s] 
[05/08 17:46:02    116s] Creating Lib Analyzer ...
[05/08 17:46:02    116s] Total number of usable buffers from Lib Analyzer: 20 ( DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[05/08 17:46:02    116s] Total number of usable inverters from Lib Analyzer: 19 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T CKND12BWP7T)
[05/08 17:46:02    116s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[05/08 17:46:02    116s] 
[05/08 17:46:04    117s] Creating Lib Analyzer, finished. 
[05/08 17:46:04    117s] PhyDesignGrid: maxLocalDensity 0.98
[05/08 17:46:04    117s] ### Creating PhyDesignMc. totSessionCpu=0:01:58 mem=1299.1M
[05/08 17:46:04    117s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:58 mem=1299.1M
[05/08 17:46:04    117s] 
[05/08 17:46:04    117s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[05/08 17:46:04    117s] ### Creating LA Mngr. totSessionCpu=0:01:58 mem=1299.1M
[05/08 17:46:04    117s] ### Creating LA Mngr, finished. totSessionCpu=0:01:58 mem=1299.1M
[05/08 17:46:04    117s] Usable buffer cells for single buffer setup transform:
[05/08 17:46:04    117s] DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD12BWP7T BUFFD12BWP7T 
[05/08 17:46:04    117s] Number of usable buffer cells above: 20
[05/08 17:46:04    117s] Reclaim Optimization WNS Slack 0.063  TNS Slack 0.000 Density 82.34
[05/08 17:46:04    117s] +----------+---------+--------+--------+------------+--------+
[05/08 17:46:04    117s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/08 17:46:04    117s] +----------+---------+--------+--------+------------+--------+
[05/08 17:46:04    117s] |    82.34%|        -|   0.063|   0.000|   0:00:00.0| 1299.1M|
[05/08 17:46:04    118s] |    82.34%|        0|   0.063|   0.000|   0:00:00.0| 1301.1M|
[05/08 17:46:04    118s] |    82.34%|        0|   0.063|   0.000|   0:00:00.0| 1301.1M|
[05/08 17:46:04    118s] |    81.95%|       16|   0.063|   0.000|   0:00:00.0| 1301.1M|
[05/08 17:46:04    118s] |    81.95%|        0|   0.063|   0.000|   0:00:00.0| 1301.1M|
[05/08 17:46:04    118s] |    81.94%|        1|   0.063|   0.000|   0:00:00.0| 1301.1M|
[05/08 17:46:04    118s] |    81.94%|        0|   0.063|   0.000|   0:00:00.0| 1301.1M|
[05/08 17:46:05    118s] |    81.94%|        0|   0.063|   0.000|   0:00:01.0| 1301.1M|
[05/08 17:46:05    118s] +----------+---------+--------+--------+------------+--------+
[05/08 17:46:05    118s] Reclaim Optimization End WNS Slack 0.063  TNS Slack 0.000 Density 81.94
[05/08 17:46:05    118s] 
[05/08 17:46:05    118s] ** Summary: Restruct = 0 Buffer Deletion = 16 Declone = 0 Resize = 1 **
[05/08 17:46:05    118s] --------------------------------------------------------------
[05/08 17:46:05    118s] |                                   | Total     | Sequential |
[05/08 17:46:05    118s] --------------------------------------------------------------
[05/08 17:46:05    118s] | Num insts resized                 |       1  |       0    |
[05/08 17:46:05    118s] | Num insts undone                  |       0  |       0    |
[05/08 17:46:05    118s] | Num insts Downsized               |       1  |       0    |
[05/08 17:46:05    118s] | Num insts Samesized               |       0  |       0    |
[05/08 17:46:05    118s] | Num insts Upsized                 |       0  |       0    |
[05/08 17:46:05    118s] | Num multiple commits+uncommits    |       0  |       -    |
[05/08 17:46:05    118s] --------------------------------------------------------------
[05/08 17:46:05    118s] **** Begin NDR-Layer Usage Statistics ****
[05/08 17:46:05    118s] 0 Ndr or Layer constraints added by optimization 
[05/08 17:46:05    118s] **** End NDR-Layer Usage Statistics ****
[05/08 17:46:05    118s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:03.0) **
[05/08 17:46:05    118s] *** Starting refinePlace (0:01:58 mem=1301.1M) ***
[05/08 17:46:05    118s] Total net bbox length = 7.298e+04 (4.006e+04 3.292e+04) (ext = 1.337e+04)
[05/08 17:46:05    118s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 17:46:05    118s] Starting refinePlace ...
[05/08 17:46:05    118s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 17:46:05    118s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1301.1MB) @(0:01:58 - 0:01:58).
[05/08 17:46:05    118s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 17:46:05    118s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1301.1MB
[05/08 17:46:05    118s] Statistics of distance of Instance movement in refine placement:
[05/08 17:46:05    118s]   maximum (X+Y) =         0.00 um
[05/08 17:46:05    118s]   mean    (X+Y) =         0.00 um
[05/08 17:46:05    118s] Summary Report:
[05/08 17:46:05    118s] Instances move: 0 (out of 1764 movable)
[05/08 17:46:05    118s] Instances flipped: 0
[05/08 17:46:05    118s] Mean displacement: 0.00 um
[05/08 17:46:05    118s] Max displacement: 0.00 um 
[05/08 17:46:05    118s] Total instances moved : 0
[05/08 17:46:05    118s] Total net bbox length = 7.298e+04 (4.006e+04 3.292e+04) (ext = 1.337e+04)
[05/08 17:46:05    118s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1301.1MB
[05/08 17:46:05    118s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1301.1MB) @(0:01:58 - 0:01:58).
[05/08 17:46:05    118s] *** Finished refinePlace (0:01:58 mem=1301.1M) ***
[05/08 17:46:05    118s] *** maximum move = 0.00 um ***
[05/08 17:46:05    118s] *** Finished re-routing un-routed nets (1301.1M) ***
[05/08 17:46:05    118s] 
[05/08 17:46:05    118s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1301.1M) ***
[05/08 17:46:05    118s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1159.57M, totSessionCpu=0:01:59).
[05/08 17:46:05    118s] ### Creating LA Mngr. totSessionCpu=0:01:59 mem=1159.6M
[05/08 17:46:05    118s] ### Creating LA Mngr, finished. totSessionCpu=0:01:59 mem=1159.6M
[05/08 17:46:05    118s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/08 17:46:05    118s] [PSP]     Started earlyGlobalRoute kernel
[05/08 17:46:05    118s] [PSP]     Initial Peak syMemory usage = 1159.6 MB
[05/08 17:46:05    118s] (I)       Reading DB...
[05/08 17:46:05    118s] (I)       congestionReportName   : 
[05/08 17:46:05    118s] (I)       layerRangeFor2DCongestion : 
[05/08 17:46:05    118s] (I)       buildTerm2TermWires    : 1
[05/08 17:46:05    118s] (I)       doTrackAssignment      : 1
[05/08 17:46:05    118s] (I)       dumpBookshelfFiles     : 0
[05/08 17:46:05    118s] (I)       numThreads             : 1
[05/08 17:46:05    118s] (I)       bufferingAwareRouting  : false
[05/08 17:46:05    118s] [NR-eGR] honorMsvRouteConstraint: false
[05/08 17:46:05    118s] (I)       honorPin               : false
[05/08 17:46:05    118s] (I)       honorPinGuide          : true
[05/08 17:46:05    118s] (I)       honorPartition         : false
[05/08 17:46:05    118s] (I)       allowPartitionCrossover: false
[05/08 17:46:05    118s] (I)       honorSingleEntry       : true
[05/08 17:46:05    118s] (I)       honorSingleEntryStrong : true
[05/08 17:46:05    118s] (I)       handleViaSpacingRule   : false
[05/08 17:46:05    118s] (I)       handleEolSpacingRule   : false
[05/08 17:46:05    118s] (I)       PDConstraint           : none
[05/08 17:46:05    118s] (I)       expBetterNDRHandling   : false
[05/08 17:46:05    118s] [NR-eGR] honorClockSpecNDR      : 0
[05/08 17:46:05    118s] (I)       routingEffortLevel     : 3
[05/08 17:46:05    118s] (I)       effortLevel            : standard
[05/08 17:46:05    118s] [NR-eGR] minRouteLayer          : 2
[05/08 17:46:05    118s] [NR-eGR] maxRouteLayer          : 127
[05/08 17:46:05    118s] (I)       relaxedTopLayerCeiling : 127
[05/08 17:46:05    118s] (I)       relaxedBottomLayerFloor: 2
[05/08 17:46:05    118s] (I)       numRowsPerGCell        : 1
[05/08 17:46:05    118s] (I)       speedUpLargeDesign     : 0
[05/08 17:46:05    118s] (I)       multiThreadingTA       : 1
[05/08 17:46:05    118s] (I)       blkAwareLayerSwitching : 1
[05/08 17:46:05    118s] (I)       optimizationMode       : false
[05/08 17:46:05    118s] (I)       routeSecondPG          : false
[05/08 17:46:05    118s] (I)       scenicRatioForLayerRelax: 0.00
[05/08 17:46:05    118s] (I)       detourLimitForLayerRelax: 0.00
[05/08 17:46:05    118s] (I)       punchThroughDistance   : 500.00
[05/08 17:46:05    118s] (I)       scenicBound            : 1.15
[05/08 17:46:05    118s] (I)       maxScenicToAvoidBlk    : 100.00
[05/08 17:46:05    118s] (I)       source-to-sink ratio   : 0.00
[05/08 17:46:05    118s] (I)       targetCongestionRatioH : 1.00
[05/08 17:46:05    118s] (I)       targetCongestionRatioV : 1.00
[05/08 17:46:05    118s] (I)       layerCongestionRatio   : 0.70
[05/08 17:46:05    118s] (I)       m1CongestionRatio      : 0.10
[05/08 17:46:05    118s] (I)       m2m3CongestionRatio    : 0.70
[05/08 17:46:05    118s] (I)       localRouteEffort       : 1.00
[05/08 17:46:05    118s] (I)       numSitesBlockedByOneVia: 8.00
[05/08 17:46:05    118s] (I)       supplyScaleFactorH     : 1.00
[05/08 17:46:05    118s] (I)       supplyScaleFactorV     : 1.00
[05/08 17:46:05    118s] (I)       highlight3DOverflowFactor: 0.00
[05/08 17:46:05    118s] (I)       doubleCutViaModelingRatio: 0.00
[05/08 17:46:05    118s] (I)       routeVias              : 
[05/08 17:46:05    118s] (I)       readTROption           : true
[05/08 17:46:05    118s] (I)       extraSpacingFactor     : 1.00
[05/08 17:46:05    118s] [NR-eGR] numTracksPerClockWire  : 0
[05/08 17:46:05    118s] (I)       routeSelectedNetsOnly  : false
[05/08 17:46:05    118s] (I)       clkNetUseMaxDemand     : false
[05/08 17:46:05    118s] (I)       extraDemandForClocks   : 0
[05/08 17:46:05    118s] (I)       steinerRemoveLayers    : false
[05/08 17:46:05    118s] (I)       demoteLayerScenicScale : 1.00
[05/08 17:46:05    118s] (I)       nonpreferLayerCostScale : 100.00
[05/08 17:46:05    118s] (I)       similarTopologyRoutingFast : false
[05/08 17:46:05    118s] (I)       spanningTreeRefinement : false
[05/08 17:46:05    118s] (I)       spanningTreeRefinementAlpha : 0.50
[05/08 17:46:05    118s] (I)       before initializing RouteDB syMemory usage = 1159.6 MB
[05/08 17:46:05    118s] (I)       starting read tracks
[05/08 17:46:05    118s] (I)       build grid graph
[05/08 17:46:05    118s] (I)       build grid graph start
[05/08 17:46:05    118s] [NR-eGR] Layer1 has no routable track
[05/08 17:46:05    118s] [NR-eGR] Layer2 has single uniform track structure
[05/08 17:46:05    118s] [NR-eGR] Layer3 has single uniform track structure
[05/08 17:46:05    118s] [NR-eGR] Layer4 has single uniform track structure
[05/08 17:46:05    118s] [NR-eGR] Layer5 has single uniform track structure
[05/08 17:46:05    118s] [NR-eGR] Layer6 has single uniform track structure
[05/08 17:46:05    118s] (I)       build grid graph end
[05/08 17:46:05    118s] (I)       numViaLayers=6
[05/08 17:46:05    118s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:46:05    118s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:46:05    118s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:46:05    118s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:46:05    118s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:46:05    118s] (I)       end build via table
[05/08 17:46:05    118s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[05/08 17:46:05    118s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/08 17:46:05    118s] (I)       readDataFromPlaceDB
[05/08 17:46:05    118s] (I)       Read net information..
[05/08 17:46:05    118s] [NR-eGR] Read numTotalNets=1795  numIgnoredNets=0
[05/08 17:46:05    118s] (I)       Read testcase time = 0.000 seconds
[05/08 17:46:05    118s] 
[05/08 17:46:05    118s] (I)       read default dcut vias
[05/08 17:46:05    118s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:46:05    118s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:46:05    118s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:46:05    118s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:46:05    118s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:46:05    118s] (I)       build grid graph start
[05/08 17:46:05    118s] (I)       build grid graph end
[05/08 17:46:05    118s] (I)       Model blockage into capacity
[05/08 17:46:05    118s] (I)       Read numBlocks=159  numPreroutedWires=0  numCapScreens=0
[05/08 17:46:05    118s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/08 17:46:05    118s] (I)       blocked area on Layer2 : 20762265600  (6.72%)
[05/08 17:46:05    118s] (I)       blocked area on Layer3 : 0  (0.00%)
[05/08 17:46:05    118s] (I)       blocked area on Layer4 : 0  (0.00%)
[05/08 17:46:05    118s] (I)       blocked area on Layer5 : 0  (0.00%)
[05/08 17:46:05    118s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/08 17:46:05    118s] (I)       Modeling time = 0.000 seconds
[05/08 17:46:05    118s] 
[05/08 17:46:05    118s] (I)       Number of ignored nets = 0
[05/08 17:46:05    118s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 17:46:05    118s] (I)       Number of clock nets = 1.  Ignored: No
[05/08 17:46:05    118s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 17:46:05    118s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 17:46:05    118s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 17:46:05    118s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 17:46:05    118s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 17:46:05    118s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 17:46:05    118s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:46:05    118s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 17:46:05    118s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1159.6 MB
[05/08 17:46:05    118s] (I)       Ndr track 0 does not exist
[05/08 17:46:05    118s] (I)       Layer1  viaCost=300.00
[05/08 17:46:05    118s] (I)       Layer2  viaCost=100.00
[05/08 17:46:05    118s] (I)       Layer3  viaCost=100.00
[05/08 17:46:05    118s] (I)       Layer4  viaCost=100.00
[05/08 17:46:05    118s] (I)       Layer5  viaCost=200.00
[05/08 17:46:05    118s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:46:05    118s] (I)       routing area        :  (0, 0) - (770560, 400960)
[05/08 17:46:05    118s] (I)       core area           :  (20160, 20160) - (750400, 380800)
[05/08 17:46:05    118s] (I)       Site Width          :  1120  (dbu)
[05/08 17:46:05    118s] (I)       Row Height          :  7840  (dbu)
[05/08 17:46:05    118s] (I)       GCell Width         :  7840  (dbu)
[05/08 17:46:05    118s] (I)       GCell Height        :  7840  (dbu)
[05/08 17:46:05    118s] (I)       grid                :    98    51     6
[05/08 17:46:05    118s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[05/08 17:46:05    118s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[05/08 17:46:05    118s] (I)       Default wire width  :   460   560   560   560   560   880
[05/08 17:46:05    118s] (I)       Default wire space  :   460   560   560   560   560   920
[05/08 17:46:05    118s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[05/08 17:46:05    118s] (I)       First Track Coord   :     0   560   560   560   560  2800
[05/08 17:46:05    118s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[05/08 17:46:05    118s] (I)       Total num of tracks :     0   688   358   688   358   343
[05/08 17:46:05    118s] (I)       Num of masks        :     1     1     1     1     1     1
[05/08 17:46:05    118s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/08 17:46:05    118s] (I)       --------------------------------------------------------
[05/08 17:46:05    118s] 
[05/08 17:46:05    118s] [NR-eGR] ============ Routing rule table ============
[05/08 17:46:05    118s] [NR-eGR] Rule id 0. Nets 1795 
[05/08 17:46:05    118s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/08 17:46:05    118s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[05/08 17:46:05    118s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:46:05    118s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:46:05    118s] [NR-eGR] ========================================
[05/08 17:46:05    118s] [NR-eGR] 
[05/08 17:46:05    118s] (I)       After initializing earlyGlobalRoute syMemory usage = 1159.6 MB
[05/08 17:46:05    118s] (I)       Loading and dumping file time : 0.01 seconds
[05/08 17:46:05    118s] (I)       ============= Initialization =============
[05/08 17:46:05    118s] (I)       totalPins=8085  totalGlobalPin=7883 (97.50%)
[05/08 17:46:05    118s] (I)       total 2D Cap : 155735 = (70168 H, 85567 V)
[05/08 17:46:05    118s] [NR-eGR] Layer group 1: route 1795 net(s) in layer range [2, 6]
[05/08 17:46:05    118s] (I)       ============  Phase 1a Route ============
[05/08 17:46:05    118s] (I)       Phase 1a runs 0.01 seconds
[05/08 17:46:05    118s] (I)       Usage: 21774 = (11953 H, 9821 V) = (17.03% H, 11.48% V) = (4.686e+04um H, 3.850e+04um V)
[05/08 17:46:05    118s] (I)       
[05/08 17:46:05    118s] (I)       ============  Phase 1b Route ============
[05/08 17:46:05    118s] (I)       Usage: 21774 = (11953 H, 9821 V) = (17.03% H, 11.48% V) = (4.686e+04um H, 3.850e+04um V)
[05/08 17:46:05    118s] (I)       
[05/08 17:46:05    118s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.535408e+04um
[05/08 17:46:05    118s] (I)       ============  Phase 1c Route ============
[05/08 17:46:05    118s] (I)       Usage: 21774 = (11953 H, 9821 V) = (17.03% H, 11.48% V) = (4.686e+04um H, 3.850e+04um V)
[05/08 17:46:05    118s] (I)       
[05/08 17:46:05    118s] (I)       ============  Phase 1d Route ============
[05/08 17:46:05    118s] (I)       Usage: 21774 = (11953 H, 9821 V) = (17.03% H, 11.48% V) = (4.686e+04um H, 3.850e+04um V)
[05/08 17:46:05    118s] (I)       
[05/08 17:46:05    118s] (I)       ============  Phase 1e Route ============
[05/08 17:46:05    118s] (I)       Phase 1e runs 0.00 seconds
[05/08 17:46:05    118s] (I)       Usage: 21774 = (11953 H, 9821 V) = (17.03% H, 11.48% V) = (4.686e+04um H, 3.850e+04um V)
[05/08 17:46:05    118s] (I)       
[05/08 17:46:05    118s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.535408e+04um
[05/08 17:46:05    118s] [NR-eGR] 
[05/08 17:46:05    118s] (I)       ============  Phase 1l Route ============
[05/08 17:46:05    118s] (I)       Phase 1l runs 0.00 seconds
[05/08 17:46:05    118s] (I)       
[05/08 17:46:05    118s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/08 17:46:05    118s] [NR-eGR]                OverCon            
[05/08 17:46:05    118s] [NR-eGR]                 #Gcell     %Gcell
[05/08 17:46:05    118s] [NR-eGR] Layer              (2)    OverCon 
[05/08 17:46:05    118s] [NR-eGR] ------------------------------------
[05/08 17:46:05    118s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/08 17:46:05    118s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/08 17:46:05    118s] [NR-eGR] Layer3       3( 0.06%)   ( 0.06%) 
[05/08 17:46:05    118s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/08 17:46:05    118s] [NR-eGR] Layer5       1( 0.02%)   ( 0.02%) 
[05/08 17:46:05    118s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[05/08 17:46:05    118s] [NR-eGR] ------------------------------------
[05/08 17:46:05    118s] [NR-eGR] Total        4( 0.02%)   ( 0.02%) 
[05/08 17:46:05    118s] [NR-eGR] 
[05/08 17:46:05    118s] (I)       Total Global Routing Runtime: 0.02 seconds
[05/08 17:46:05    118s] (I)       total 2D Cap : 155746 = (70168 H, 85578 V)
[05/08 17:46:05    118s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[05/08 17:46:05    118s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[05/08 17:46:05    118s] (I)       ============= track Assignment ============
[05/08 17:46:05    118s] (I)       extract Global 3D Wires
[05/08 17:46:05    118s] (I)       Extract Global WL : time=0.00
[05/08 17:46:05    118s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/08 17:46:05    118s] (I)       Initialization real time=0.00 seconds
[05/08 17:46:05    118s] (I)       Run Multi-thread track assignment
[05/08 17:46:05    118s] (I)       Kernel real time=0.03 seconds
[05/08 17:46:05    118s] (I)       End Greedy Track Assignment
[05/08 17:46:05    118s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 8085
[05/08 17:46:05    118s] [NR-eGR] Layer2(METAL2)(V) length: 2.649752e+04um, number of vias: 11534
[05/08 17:46:05    118s] [NR-eGR] Layer3(METAL3)(H) length: 3.764320e+04um, number of vias: 1775
[05/08 17:46:05    118s] [NR-eGR] Layer4(METAL4)(V) length: 1.380680e+04um, number of vias: 790
[05/08 17:46:05    118s] [NR-eGR] Layer5(METAL5)(H) length: 1.050224e+04um, number of vias: 68
[05/08 17:46:05    118s] [NR-eGR] Layer6(METAL6)(V) length: 1.030120e+03um, number of vias: 0
[05/08 17:46:05    118s] [NR-eGR] Total length: 8.947988e+04um, number of vias: 22252
[05/08 17:46:05    118s] [NR-eGR] End Peak syMemory usage = 1143.4 MB
[05/08 17:46:05    118s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.11 seconds
[05/08 17:46:05    118s] Extraction called for design 'processador_6_instrucoes' of instances=1764 and nets=1813 using extraction engine 'preRoute' .
[05/08 17:46:05    118s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:46:05    118s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:46:05    118s] PreRoute RC Extraction called for design processador_6_instrucoes.
[05/08 17:46:05    118s] RC Extraction called in multi-corner(1) mode.
[05/08 17:46:05    118s] RCMode: PreRoute
[05/08 17:46:05    118s]       RC Corner Indexes            0   
[05/08 17:46:05    118s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:46:05    118s] Resistance Scaling Factor    : 1.00000 
[05/08 17:46:05    118s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:46:05    118s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:46:05    118s] Shrink Factor                : 1.00000
[05/08 17:46:05    118s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 17:46:05    118s] Using capacitance table file ...
[05/08 17:46:05    118s] Updating RC grid for preRoute extraction ...
[05/08 17:46:05    118s] Initializing multi-corner capacitance tables ... 
[05/08 17:46:05    118s] Initializing multi-corner resistance tables ...
[05/08 17:46:05    118s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1143.426M)
[05/08 17:46:05    118s] Compute RC Scale Done ...
[05/08 17:46:05    118s] [hotspot] +------------+---------------+---------------+
[05/08 17:46:05    118s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 17:46:05    118s] [hotspot] +------------+---------------+---------------+
[05/08 17:46:05    118s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 17:46:05    118s] [hotspot] +------------+---------------+---------------+
[05/08 17:46:05    118s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 17:46:05    118s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 17:46:05    118s] #################################################################################
[05/08 17:46:05    118s] # Design Stage: PreRoute
[05/08 17:46:05    118s] # Design Name: processador_6_instrucoes
[05/08 17:46:05    118s] # Design Mode: 90nm
[05/08 17:46:05    118s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:46:05    118s] # Parasitics Mode: No SPEF/RCDB
[05/08 17:46:05    118s] # Signoff Settings: SI Off 
[05/08 17:46:05    118s] #################################################################################
[05/08 17:46:05    118s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:46:05    118s] Calculate delays in Single mode...
[05/08 17:46:05    118s] Topological Sorting (REAL = 0:00:00.0, MEM = 1196.7M, InitMEM = 1196.7M)
[05/08 17:46:05    118s] End AAE Lib Interpolated Model. (MEM=1212.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:05    119s] Total number of fetched objects 1811
[05/08 17:46:05    119s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:05    119s] End delay calculation. (MEM=1200.61 CPU=0:00:00.3 REAL=0:00:00.0)
[05/08 17:46:05    119s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1200.6M) ***
[05/08 17:46:06    119s] Begin: GigaOpt postEco DRV Optimization
[05/08 17:46:06    119s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:46:06    119s] PhyDesignGrid: maxLocalDensity 0.98
[05/08 17:46:06    119s] ### Creating PhyDesignMc. totSessionCpu=0:01:59 mem=1200.6M
[05/08 17:46:06    119s] Core basic site is core7T
[05/08 17:46:06    119s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:46:06    119s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:59 mem=1200.6M
[05/08 17:46:06    119s] 
[05/08 17:46:06    119s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[05/08 17:46:06    119s] ### Creating LA Mngr. totSessionCpu=0:01:59 mem=1200.6M
[05/08 17:46:06    119s] ### Creating LA Mngr, finished. totSessionCpu=0:01:59 mem=1200.6M
[05/08 17:46:07    120s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:46:07    120s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/08 17:46:07    120s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:46:07    120s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/08 17:46:07    120s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:46:07    120s] Info: violation cost 48.540733 (cap = 7.038317, tran = 41.502415, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:46:07    120s] |    16|    97|    -0.57|    16|    16|    -0.11|     0|     0|     0|     0|     3.59|     0.00|       0|       0|       0|  81.94|          |         |
[05/08 17:46:07    120s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:46:07    120s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.59|     0.00|      16|       0|       0|  82.33| 0:00:00.0|  1292.2M|
[05/08 17:46:07    120s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:46:07    120s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.59|     0.00|       0|       0|       0|  82.33| 0:00:00.0|  1292.2M|
[05/08 17:46:07    120s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:46:07    120s] **** Begin NDR-Layer Usage Statistics ****
[05/08 17:46:07    120s] 0 Ndr or Layer constraints added by optimization 
[05/08 17:46:07    120s] **** End NDR-Layer Usage Statistics ****
[05/08 17:46:07    120s] 
[05/08 17:46:07    120s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1292.2M) ***
[05/08 17:46:07    120s] 
[05/08 17:46:07    120s] *** Starting refinePlace (0:02:01 mem=1308.2M) ***
[05/08 17:46:07    120s] Total net bbox length = 7.305e+04 (4.011e+04 3.294e+04) (ext = 1.338e+04)
[05/08 17:46:07    120s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 17:46:07    120s] Starting refinePlace ...
[05/08 17:46:07    120s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 17:46:07    120s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1308.2MB) @(0:02:01 - 0:02:01).
[05/08 17:46:07    120s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 17:46:07    120s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1308.2MB
[05/08 17:46:07    120s] Statistics of distance of Instance movement in refine placement:
[05/08 17:46:07    120s]   maximum (X+Y) =         0.00 um
[05/08 17:46:07    120s]   mean    (X+Y) =         0.00 um
[05/08 17:46:07    120s] Summary Report:
[05/08 17:46:07    120s] Instances move: 0 (out of 1780 movable)
[05/08 17:46:07    120s] Instances flipped: 0
[05/08 17:46:07    120s] Mean displacement: 0.00 um
[05/08 17:46:07    120s] Max displacement: 0.00 um 
[05/08 17:46:07    120s] Total instances moved : 0
[05/08 17:46:07    120s] Total net bbox length = 7.305e+04 (4.011e+04 3.294e+04) (ext = 1.338e+04)
[05/08 17:46:07    120s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1308.2MB
[05/08 17:46:07    120s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1308.2MB) @(0:02:01 - 0:02:01).
[05/08 17:46:07    120s] *** Finished refinePlace (0:02:01 mem=1308.2M) ***
[05/08 17:46:07    120s] *** maximum move = 0.00 um ***
[05/08 17:46:07    120s] *** Finished re-routing un-routed nets (1308.2M) ***
[05/08 17:46:07    120s] 
[05/08 17:46:07    120s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1308.2M) ***
[05/08 17:46:07    120s] End: GigaOpt postEco DRV Optimization
[05/08 17:46:07    120s] **INFO: Flow update: Design timing is met.
[05/08 17:46:07    120s] **INFO: Flow update: Design timing is met.
[05/08 17:46:07    120s] **INFO: Flow update: Design timing is met.
[05/08 17:46:07    120s] *** Steiner Routed Nets: 2.627%; Threshold: 100; Threshold for Hold: 100
[05/08 17:46:07    120s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=1289.1M
[05/08 17:46:07    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=1289.1M
[05/08 17:46:07    120s] Re-routed 16 nets
[05/08 17:46:07    120s] Extraction called for design 'processador_6_instrucoes' of instances=1780 and nets=1829 using extraction engine 'preRoute' .
[05/08 17:46:07    120s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:46:07    120s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:46:07    120s] PreRoute RC Extraction called for design processador_6_instrucoes.
[05/08 17:46:07    120s] RC Extraction called in multi-corner(1) mode.
[05/08 17:46:07    120s] RCMode: PreRoute
[05/08 17:46:07    120s]       RC Corner Indexes            0   
[05/08 17:46:07    120s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:46:07    120s] Resistance Scaling Factor    : 1.00000 
[05/08 17:46:07    120s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:46:07    120s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:46:07    120s] Shrink Factor                : 1.00000
[05/08 17:46:07    120s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 17:46:07    120s] Using capacitance table file ...
[05/08 17:46:07    120s] Initializing multi-corner capacitance tables ... 
[05/08 17:46:07    120s] Initializing multi-corner resistance tables ...
[05/08 17:46:07    121s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1157.566M)
[05/08 17:46:07    121s] #################################################################################
[05/08 17:46:07    121s] # Design Stage: PreRoute
[05/08 17:46:07    121s] # Design Name: processador_6_instrucoes
[05/08 17:46:07    121s] # Design Mode: 90nm
[05/08 17:46:07    121s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:46:07    121s] # Parasitics Mode: No SPEF/RCDB
[05/08 17:46:07    121s] # Signoff Settings: SI Off 
[05/08 17:46:07    121s] #################################################################################
[05/08 17:46:07    121s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:46:07    121s] Calculate delays in Single mode...
[05/08 17:46:07    121s] Topological Sorting (REAL = 0:00:00.0, MEM = 1141.4M, InitMEM = 1141.4M)
[05/08 17:46:07    121s] End AAE Lib Interpolated Model. (MEM=1157.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:08    121s] Total number of fetched objects 1827
[05/08 17:46:08    121s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:08    121s] End delay calculation. (MEM=1183.54 CPU=0:00:00.3 REAL=0:00:01.0)
[05/08 17:46:08    121s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1183.5M) ***
[05/08 17:46:08    121s] 
[05/08 17:46:08    121s] Active setup views:
[05/08 17:46:08    121s]  typical
[05/08 17:46:08    121s]   Dominating endpoints: 0
[05/08 17:46:08    121s]   Dominating TNS: -0.000
[05/08 17:46:08    121s] 
[05/08 17:46:08    121s] Extraction called for design 'processador_6_instrucoes' of instances=1780 and nets=1829 using extraction engine 'preRoute' .
[05/08 17:46:08    121s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:46:08    121s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:46:08    121s] PreRoute RC Extraction called for design processador_6_instrucoes.
[05/08 17:46:08    121s] RC Extraction called in multi-corner(1) mode.
[05/08 17:46:08    121s] RCMode: PreRoute
[05/08 17:46:08    121s]       RC Corner Indexes            0   
[05/08 17:46:08    121s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:46:08    121s] Resistance Scaling Factor    : 1.00000 
[05/08 17:46:08    121s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:46:08    121s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:46:08    121s] Shrink Factor                : 1.00000
[05/08 17:46:08    121s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 17:46:08    121s] Using capacitance table file ...
[05/08 17:46:08    121s] Initializing multi-corner capacitance tables ... 
[05/08 17:46:08    121s] Initializing multi-corner resistance tables ...
[05/08 17:46:08    121s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1120.164M)
[05/08 17:46:08    121s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/08 17:46:08    121s] [PSP]     Started earlyGlobalRoute kernel
[05/08 17:46:08    121s] [PSP]     Initial Peak syMemory usage = 1120.2 MB
[05/08 17:46:08    121s] (I)       Reading DB...
[05/08 17:46:08    121s] (I)       congestionReportName   : 
[05/08 17:46:08    121s] (I)       layerRangeFor2DCongestion : 
[05/08 17:46:08    121s] (I)       buildTerm2TermWires    : 0
[05/08 17:46:08    121s] (I)       doTrackAssignment      : 1
[05/08 17:46:08    121s] (I)       dumpBookshelfFiles     : 0
[05/08 17:46:08    121s] (I)       numThreads             : 1
[05/08 17:46:08    121s] (I)       bufferingAwareRouting  : false
[05/08 17:46:08    121s] [NR-eGR] honorMsvRouteConstraint: false
[05/08 17:46:08    121s] (I)       honorPin               : false
[05/08 17:46:08    121s] (I)       honorPinGuide          : true
[05/08 17:46:08    121s] (I)       honorPartition         : false
[05/08 17:46:08    121s] (I)       allowPartitionCrossover: false
[05/08 17:46:08    121s] (I)       honorSingleEntry       : true
[05/08 17:46:08    121s] (I)       honorSingleEntryStrong : true
[05/08 17:46:08    121s] (I)       handleViaSpacingRule   : false
[05/08 17:46:08    121s] (I)       handleEolSpacingRule   : false
[05/08 17:46:08    121s] (I)       PDConstraint           : none
[05/08 17:46:08    121s] (I)       expBetterNDRHandling   : false
[05/08 17:46:08    121s] [NR-eGR] honorClockSpecNDR      : 0
[05/08 17:46:08    121s] (I)       routingEffortLevel     : 3
[05/08 17:46:08    121s] (I)       effortLevel            : standard
[05/08 17:46:08    121s] [NR-eGR] minRouteLayer          : 2
[05/08 17:46:08    121s] [NR-eGR] maxRouteLayer          : 127
[05/08 17:46:08    121s] (I)       relaxedTopLayerCeiling : 127
[05/08 17:46:08    121s] (I)       relaxedBottomLayerFloor: 2
[05/08 17:46:08    121s] (I)       numRowsPerGCell        : 1
[05/08 17:46:08    121s] (I)       speedUpLargeDesign     : 0
[05/08 17:46:08    121s] (I)       multiThreadingTA       : 1
[05/08 17:46:08    121s] (I)       blkAwareLayerSwitching : 1
[05/08 17:46:08    121s] (I)       optimizationMode       : false
[05/08 17:46:08    121s] (I)       routeSecondPG          : false
[05/08 17:46:08    121s] (I)       scenicRatioForLayerRelax: 0.00
[05/08 17:46:08    121s] (I)       detourLimitForLayerRelax: 0.00
[05/08 17:46:08    121s] (I)       punchThroughDistance   : 500.00
[05/08 17:46:08    121s] (I)       scenicBound            : 1.15
[05/08 17:46:08    121s] (I)       maxScenicToAvoidBlk    : 100.00
[05/08 17:46:08    121s] (I)       source-to-sink ratio   : 0.00
[05/08 17:46:08    121s] (I)       targetCongestionRatioH : 1.00
[05/08 17:46:08    121s] (I)       targetCongestionRatioV : 1.00
[05/08 17:46:08    121s] (I)       layerCongestionRatio   : 0.70
[05/08 17:46:08    121s] (I)       m1CongestionRatio      : 0.10
[05/08 17:46:08    121s] (I)       m2m3CongestionRatio    : 0.70
[05/08 17:46:08    121s] (I)       localRouteEffort       : 1.00
[05/08 17:46:08    121s] (I)       numSitesBlockedByOneVia: 8.00
[05/08 17:46:08    121s] (I)       supplyScaleFactorH     : 1.00
[05/08 17:46:08    121s] (I)       supplyScaleFactorV     : 1.00
[05/08 17:46:08    121s] (I)       highlight3DOverflowFactor: 0.00
[05/08 17:46:08    121s] (I)       doubleCutViaModelingRatio: 0.00
[05/08 17:46:08    121s] (I)       routeVias              : 
[05/08 17:46:08    121s] (I)       readTROption           : true
[05/08 17:46:08    121s] (I)       extraSpacingFactor     : 1.00
[05/08 17:46:08    121s] [NR-eGR] numTracksPerClockWire  : 0
[05/08 17:46:08    121s] (I)       routeSelectedNetsOnly  : false
[05/08 17:46:08    121s] (I)       clkNetUseMaxDemand     : false
[05/08 17:46:08    121s] (I)       extraDemandForClocks   : 0
[05/08 17:46:08    121s] (I)       steinerRemoveLayers    : false
[05/08 17:46:08    121s] (I)       demoteLayerScenicScale : 1.00
[05/08 17:46:08    121s] (I)       nonpreferLayerCostScale : 100.00
[05/08 17:46:08    121s] (I)       similarTopologyRoutingFast : false
[05/08 17:46:08    121s] (I)       spanningTreeRefinement : false
[05/08 17:46:08    121s] (I)       spanningTreeRefinementAlpha : 0.50
[05/08 17:46:08    121s] (I)       before initializing RouteDB syMemory usage = 1120.2 MB
[05/08 17:46:08    121s] (I)       starting read tracks
[05/08 17:46:08    121s] (I)       build grid graph
[05/08 17:46:08    121s] (I)       build grid graph start
[05/08 17:46:08    121s] [NR-eGR] Layer1 has no routable track
[05/08 17:46:08    121s] [NR-eGR] Layer2 has single uniform track structure
[05/08 17:46:08    121s] [NR-eGR] Layer3 has single uniform track structure
[05/08 17:46:08    121s] [NR-eGR] Layer4 has single uniform track structure
[05/08 17:46:08    121s] [NR-eGR] Layer5 has single uniform track structure
[05/08 17:46:08    121s] [NR-eGR] Layer6 has single uniform track structure
[05/08 17:46:08    121s] (I)       build grid graph end
[05/08 17:46:08    121s] (I)       numViaLayers=6
[05/08 17:46:08    121s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:46:08    121s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:46:08    121s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:46:08    121s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:46:08    121s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:46:08    121s] (I)       end build via table
[05/08 17:46:08    121s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[05/08 17:46:08    121s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/08 17:46:08    121s] (I)       readDataFromPlaceDB
[05/08 17:46:08    121s] (I)       Read net information..
[05/08 17:46:08    121s] [NR-eGR] Read numTotalNets=1811  numIgnoredNets=0
[05/08 17:46:08    121s] (I)       Read testcase time = 0.000 seconds
[05/08 17:46:08    121s] 
[05/08 17:46:08    121s] (I)       read default dcut vias
[05/08 17:46:08    121s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:46:08    121s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:46:08    121s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:46:08    121s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:46:08    121s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:46:08    121s] (I)       build grid graph start
[05/08 17:46:08    121s] (I)       build grid graph end
[05/08 17:46:08    121s] (I)       Model blockage into capacity
[05/08 17:46:08    121s] (I)       Read numBlocks=159  numPreroutedWires=0  numCapScreens=0
[05/08 17:46:08    121s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/08 17:46:08    121s] (I)       blocked area on Layer2 : 20762265600  (6.72%)
[05/08 17:46:08    121s] (I)       blocked area on Layer3 : 0  (0.00%)
[05/08 17:46:08    121s] (I)       blocked area on Layer4 : 0  (0.00%)
[05/08 17:46:08    121s] (I)       blocked area on Layer5 : 0  (0.00%)
[05/08 17:46:08    121s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/08 17:46:08    121s] (I)       Modeling time = 0.000 seconds
[05/08 17:46:08    121s] 
[05/08 17:46:08    121s] (I)       Number of ignored nets = 0
[05/08 17:46:08    121s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 17:46:08    121s] (I)       Number of clock nets = 1.  Ignored: No
[05/08 17:46:08    121s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 17:46:08    121s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 17:46:08    121s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 17:46:08    121s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 17:46:08    121s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 17:46:08    121s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 17:46:08    121s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:46:08    121s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 17:46:08    121s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1120.2 MB
[05/08 17:46:08    121s] (I)       Ndr track 0 does not exist
[05/08 17:46:08    121s] (I)       Layer1  viaCost=300.00
[05/08 17:46:08    121s] (I)       Layer2  viaCost=100.00
[05/08 17:46:08    121s] (I)       Layer3  viaCost=100.00
[05/08 17:46:08    121s] (I)       Layer4  viaCost=100.00
[05/08 17:46:08    121s] (I)       Layer5  viaCost=200.00
[05/08 17:46:08    121s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:46:08    121s] (I)       routing area        :  (0, 0) - (770560, 400960)
[05/08 17:46:08    121s] (I)       core area           :  (20160, 20160) - (750400, 380800)
[05/08 17:46:08    121s] (I)       Site Width          :  1120  (dbu)
[05/08 17:46:08    121s] (I)       Row Height          :  7840  (dbu)
[05/08 17:46:08    121s] (I)       GCell Width         :  7840  (dbu)
[05/08 17:46:08    121s] (I)       GCell Height        :  7840  (dbu)
[05/08 17:46:08    121s] (I)       grid                :    98    51     6
[05/08 17:46:08    121s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[05/08 17:46:08    121s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[05/08 17:46:08    121s] (I)       Default wire width  :   460   560   560   560   560   880
[05/08 17:46:08    121s] (I)       Default wire space  :   460   560   560   560   560   920
[05/08 17:46:08    121s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[05/08 17:46:08    121s] (I)       First Track Coord   :     0   560   560   560   560  2800
[05/08 17:46:08    121s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[05/08 17:46:08    121s] (I)       Total num of tracks :     0   688   358   688   358   343
[05/08 17:46:08    121s] (I)       Num of masks        :     1     1     1     1     1     1
[05/08 17:46:08    121s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/08 17:46:08    121s] (I)       --------------------------------------------------------
[05/08 17:46:08    121s] 
[05/08 17:46:08    121s] [NR-eGR] ============ Routing rule table ============
[05/08 17:46:08    121s] [NR-eGR] Rule id 0. Nets 1811 
[05/08 17:46:08    121s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/08 17:46:08    121s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[05/08 17:46:08    121s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:46:08    121s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:46:08    121s] [NR-eGR] ========================================
[05/08 17:46:08    121s] [NR-eGR] 
[05/08 17:46:08    121s] (I)       After initializing earlyGlobalRoute syMemory usage = 1120.2 MB
[05/08 17:46:08    121s] (I)       Loading and dumping file time : 0.01 seconds
[05/08 17:46:08    121s] (I)       ============= Initialization =============
[05/08 17:46:08    121s] (I)       totalPins=8117  totalGlobalPin=7908 (97.43%)
[05/08 17:46:08    121s] (I)       total 2D Cap : 155735 = (70168 H, 85567 V)
[05/08 17:46:08    121s] [NR-eGR] Layer group 1: route 1811 net(s) in layer range [2, 6]
[05/08 17:46:08    121s] (I)       ============  Phase 1a Route ============
[05/08 17:46:08    121s] (I)       Phase 1a runs 0.00 seconds
[05/08 17:46:08    121s] (I)       Usage: 21785 = (11963 H, 9822 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.850e+04um V)
[05/08 17:46:08    121s] (I)       
[05/08 17:46:08    121s] (I)       ============  Phase 1b Route ============
[05/08 17:46:08    121s] (I)       Usage: 21785 = (11963 H, 9822 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.850e+04um V)
[05/08 17:46:08    121s] (I)       
[05/08 17:46:08    121s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.539720e+04um
[05/08 17:46:08    121s] (I)       ============  Phase 1c Route ============
[05/08 17:46:08    121s] (I)       Usage: 21785 = (11963 H, 9822 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.850e+04um V)
[05/08 17:46:08    121s] (I)       
[05/08 17:46:08    121s] (I)       ============  Phase 1d Route ============
[05/08 17:46:08    121s] (I)       Usage: 21785 = (11963 H, 9822 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.850e+04um V)
[05/08 17:46:08    121s] (I)       
[05/08 17:46:08    121s] (I)       ============  Phase 1e Route ============
[05/08 17:46:08    121s] (I)       Phase 1e runs 0.00 seconds
[05/08 17:46:08    121s] (I)       Usage: 21785 = (11963 H, 9822 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.850e+04um V)
[05/08 17:46:08    121s] (I)       
[05/08 17:46:08    121s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.539720e+04um
[05/08 17:46:08    121s] [NR-eGR] 
[05/08 17:46:08    121s] (I)       ============  Phase 1l Route ============
[05/08 17:46:08    121s] (I)       Phase 1l runs 0.01 seconds
[05/08 17:46:08    121s] (I)       
[05/08 17:46:08    121s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/08 17:46:08    121s] [NR-eGR]                OverCon            
[05/08 17:46:08    121s] [NR-eGR]                 #Gcell     %Gcell
[05/08 17:46:08    121s] [NR-eGR] Layer              (2)    OverCon 
[05/08 17:46:08    121s] [NR-eGR] ------------------------------------
[05/08 17:46:08    121s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/08 17:46:08    121s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/08 17:46:08    121s] [NR-eGR] Layer3       3( 0.06%)   ( 0.06%) 
[05/08 17:46:08    121s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/08 17:46:08    121s] [NR-eGR] Layer5       2( 0.04%)   ( 0.04%) 
[05/08 17:46:08    121s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[05/08 17:46:08    121s] [NR-eGR] ------------------------------------
[05/08 17:46:08    121s] [NR-eGR] Total        5( 0.02%)   ( 0.02%) 
[05/08 17:46:08    121s] [NR-eGR] 
[05/08 17:46:08    121s] (I)       Total Global Routing Runtime: 0.02 seconds
[05/08 17:46:08    121s] (I)       total 2D Cap : 155746 = (70168 H, 85578 V)
[05/08 17:46:08    121s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[05/08 17:46:08    121s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[05/08 17:46:08    121s] [NR-eGR] End Peak syMemory usage = 1120.2 MB
[05/08 17:46:08    121s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[05/08 17:46:08    121s] [hotspot] +------------+---------------+---------------+
[05/08 17:46:08    121s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 17:46:08    121s] [hotspot] +------------+---------------+---------------+
[05/08 17:46:08    121s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 17:46:08    121s] [hotspot] +------------+---------------+---------------+
[05/08 17:46:08    121s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 17:46:08    121s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 17:46:08    121s] #################################################################################
[05/08 17:46:08    121s] # Design Stage: PreRoute
[05/08 17:46:08    121s] # Design Name: processador_6_instrucoes
[05/08 17:46:08    121s] # Design Mode: 90nm
[05/08 17:46:08    121s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:46:08    121s] # Parasitics Mode: No SPEF/RCDB
[05/08 17:46:08    121s] # Signoff Settings: SI Off 
[05/08 17:46:08    121s] #################################################################################
[05/08 17:46:08    121s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:46:08    121s] Calculate delays in Single mode...
[05/08 17:46:08    121s] Topological Sorting (REAL = 0:00:00.0, MEM = 1136.2M, InitMEM = 1136.2M)
[05/08 17:46:08    121s] End AAE Lib Interpolated Model. (MEM=1152.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:08    122s] Total number of fetched objects 1827
[05/08 17:46:08    122s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:08    122s] End delay calculation. (MEM=1183.54 CPU=0:00:00.3 REAL=0:00:00.0)
[05/08 17:46:08    122s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1183.5M) ***
[05/08 17:46:08    122s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:02 mem=1183.5M)
[05/08 17:46:09    122s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.590  |  3.590  |  9.367  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 933.1M, totSessionCpu=0:02:02 **
[05/08 17:46:09    122s] Deleting Cell Server ...
[05/08 17:46:09    122s] Deleting Lib Analyzer.
[05/08 17:46:09    122s] *** Finished optDesign ***
[05/08 17:46:09    122s] 
[05/08 17:46:09    122s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:11.6 real=0:00:11.6)
[05/08 17:46:09    122s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[05/08 17:46:09    122s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[05/08 17:46:09    122s] Info: pop threads available for lower-level modules during optimization.
[05/08 17:46:09    122s] Info: Destroy the CCOpt slew target map.
[05/08 17:46:09    122s] <CMD> optDesign -postCTS -hold -outDir ./reports/postCTS -noOutDir
[05/08 17:46:09    122s] **WARN: (IMPOPT-576):	35 nets have unplaced terms. 
[05/08 17:46:09    122s] Type 'man IMPOPT-576' for more detail.
[05/08 17:46:09    122s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/08 17:46:09    122s] GigaOpt running with 1 threads.
[05/08 17:46:09    122s] Info: 1 threads available for lower-level modules during optimization.
[05/08 17:46:09    122s] Core basic site is core7T
[05/08 17:46:09    122s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:46:09    122s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 17:46:09    122s] Summary for sequential cells identification: 
[05/08 17:46:09    122s]   Identified SBFF number: 126
[05/08 17:46:09    122s]   Identified MBFF number: 0
[05/08 17:46:09    122s]   Identified SB Latch number: 0
[05/08 17:46:09    122s]   Identified MB Latch number: 0
[05/08 17:46:09    122s]   Not identified SBFF number: 0
[05/08 17:46:09    122s]   Not identified MBFF number: 0
[05/08 17:46:09    122s]   Not identified SB Latch number: 0
[05/08 17:46:09    122s]   Not identified MB Latch number: 0
[05/08 17:46:09    122s]   Number of sequential cells which are not FFs: 34
[05/08 17:46:09    122s] Creating Cell Server, finished. 
[05/08 17:46:09    122s] 
[05/08 17:46:09    122s] #spOpts: mergeVia=F 
[05/08 17:46:09    122s] #spOpts: mergeVia=F 
[05/08 17:46:09    122s] 
[05/08 17:46:09    122s] Creating Lib Analyzer ...
[05/08 17:46:09    122s] Total number of usable buffers from Lib Analyzer: 24 ( DEL02BWP7T DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T CKBD8BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[05/08 17:46:09    122s] Total number of usable inverters from Lib Analyzer: 21 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T INVD10BWP7T CKND12BWP7T INVD12BWP7T)
[05/08 17:46:09    122s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[05/08 17:46:09    122s] 
[05/08 17:46:10    123s] Creating Lib Analyzer, finished. 
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	data[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	data[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	data[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	data[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	data[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	data[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	data[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	data[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	PC[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (IMPOPT-665):	PC[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:10    123s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:10    123s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[05/08 17:46:10    123s] To increase the message display limit, refer to the product command reference manual.
[05/08 17:46:10    124s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 882.7M, totSessionCpu=0:02:04 **
[05/08 17:46:10    124s] *** optDesign -postCTS ***
[05/08 17:46:10    124s] DRC Margin: user margin 0.0
[05/08 17:46:10    124s] Hold Target Slack: user slack 0
[05/08 17:46:10    124s] Setup Target Slack: user slack 0;
[05/08 17:46:10    124s] setUsefulSkewMode -ecoRoute false
[05/08 17:46:10    124s] Deleting Cell Server ...
[05/08 17:46:10    124s] Deleting Lib Analyzer.
[05/08 17:46:10    124s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 17:46:10    124s] Summary for sequential cells identification: 
[05/08 17:46:10    124s]   Identified SBFF number: 126
[05/08 17:46:10    124s]   Identified MBFF number: 0
[05/08 17:46:10    124s]   Identified SB Latch number: 0
[05/08 17:46:10    124s]   Identified MB Latch number: 0
[05/08 17:46:10    124s]   Not identified SBFF number: 0
[05/08 17:46:10    124s]   Not identified MBFF number: 0
[05/08 17:46:10    124s]   Not identified SB Latch number: 0
[05/08 17:46:10    124s]   Not identified MB Latch number: 0
[05/08 17:46:10    124s]   Number of sequential cells which are not FFs: 34
[05/08 17:46:10    124s] Creating Cell Server, finished. 
[05/08 17:46:10    124s] 
[05/08 17:46:10    124s] Deleting Cell Server ...
[05/08 17:46:10    124s] Start to check current routing status for nets...
[05/08 17:46:10    124s] All nets are already routed correctly.
[05/08 17:46:10    124s] End to check current routing status for nets (mem=1101.7M)
[05/08 17:46:10    124s] *info: All cells identified as Buffer and Delay cells:
[05/08 17:46:10    124s] *info:   with footprint "DEL0BWP7T" or "BUFFD0BWP7T": 
[05/08 17:46:10    124s] *info: ------------------------------------------------------------------
[05/08 17:46:10    124s] *info: (dly) DEL2BWP7T               -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (dly) DEL4BWP7T               -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (dly) DEL3BWP7T               -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (dly) DEL1BWP7T               -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (dly) DEL0BWP7T               -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) DEL02BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) BUFFD0BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) DEL015BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) CKBD0BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) BUFFD1BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) DEL01BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) GBUFFD1BWP7T     dont_use  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) CKBD1BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) BUFFD1P5BWP7T           -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) GBUFFD2BWP7T     dont_use  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) CKBD2BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) BUFFD2BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) BUFFD2P5BWP7T           -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) GBUFFD3BWP7T     dont_use  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) BUFFD3BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) CKBD3BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) CKBD4BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) BUFFD4BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) BUFFD5BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) BUFFD6BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) CKBD6BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) CKBD8BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) GBUFFD8BWP7T     dont_use  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) BUFFD8BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) BUFFD10BWP7T            -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) CKBD10BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) CKBD12BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:10    124s] *info: (buf) BUFFD12BWP7T            -  tcb018gbwp7ttc
[05/08 17:46:10    124s] PhyDesignGrid: maxLocalDensity 0.98
[05/08 17:46:10    124s] ### Creating PhyDesignMc. totSessionCpu=0:02:04 mem=1101.7M
[05/08 17:46:10    124s] #spOpts: mergeVia=F 
[05/08 17:46:10    124s] Core basic site is core7T
[05/08 17:46:10    124s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:46:10    124s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:04 mem=1101.7M
[05/08 17:46:10    124s] GigaOpt Hold Optimizer is used
[05/08 17:46:10    124s] End AAE Lib Interpolated Model. (MEM=1101.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:10    124s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:04 mem=1101.7M ***
[05/08 17:46:10    124s] ### Creating LA Mngr. totSessionCpu=0:02:04 mem=1101.7M
[05/08 17:46:12    125s] ### Creating LA Mngr, finished. totSessionCpu=0:02:06 mem=1101.7M
[05/08 17:46:12    125s] ### Creating LA Mngr. totSessionCpu=0:02:06 mem=1193.9M
[05/08 17:46:12    125s] ### Creating LA Mngr, finished. totSessionCpu=0:02:06 mem=1193.9M
[05/08 17:46:12    125s] 
[05/08 17:46:12    125s] Creating Lib Analyzer ...
[05/08 17:46:12    125s] Total number of usable buffers from Lib Analyzer: 24 ( DEL02BWP7T DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T CKBD8BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[05/08 17:46:12    125s] Total number of usable inverters from Lib Analyzer: 21 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T INVD10BWP7T CKND12BWP7T INVD12BWP7T)
[05/08 17:46:12    125s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[05/08 17:46:12    125s] 
[05/08 17:46:13    127s] Creating Lib Analyzer, finished. 
[05/08 17:46:13    127s] gigaOpt Hold fixing search radius: 156.800000 Microns (40 stdCellHgt)
[05/08 17:46:13    127s] *info: Run optDesign holdfix with 1 thread.
[05/08 17:46:13    127s] Effort level <high> specified for reg2reg path_group
[05/08 17:46:13    127s] End AAE Lib Interpolated Model. (MEM=1289.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:13    127s] **INFO: Starting Blocking QThread with 1 CPU
[05/08 17:46:13    127s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/08 17:46:13    127s] #################################################################################
[05/08 17:46:13    127s] # Design Stage: PreRoute
[05/08 17:46:13    127s] # Design Name: processador_6_instrucoes
[05/08 17:46:13    127s] # Design Mode: 90nm
[05/08 17:46:13    127s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:46:13    127s] # Parasitics Mode: No SPEF/RCDB
[05/08 17:46:13    127s] # Signoff Settings: SI Off 
[05/08 17:46:13    127s] #################################################################################
[05/08 17:46:13    127s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:46:13    127s] Calculate delays in Single mode...
[05/08 17:46:13    127s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/08 17:46:13    127s] End AAE Lib Interpolated Model. (MEM=0.261719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:13    127s] Total number of fetched objects 1827
[05/08 17:46:13    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:13    127s] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[05/08 17:46:13    127s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
[05/08 17:46:13    127s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)
[05/08 17:46:13    127s] 
[05/08 17:46:13    127s] Active hold views:
[05/08 17:46:13    127s]  typical
[05/08 17:46:13    127s]   Dominating endpoints: 0
[05/08 17:46:13    127s]   Dominating TNS: -0.000
[05/08 17:46:13    127s] 
[05/08 17:46:13    127s] Done building cte hold timing graph (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
[05/08 17:46:13    127s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M ***
[05/08 17:46:14    127s]  
_______________________________________________________________________
[05/08 17:46:14    127s] Done building cte setup timing graph (fixHold) cpu=0:00:03.3 real=0:00:04.0 totSessionCpu=0:02:07 mem=1289.3M ***
[05/08 17:46:15    127s] *info: category slack lower bound [L 0.0] default
[05/08 17:46:15    127s] *info: category slack lower bound [H 0.0] reg2reg 
[05/08 17:46:15    127s] --------------------------------------------------- 
[05/08 17:46:15    127s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/08 17:46:15    127s] --------------------------------------------------- 
[05/08 17:46:15    127s]          WNS    reg2regWNS
[05/08 17:46:15    127s]     3.590 ns      3.590 ns
[05/08 17:46:15    127s] --------------------------------------------------- 
[05/08 17:46:15    127s] Restoring autoHoldViews:  typical
[05/08 17:46:15    127s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 typical
Hold  views included:
 typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.590  |  3.590  |  9.367  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.303  |  0.318  |  0.303  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1364   |  1348   |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[05/08 17:46:15    127s] Deleting Lib Analyzer.
[05/08 17:46:15    127s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 17:46:15    127s] Summary for sequential cells identification: 
[05/08 17:46:15    127s]   Identified SBFF number: 126
[05/08 17:46:15    127s]   Identified MBFF number: 0
[05/08 17:46:15    127s]   Identified SB Latch number: 0
[05/08 17:46:15    127s]   Identified MB Latch number: 0
[05/08 17:46:15    127s]   Not identified SBFF number: 0
[05/08 17:46:15    127s]   Not identified MBFF number: 0
[05/08 17:46:15    127s]   Not identified SB Latch number: 0
[05/08 17:46:15    127s]   Not identified MB Latch number: 0
[05/08 17:46:15    127s]   Number of sequential cells which are not FFs: 34
[05/08 17:46:15    127s] Creating Cell Server, finished. 
[05/08 17:46:15    127s] 
[05/08 17:46:15    127s] Deleting Cell Server ...
[05/08 17:46:15    127s] 
[05/08 17:46:15    127s] Creating Lib Analyzer ...
[05/08 17:46:15    127s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 17:46:15    127s] Summary for sequential cells identification: 
[05/08 17:46:15    127s]   Identified SBFF number: 126
[05/08 17:46:15    127s]   Identified MBFF number: 0
[05/08 17:46:15    127s]   Identified SB Latch number: 0
[05/08 17:46:15    127s]   Identified MB Latch number: 0
[05/08 17:46:15    127s]   Not identified SBFF number: 0
[05/08 17:46:15    127s]   Not identified MBFF number: 0
[05/08 17:46:15    127s]   Not identified SB Latch number: 0
[05/08 17:46:15    127s]   Not identified MB Latch number: 0
[05/08 17:46:15    127s]   Number of sequential cells which are not FFs: 34
[05/08 17:46:15    127s] Creating Cell Server, finished. 
[05/08 17:46:15    127s] 
[05/08 17:46:15    127s] Total number of usable buffers from Lib Analyzer: 24 ( DEL02BWP7T DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T CKBD8BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[05/08 17:46:15    127s] Total number of usable inverters from Lib Analyzer: 21 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T INVD10BWP7T CKND12BWP7T INVD12BWP7T)
[05/08 17:46:15    127s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[05/08 17:46:15    127s] 
[05/08 17:46:16    129s] Creating Lib Analyzer, finished. 
[05/08 17:46:16    129s] 
[05/08 17:46:16    129s] *Info: minBufDelay = 77.9 ps, libStdDelay = 31.5 ps, minBufSize = 35123200 (4.0)
[05/08 17:46:16    129s] *Info: worst delay setup view: typical
[05/08 17:46:16    129s] Footprint list for hold buffering (delay unit: ps)
[05/08 17:46:16    129s] =================================================================
[05/08 17:46:16    129s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/08 17:46:16    129s] ------------------------------------------------------------------
[05/08 17:46:16    129s] *Info:       96.1       1.00    4.0  22.19 DEL01BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       93.9       1.00    4.0  22.29 BUFFD1BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:      111.1       1.00    4.0  28.28 CKBD1BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:      119.0       1.00    4.0  32.78 DEL015BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:      117.4       1.00    4.0  34.57 CKBD0BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:      106.5       1.00    4.0  43.62 BUFFD0BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:      110.4       1.00    4.0  46.90 DEL02BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       90.9       1.00    5.0  14.88 BUFFD1P5BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       85.0       1.00    6.0  11.18 BUFFD2BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       94.3       1.00    6.0  14.16 CKBD2BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       85.8       1.00    7.0   7.49 BUFFD3BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       85.7       1.00    7.0   8.92 BUFFD2P5BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       93.7       1.00    8.0   9.37 CKBD3BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:      243.7       1.00    8.0  22.54 DEL0BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       77.9       1.00    9.0   5.58 BUFFD4BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       89.6       1.00    9.0   7.03 CKBD4BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:      569.1       1.00   10.0  24.15 DEL1BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       78.3       1.00   11.0   4.47 BUFFD5BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       78.4       1.00   12.0   3.74 BUFFD6BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:     1179.1       1.00   12.0  27.28 DEL2BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       90.4       1.00   13.0   4.71 CKBD6BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       78.9       1.00   16.0   2.80 BUFFD8BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       90.2       1.00   16.0   4.05 CKBD8BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:     1843.6       1.00   17.0  26.19 DEL3BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       78.8       1.00   19.0   2.24 BUFFD10BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:     2501.9       1.00   19.0  27.31 DEL4BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       89.9       1.00   21.0   2.78 CKBD10BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       78.9       1.00   22.0   1.87 BUFFD12BWP7T (I,Z)
[05/08 17:46:16    129s] *Info:       86.4       1.00   22.0   2.44 CKBD12BWP7T (I,Z)
[05/08 17:46:16    129s] =================================================================
[05/08 17:46:16    129s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 930.8M, totSessionCpu=0:02:09 **
[05/08 17:46:16    129s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:46:16    129s] --------------------------------------------------- 
[05/08 17:46:16    129s]    Hold Timing Summary  - Initial 
[05/08 17:46:16    129s] --------------------------------------------------- 
[05/08 17:46:16    129s]  Target slack: 0.000 ns
[05/08 17:46:16    129s] View: typical 
[05/08 17:46:16    129s] 	WNS: 0.303 
[05/08 17:46:16    129s] 	TNS: 0.000 
[05/08 17:46:16    129s] 	VP: 0 
[05/08 17:46:16    129s] 	Worst hold path end point: PC[15] 
[05/08 17:46:16    129s] --------------------------------------------------- 
[05/08 17:46:16    129s]    Setup Timing Summary  - Initial 
[05/08 17:46:16    129s] --------------------------------------------------- 
[05/08 17:46:16    129s]  Target slack: 0.000 ns
[05/08 17:46:16    129s] View: typical 
[05/08 17:46:16    129s] 	WNS: 3.590 
[05/08 17:46:16    129s] 	TNS: 0.000 
[05/08 17:46:16    129s] 	VP: 0 
[05/08 17:46:16    129s] 	Worst setup path end point:my_bloco_operacional_RF_RF_reg[14][15]/SI 
[05/08 17:46:16    129s] --------------------------------------------------- 
[05/08 17:46:16    129s] *** Hold timing is met. Hold fixing is not needed 
[05/08 17:46:16    129s] 
[05/08 17:46:16    129s] Active setup views:
[05/08 17:46:16    129s]  typical
[05/08 17:46:16    129s]   Dominating endpoints: 0
[05/08 17:46:16    129s]   Dominating TNS: -0.000
[05/08 17:46:16    129s] 
[05/08 17:46:16    129s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/08 17:46:16    129s] [NR-eGR] Started earlyGlobalRoute kernel
[05/08 17:46:16    129s] [NR-eGR] Initial Peak syMemory usage = 1159.2 MB
[05/08 17:46:16    129s] (I)       Reading DB...
[05/08 17:46:16    129s] (I)       congestionReportName   : 
[05/08 17:46:16    129s] (I)       layerRangeFor2DCongestion : 
[05/08 17:46:16    129s] (I)       buildTerm2TermWires    : 0
[05/08 17:46:16    129s] (I)       doTrackAssignment      : 1
[05/08 17:46:16    129s] (I)       dumpBookshelfFiles     : 0
[05/08 17:46:16    129s] (I)       numThreads             : 1
[05/08 17:46:16    129s] (I)       bufferingAwareRouting  : false
[05/08 17:46:16    129s] [NR-eGR] honorMsvRouteConstraint: false
[05/08 17:46:16    129s] (I)       honorPin               : false
[05/08 17:46:16    129s] (I)       honorPinGuide          : true
[05/08 17:46:16    129s] (I)       honorPartition         : false
[05/08 17:46:16    129s] (I)       allowPartitionCrossover: false
[05/08 17:46:16    129s] (I)       honorSingleEntry       : true
[05/08 17:46:16    129s] (I)       honorSingleEntryStrong : true
[05/08 17:46:16    129s] (I)       handleViaSpacingRule   : false
[05/08 17:46:16    129s] (I)       handleEolSpacingRule   : false
[05/08 17:46:16    129s] (I)       PDConstraint           : none
[05/08 17:46:16    129s] (I)       expBetterNDRHandling   : false
[05/08 17:46:16    129s] [NR-eGR] honorClockSpecNDR      : 0
[05/08 17:46:16    129s] (I)       routingEffortLevel     : 3
[05/08 17:46:16    129s] (I)       effortLevel            : standard
[05/08 17:46:16    129s] [NR-eGR] minRouteLayer          : 2
[05/08 17:46:16    129s] [NR-eGR] maxRouteLayer          : 127
[05/08 17:46:16    129s] (I)       relaxedTopLayerCeiling : 127
[05/08 17:46:16    129s] (I)       relaxedBottomLayerFloor: 2
[05/08 17:46:16    129s] (I)       numRowsPerGCell        : 1
[05/08 17:46:16    129s] (I)       speedUpLargeDesign     : 0
[05/08 17:46:16    129s] (I)       multiThreadingTA       : 1
[05/08 17:46:16    129s] (I)       blkAwareLayerSwitching : 1
[05/08 17:46:16    129s] (I)       optimizationMode       : false
[05/08 17:46:16    129s] (I)       routeSecondPG          : false
[05/08 17:46:16    129s] (I)       scenicRatioForLayerRelax: 0.00
[05/08 17:46:16    129s] (I)       detourLimitForLayerRelax: 0.00
[05/08 17:46:16    129s] (I)       punchThroughDistance   : 500.00
[05/08 17:46:16    129s] (I)       scenicBound            : 1.15
[05/08 17:46:16    129s] (I)       maxScenicToAvoidBlk    : 100.00
[05/08 17:46:16    129s] (I)       source-to-sink ratio   : 0.00
[05/08 17:46:16    129s] (I)       targetCongestionRatioH : 1.00
[05/08 17:46:16    129s] (I)       targetCongestionRatioV : 1.00
[05/08 17:46:16    129s] (I)       layerCongestionRatio   : 0.70
[05/08 17:46:16    129s] (I)       m1CongestionRatio      : 0.10
[05/08 17:46:16    129s] (I)       m2m3CongestionRatio    : 0.70
[05/08 17:46:16    129s] (I)       localRouteEffort       : 1.00
[05/08 17:46:16    129s] (I)       numSitesBlockedByOneVia: 8.00
[05/08 17:46:16    129s] (I)       supplyScaleFactorH     : 1.00
[05/08 17:46:16    129s] (I)       supplyScaleFactorV     : 1.00
[05/08 17:46:16    129s] (I)       highlight3DOverflowFactor: 0.00
[05/08 17:46:16    129s] (I)       doubleCutViaModelingRatio: 0.00
[05/08 17:46:16    129s] (I)       routeVias              : 
[05/08 17:46:16    129s] (I)       readTROption           : true
[05/08 17:46:16    129s] (I)       extraSpacingFactor     : 1.00
[05/08 17:46:16    129s] [NR-eGR] numTracksPerClockWire  : 0
[05/08 17:46:16    129s] (I)       routeSelectedNetsOnly  : false
[05/08 17:46:16    129s] (I)       clkNetUseMaxDemand     : false
[05/08 17:46:16    129s] (I)       extraDemandForClocks   : 0
[05/08 17:46:16    129s] (I)       steinerRemoveLayers    : false
[05/08 17:46:16    129s] (I)       demoteLayerScenicScale : 1.00
[05/08 17:46:16    129s] (I)       nonpreferLayerCostScale : 100.00
[05/08 17:46:16    129s] (I)       similarTopologyRoutingFast : false
[05/08 17:46:16    129s] (I)       spanningTreeRefinement : false
[05/08 17:46:16    129s] (I)       spanningTreeRefinementAlpha : 0.50
[05/08 17:46:16    129s] (I)       before initializing RouteDB syMemory usage = 1159.2 MB
[05/08 17:46:16    129s] (I)       starting read tracks
[05/08 17:46:16    129s] (I)       build grid graph
[05/08 17:46:16    129s] (I)       build grid graph start
[05/08 17:46:16    129s] [NR-eGR] Layer1 has no routable track
[05/08 17:46:16    129s] [NR-eGR] Layer2 has single uniform track structure
[05/08 17:46:16    129s] [NR-eGR] Layer3 has single uniform track structure
[05/08 17:46:16    129s] [NR-eGR] Layer4 has single uniform track structure
[05/08 17:46:16    129s] [NR-eGR] Layer5 has single uniform track structure
[05/08 17:46:16    129s] [NR-eGR] Layer6 has single uniform track structure
[05/08 17:46:16    129s] (I)       build grid graph end
[05/08 17:46:16    129s] (I)       numViaLayers=6
[05/08 17:46:16    129s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:46:16    129s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:46:16    129s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:46:16    129s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:46:16    129s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:46:16    129s] (I)       end build via table
[05/08 17:46:16    129s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[05/08 17:46:16    129s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/08 17:46:16    129s] (I)       readDataFromPlaceDB
[05/08 17:46:16    129s] (I)       Read net information..
[05/08 17:46:16    129s] [NR-eGR] Read numTotalNets=1811  numIgnoredNets=0
[05/08 17:46:16    129s] (I)       Read testcase time = 0.000 seconds
[05/08 17:46:16    129s] 
[05/08 17:46:16    129s] (I)       read default dcut vias
[05/08 17:46:16    129s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:46:16    129s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:46:16    129s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:46:16    129s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:46:16    129s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:46:16    129s] (I)       build grid graph start
[05/08 17:46:16    129s] (I)       build grid graph end
[05/08 17:46:16    129s] (I)       Model blockage into capacity
[05/08 17:46:16    129s] (I)       Read numBlocks=159  numPreroutedWires=0  numCapScreens=0
[05/08 17:46:16    129s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/08 17:46:16    129s] (I)       blocked area on Layer2 : 20762265600  (6.72%)
[05/08 17:46:16    129s] (I)       blocked area on Layer3 : 0  (0.00%)
[05/08 17:46:16    129s] (I)       blocked area on Layer4 : 0  (0.00%)
[05/08 17:46:16    129s] (I)       blocked area on Layer5 : 0  (0.00%)
[05/08 17:46:16    129s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/08 17:46:16    129s] (I)       Modeling time = 0.000 seconds
[05/08 17:46:16    129s] 
[05/08 17:46:16    129s] (I)       Number of ignored nets = 0
[05/08 17:46:16    129s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 17:46:16    129s] (I)       Number of clock nets = 1.  Ignored: No
[05/08 17:46:16    129s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 17:46:16    129s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 17:46:16    129s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 17:46:16    129s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 17:46:16    129s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 17:46:16    129s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 17:46:16    129s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:46:16    129s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 17:46:16    129s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1159.2 MB
[05/08 17:46:16    129s] (I)       Ndr track 0 does not exist
[05/08 17:46:16    129s] (I)       Layer1  viaCost=300.00
[05/08 17:46:16    129s] (I)       Layer2  viaCost=100.00
[05/08 17:46:16    129s] (I)       Layer3  viaCost=100.00
[05/08 17:46:16    129s] (I)       Layer4  viaCost=100.00
[05/08 17:46:16    129s] (I)       Layer5  viaCost=200.00
[05/08 17:46:16    129s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:46:16    129s] (I)       routing area        :  (0, 0) - (770560, 400960)
[05/08 17:46:16    129s] (I)       core area           :  (20160, 20160) - (750400, 380800)
[05/08 17:46:16    129s] (I)       Site Width          :  1120  (dbu)
[05/08 17:46:16    129s] (I)       Row Height          :  7840  (dbu)
[05/08 17:46:16    129s] (I)       GCell Width         :  7840  (dbu)
[05/08 17:46:16    129s] (I)       GCell Height        :  7840  (dbu)
[05/08 17:46:16    129s] (I)       grid                :    98    51     6
[05/08 17:46:16    129s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[05/08 17:46:16    129s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[05/08 17:46:16    129s] (I)       Default wire width  :   460   560   560   560   560   880
[05/08 17:46:16    129s] (I)       Default wire space  :   460   560   560   560   560   920
[05/08 17:46:16    129s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[05/08 17:46:16    129s] (I)       First Track Coord   :     0   560   560   560   560  2800
[05/08 17:46:16    129s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[05/08 17:46:16    129s] (I)       Total num of tracks :     0   688   358   688   358   343
[05/08 17:46:16    129s] (I)       Num of masks        :     1     1     1     1     1     1
[05/08 17:46:16    129s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/08 17:46:16    129s] (I)       --------------------------------------------------------
[05/08 17:46:16    129s] 
[05/08 17:46:16    129s] [NR-eGR] ============ Routing rule table ============
[05/08 17:46:16    129s] [NR-eGR] Rule id 0. Nets 1811 
[05/08 17:46:16    129s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/08 17:46:16    129s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[05/08 17:46:16    129s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:46:16    129s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:46:16    129s] [NR-eGR] ========================================
[05/08 17:46:16    129s] [NR-eGR] 
[05/08 17:46:16    129s] (I)       After initializing earlyGlobalRoute syMemory usage = 1159.2 MB
[05/08 17:46:16    129s] (I)       Loading and dumping file time : 0.01 seconds
[05/08 17:46:16    129s] (I)       ============= Initialization =============
[05/08 17:46:16    129s] (I)       totalPins=8117  totalGlobalPin=7908 (97.43%)
[05/08 17:46:16    129s] (I)       total 2D Cap : 155735 = (70168 H, 85567 V)
[05/08 17:46:16    129s] [NR-eGR] Layer group 1: route 1811 net(s) in layer range [2, 6]
[05/08 17:46:16    129s] (I)       ============  Phase 1a Route ============
[05/08 17:46:16    129s] (I)       Phase 1a runs 0.00 seconds
[05/08 17:46:16    129s] (I)       Usage: 21785 = (11963 H, 9822 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.850e+04um V)
[05/08 17:46:16    129s] (I)       
[05/08 17:46:16    129s] (I)       ============  Phase 1b Route ============
[05/08 17:46:16    129s] (I)       Usage: 21785 = (11963 H, 9822 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.850e+04um V)
[05/08 17:46:16    129s] (I)       
[05/08 17:46:16    129s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.539720e+04um
[05/08 17:46:16    129s] (I)       ============  Phase 1c Route ============
[05/08 17:46:16    129s] (I)       Usage: 21785 = (11963 H, 9822 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.850e+04um V)
[05/08 17:46:16    129s] (I)       
[05/08 17:46:16    129s] (I)       ============  Phase 1d Route ============
[05/08 17:46:16    129s] (I)       Usage: 21785 = (11963 H, 9822 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.850e+04um V)
[05/08 17:46:16    129s] (I)       
[05/08 17:46:16    129s] (I)       ============  Phase 1e Route ============
[05/08 17:46:16    129s] (I)       Phase 1e runs 0.00 seconds
[05/08 17:46:16    129s] (I)       Usage: 21785 = (11963 H, 9822 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.850e+04um V)
[05/08 17:46:16    129s] (I)       
[05/08 17:46:16    129s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.539720e+04um
[05/08 17:46:16    129s] [NR-eGR] 
[05/08 17:46:16    129s] (I)       ============  Phase 1l Route ============
[05/08 17:46:16    129s] (I)       Phase 1l runs 0.00 seconds
[05/08 17:46:16    129s] (I)       
[05/08 17:46:16    129s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/08 17:46:16    129s] [NR-eGR]                OverCon            
[05/08 17:46:16    129s] [NR-eGR]                 #Gcell     %Gcell
[05/08 17:46:16    129s] [NR-eGR] Layer              (2)    OverCon 
[05/08 17:46:16    129s] [NR-eGR] ------------------------------------
[05/08 17:46:16    129s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/08 17:46:16    129s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/08 17:46:16    129s] [NR-eGR] Layer3       3( 0.06%)   ( 0.06%) 
[05/08 17:46:16    129s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/08 17:46:16    129s] [NR-eGR] Layer5       2( 0.04%)   ( 0.04%) 
[05/08 17:46:16    129s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[05/08 17:46:16    129s] [NR-eGR] ------------------------------------
[05/08 17:46:16    129s] [NR-eGR] Total        5( 0.02%)   ( 0.02%) 
[05/08 17:46:16    129s] [NR-eGR] 
[05/08 17:46:16    129s] (I)       Total Global Routing Runtime: 0.01 seconds
[05/08 17:46:16    129s] (I)       total 2D Cap : 155746 = (70168 H, 85578 V)
[05/08 17:46:16    129s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[05/08 17:46:16    129s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[05/08 17:46:16    129s] [NR-eGR] End Peak syMemory usage = 1159.2 MB
[05/08 17:46:16    129s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[05/08 17:46:16    129s] [hotspot] +------------+---------------+---------------+
[05/08 17:46:16    129s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 17:46:16    129s] [hotspot] +------------+---------------+---------------+
[05/08 17:46:16    129s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 17:46:16    129s] [hotspot] +------------+---------------+---------------+
[05/08 17:46:16    129s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 17:46:16    129s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 17:46:16    129s] End AAE Lib Interpolated Model. (MEM=1159.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:16    129s] **INFO: Starting Blocking QThread with 1 CPU
[05/08 17:46:16    129s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/08 17:46:16    129s] #################################################################################
[05/08 17:46:16    129s] # Design Stage: PreRoute
[05/08 17:46:16    129s] # Design Name: processador_6_instrucoes
[05/08 17:46:16    129s] # Design Mode: 90nm
[05/08 17:46:16    129s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:46:16    129s] # Parasitics Mode: No SPEF/RCDB
[05/08 17:46:16    129s] # Signoff Settings: SI Off 
[05/08 17:46:16    129s] #################################################################################
[05/08 17:46:16    129s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:46:16    129s] Calculate delays in Single mode...
[05/08 17:46:16    129s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/08 17:46:16    129s] End AAE Lib Interpolated Model. (MEM=0.203125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:16    129s] Total number of fetched objects 1827
[05/08 17:46:16    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:16    129s] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:01.0)
[05/08 17:46:16    129s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 0.0M) ***
[05/08 17:46:16    129s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M)
[05/08 17:46:17    129s]  
_______________________________________________________________________
[05/08 17:46:17    129s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 typical 
Hold  views included:
 typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.590  |  3.590  |  9.367  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.303  |  0.318  |  0.303  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1364   |  1348   |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.1, REAL=0:00:01.0, MEM=1169.2M
[05/08 17:46:17    129s] **optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 932.1M, totSessionCpu=0:02:09 **
[05/08 17:46:17    129s] *** Finished optDesign ***
[05/08 17:46:17    129s] 
[05/08 17:46:17    129s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:06.8 real=0:00:08.4)
[05/08 17:46:17    129s] Info: pop threads available for lower-level modules during optimization.
[05/08 17:46:17    129s] Deleting Lib Analyzer.
[05/08 17:46:17    129s] Info: Destroy the CCOpt slew target map.
[05/08 17:46:17    129s] <CMD> optDesign -postCTS -hold -incr -outDir ./reports/postCTS -noOutDir
[05/08 17:46:17    129s] **WARN: (IMPOPT-576):	35 nets have unplaced terms. 
[05/08 17:46:17    129s] Type 'man IMPOPT-576' for more detail.
[05/08 17:46:17    129s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/08 17:46:17    129s] GigaOpt running with 1 threads.
[05/08 17:46:17    129s] Info: 1 threads available for lower-level modules during optimization.
[05/08 17:46:17    129s] #spOpts: mergeVia=F 
[05/08 17:46:17    129s] Core basic site is core7T
[05/08 17:46:17    129s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:46:17    129s] #spOpts: mergeVia=F 
[05/08 17:46:17    129s] #spOpts: mergeVia=F 
[05/08 17:46:17    129s] 
[05/08 17:46:17    129s] Creating Lib Analyzer ...
[05/08 17:46:17    129s] Total number of usable buffers from Lib Analyzer: 24 ( DEL02BWP7T DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T CKBD8BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[05/08 17:46:17    129s] Total number of usable inverters from Lib Analyzer: 21 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T INVD10BWP7T CKND12BWP7T INVD12BWP7T)
[05/08 17:46:17    129s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[05/08 17:46:17    129s] 
[05/08 17:46:19    130s] Creating Lib Analyzer, finished. 
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	data[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	data[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	data[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	data[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	data[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	data[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	data[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	data[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	PC[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (IMPOPT-665):	PC[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:19    130s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:19    130s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[05/08 17:46:19    130s] To increase the message display limit, refer to the product command reference manual.
[05/08 17:46:19    130s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 882.7M, totSessionCpu=0:02:11 **
[05/08 17:46:19    130s] **WARN: (IMPOPT-3328):	The -incr option is ignored with -hold option.*** optDesign -postCTS ***
[05/08 17:46:19    130s] DRC Margin: user margin 0.0
[05/08 17:46:19    130s] Hold Target Slack: user slack 0
[05/08 17:46:19    130s] Setup Target Slack: user slack 0;
[05/08 17:46:19    130s] setUsefulSkewMode -ecoRoute false
[05/08 17:46:19    130s] Deleting Cell Server ...
[05/08 17:46:19    130s] Deleting Lib Analyzer.
[05/08 17:46:19    130s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 17:46:19    130s] Summary for sequential cells identification: 
[05/08 17:46:19    130s]   Identified SBFF number: 126
[05/08 17:46:19    130s]   Identified MBFF number: 0
[05/08 17:46:19    130s]   Identified SB Latch number: 0
[05/08 17:46:19    130s]   Identified MB Latch number: 0
[05/08 17:46:19    130s]   Not identified SBFF number: 0
[05/08 17:46:19    130s]   Not identified MBFF number: 0
[05/08 17:46:19    130s]   Not identified SB Latch number: 0
[05/08 17:46:19    130s]   Not identified MB Latch number: 0
[05/08 17:46:19    130s]   Number of sequential cells which are not FFs: 34
[05/08 17:46:19    130s] Creating Cell Server, finished. 
[05/08 17:46:19    130s] 
[05/08 17:46:19    130s] Deleting Cell Server ...
[05/08 17:46:19    130s] Start to check current routing status for nets...
[05/08 17:46:19    130s] All nets are already routed correctly.
[05/08 17:46:19    130s] End to check current routing status for nets (mem=1121.7M)
[05/08 17:46:19    130s] *info: All cells identified as Buffer and Delay cells:
[05/08 17:46:19    130s] *info:   with footprint "DEL0BWP7T" or "BUFFD0BWP7T": 
[05/08 17:46:19    130s] *info: ------------------------------------------------------------------
[05/08 17:46:19    130s] *info: (dly) DEL2BWP7T               -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (dly) DEL4BWP7T               -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (dly) DEL3BWP7T               -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (dly) DEL1BWP7T               -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (dly) DEL0BWP7T               -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) DEL02BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) BUFFD0BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) DEL015BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) CKBD0BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) BUFFD1BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) DEL01BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) GBUFFD1BWP7T     dont_use  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) CKBD1BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) BUFFD1P5BWP7T           -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) GBUFFD2BWP7T     dont_use  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) CKBD2BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) BUFFD2BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) BUFFD2P5BWP7T           -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) GBUFFD3BWP7T     dont_use  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) BUFFD3BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) CKBD3BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) CKBD4BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) BUFFD4BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) BUFFD5BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) BUFFD6BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) CKBD6BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) CKBD8BWP7T              -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) GBUFFD8BWP7T     dont_use  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) BUFFD8BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) BUFFD10BWP7T            -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) CKBD10BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) CKBD12BWP7T             -  tcb018gbwp7ttc
[05/08 17:46:19    130s] *info: (buf) BUFFD12BWP7T            -  tcb018gbwp7ttc
[05/08 17:46:19    130s] PhyDesignGrid: maxLocalDensity 0.98
[05/08 17:46:19    130s] ### Creating PhyDesignMc. totSessionCpu=0:02:11 mem=1121.7M
[05/08 17:46:19    130s] #spOpts: mergeVia=F 
[05/08 17:46:19    130s] Core basic site is core7T
[05/08 17:46:19    130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:46:19    130s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:11 mem=1121.7M
[05/08 17:46:19    130s] GigaOpt Hold Optimizer is used
[05/08 17:46:19    130s] End AAE Lib Interpolated Model. (MEM=1121.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:19    130s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:11 mem=1121.7M ***
[05/08 17:46:19    130s] ### Creating LA Mngr. totSessionCpu=0:02:11 mem=1121.7M
[05/08 17:46:20    132s] ### Creating LA Mngr, finished. totSessionCpu=0:02:12 mem=1121.7M
[05/08 17:46:20    132s] ### Creating LA Mngr. totSessionCpu=0:02:13 mem=1213.9M
[05/08 17:46:20    132s] ### Creating LA Mngr, finished. totSessionCpu=0:02:13 mem=1213.9M
[05/08 17:46:20    132s] 
[05/08 17:46:20    132s] Creating Lib Analyzer ...
[05/08 17:46:20    132s] Total number of usable buffers from Lib Analyzer: 24 ( DEL02BWP7T DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T CKBD8BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[05/08 17:46:20    132s] Total number of usable inverters from Lib Analyzer: 21 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T INVD10BWP7T CKND12BWP7T INVD12BWP7T)
[05/08 17:46:20    132s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[05/08 17:46:20    132s] 
[05/08 17:46:22    134s] Creating Lib Analyzer, finished. 
[05/08 17:46:22    134s] gigaOpt Hold fixing search radius: 156.800000 Microns (40 stdCellHgt)
[05/08 17:46:22    134s] *info: Run optDesign holdfix with 1 thread.
[05/08 17:46:22    134s] Effort level <high> specified for reg2reg path_group
[05/08 17:46:22    134s] End AAE Lib Interpolated Model. (MEM=1309.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:22    134s] **INFO: Starting Blocking QThread with 1 CPU
[05/08 17:46:22    134s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/08 17:46:22    134s] #################################################################################
[05/08 17:46:22    134s] # Design Stage: PreRoute
[05/08 17:46:22    134s] # Design Name: processador_6_instrucoes
[05/08 17:46:22    134s] # Design Mode: 90nm
[05/08 17:46:22    134s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:46:22    134s] # Parasitics Mode: No SPEF/RCDB
[05/08 17:46:22    134s] # Signoff Settings: SI Off 
[05/08 17:46:22    134s] #################################################################################
[05/08 17:46:22    134s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:46:22    134s] Calculate delays in Single mode...
[05/08 17:46:22    134s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/08 17:46:22    134s] End AAE Lib Interpolated Model. (MEM=0.28125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:22    134s] Total number of fetched objects 1827
[05/08 17:46:22    134s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:22    134s] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[05/08 17:46:22    134s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
[05/08 17:46:22    134s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M)
[05/08 17:46:22    134s] Done building cte hold timing graph (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M ***
[05/08 17:46:22    134s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M ***
[05/08 17:46:23    134s]  
_______________________________________________________________________
[05/08 17:46:23    134s] Done building cte setup timing graph (fixHold) cpu=0:00:03.3 real=0:00:04.0 totSessionCpu=0:02:14 mem=1309.3M ***
[05/08 17:46:23    134s] *info: category slack lower bound [L 0.0] default
[05/08 17:46:23    134s] *info: category slack lower bound [H 0.0] reg2reg 
[05/08 17:46:23    134s] --------------------------------------------------- 
[05/08 17:46:23    134s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/08 17:46:23    134s] --------------------------------------------------- 
[05/08 17:46:23    134s]          WNS    reg2regWNS
[05/08 17:46:23    134s]     3.590 ns      3.590 ns
[05/08 17:46:23    134s] --------------------------------------------------- 
[05/08 17:46:23    134s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 typical
Hold  views included:
 typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.590  |  3.590  |  9.367  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.303  |  0.318  |  0.303  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1364   |  1348   |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[05/08 17:46:23    134s] Deleting Lib Analyzer.
[05/08 17:46:23    134s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 17:46:23    134s] Summary for sequential cells identification: 
[05/08 17:46:23    134s]   Identified SBFF number: 126
[05/08 17:46:23    134s]   Identified MBFF number: 0
[05/08 17:46:23    134s]   Identified SB Latch number: 0
[05/08 17:46:23    134s]   Identified MB Latch number: 0
[05/08 17:46:23    134s]   Not identified SBFF number: 0
[05/08 17:46:23    134s]   Not identified MBFF number: 0
[05/08 17:46:23    134s]   Not identified SB Latch number: 0
[05/08 17:46:23    134s]   Not identified MB Latch number: 0
[05/08 17:46:23    134s]   Number of sequential cells which are not FFs: 34
[05/08 17:46:23    134s] Creating Cell Server, finished. 
[05/08 17:46:23    134s] 
[05/08 17:46:23    134s] Deleting Cell Server ...
[05/08 17:46:23    134s] 
[05/08 17:46:23    134s] Creating Lib Analyzer ...
[05/08 17:46:23    134s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 17:46:23    134s] Summary for sequential cells identification: 
[05/08 17:46:23    134s]   Identified SBFF number: 126
[05/08 17:46:23    134s]   Identified MBFF number: 0
[05/08 17:46:23    134s]   Identified SB Latch number: 0
[05/08 17:46:23    134s]   Identified MB Latch number: 0
[05/08 17:46:23    134s]   Not identified SBFF number: 0
[05/08 17:46:23    134s]   Not identified MBFF number: 0
[05/08 17:46:23    134s]   Not identified SB Latch number: 0
[05/08 17:46:23    134s]   Not identified MB Latch number: 0
[05/08 17:46:23    134s]   Number of sequential cells which are not FFs: 34
[05/08 17:46:23    134s] Creating Cell Server, finished. 
[05/08 17:46:23    134s] 
[05/08 17:46:23    134s] Total number of usable buffers from Lib Analyzer: 24 ( DEL02BWP7T DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T CKBD8BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[05/08 17:46:23    134s] Total number of usable inverters from Lib Analyzer: 21 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T INVD10BWP7T CKND12BWP7T INVD12BWP7T)
[05/08 17:46:23    134s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[05/08 17:46:23    134s] 
[05/08 17:46:25    135s] Creating Lib Analyzer, finished. 
[05/08 17:46:25    135s] 
[05/08 17:46:25    135s] *Info: minBufDelay = 77.9 ps, libStdDelay = 31.5 ps, minBufSize = 35123200 (4.0)
[05/08 17:46:25    135s] *Info: worst delay setup view: typical
[05/08 17:46:25    135s] Footprint list for hold buffering (delay unit: ps)
[05/08 17:46:25    135s] =================================================================
[05/08 17:46:25    135s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/08 17:46:25    135s] ------------------------------------------------------------------
[05/08 17:46:25    135s] *Info:       96.1       1.00    4.0  22.19 DEL01BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       93.9       1.00    4.0  22.29 BUFFD1BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:      111.1       1.00    4.0  28.28 CKBD1BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:      119.0       1.00    4.0  32.78 DEL015BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:      117.4       1.00    4.0  34.57 CKBD0BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:      106.5       1.00    4.0  43.62 BUFFD0BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:      110.4       1.00    4.0  46.90 DEL02BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       90.9       1.00    5.0  14.88 BUFFD1P5BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       85.0       1.00    6.0  11.18 BUFFD2BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       94.3       1.00    6.0  14.16 CKBD2BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       85.8       1.00    7.0   7.49 BUFFD3BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       85.7       1.00    7.0   8.92 BUFFD2P5BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       93.7       1.00    8.0   9.37 CKBD3BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:      243.7       1.00    8.0  22.54 DEL0BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       77.9       1.00    9.0   5.58 BUFFD4BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       89.6       1.00    9.0   7.03 CKBD4BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:      569.1       1.00   10.0  24.15 DEL1BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       78.3       1.00   11.0   4.47 BUFFD5BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       78.4       1.00   12.0   3.74 BUFFD6BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:     1179.1       1.00   12.0  27.28 DEL2BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       90.4       1.00   13.0   4.71 CKBD6BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       78.9       1.00   16.0   2.80 BUFFD8BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       90.2       1.00   16.0   4.05 CKBD8BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:     1843.6       1.00   17.0  26.19 DEL3BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       78.8       1.00   19.0   2.24 BUFFD10BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:     2501.9       1.00   19.0  27.31 DEL4BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       89.9       1.00   21.0   2.78 CKBD10BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       78.9       1.00   22.0   1.87 BUFFD12BWP7T (I,Z)
[05/08 17:46:25    135s] *Info:       86.4       1.00   22.0   2.44 CKBD12BWP7T (I,Z)
[05/08 17:46:25    135s] =================================================================
[05/08 17:46:25    135s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 936.4M, totSessionCpu=0:02:16 **
[05/08 17:46:25    135s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:46:25    135s] --------------------------------------------------- 
[05/08 17:46:25    135s]    Hold Timing Summary  - Initial 
[05/08 17:46:25    135s] --------------------------------------------------- 
[05/08 17:46:25    135s]  Target slack: 0.000 ns
[05/08 17:46:25    135s] View: typical 
[05/08 17:46:25    135s] 	WNS: 0.303 
[05/08 17:46:25    135s] 	TNS: 0.000 
[05/08 17:46:25    135s] 	VP: 0 
[05/08 17:46:25    135s] 	Worst hold path end point: PC[15] 
[05/08 17:46:25    135s] --------------------------------------------------- 
[05/08 17:46:25    135s]    Setup Timing Summary  - Initial 
[05/08 17:46:25    135s] --------------------------------------------------- 
[05/08 17:46:25    135s]  Target slack: 0.000 ns
[05/08 17:46:25    135s] View: typical 
[05/08 17:46:25    135s] 	WNS: 3.590 
[05/08 17:46:25    135s] 	TNS: 0.000 
[05/08 17:46:25    135s] 	VP: 0 
[05/08 17:46:25    135s] 	Worst setup path end point:my_bloco_operacional_RF_RF_reg[14][15]/SI 
[05/08 17:46:25    135s] --------------------------------------------------- 
[05/08 17:46:25    135s] *** Hold timing is met. Hold fixing is not needed 
[05/08 17:46:25    135s] 
[05/08 17:46:25    135s] Active setup views:
[05/08 17:46:25    135s]  typical
[05/08 17:46:25    135s]   Dominating endpoints: 0
[05/08 17:46:25    135s]   Dominating TNS: -0.000
[05/08 17:46:25    135s] 
[05/08 17:46:25    135s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/08 17:46:25    135s] [NR-eGR] Started earlyGlobalRoute kernel
[05/08 17:46:25    135s] [NR-eGR] Initial Peak syMemory usage = 1159.2 MB
[05/08 17:46:25    135s] (I)       Reading DB...
[05/08 17:46:25    135s] (I)       congestionReportName   : 
[05/08 17:46:25    135s] (I)       layerRangeFor2DCongestion : 
[05/08 17:46:25    135s] (I)       buildTerm2TermWires    : 0
[05/08 17:46:25    135s] (I)       doTrackAssignment      : 1
[05/08 17:46:25    135s] (I)       dumpBookshelfFiles     : 0
[05/08 17:46:25    135s] (I)       numThreads             : 1
[05/08 17:46:25    135s] (I)       bufferingAwareRouting  : false
[05/08 17:46:25    135s] [NR-eGR] honorMsvRouteConstraint: false
[05/08 17:46:25    135s] (I)       honorPin               : false
[05/08 17:46:25    135s] (I)       honorPinGuide          : true
[05/08 17:46:25    135s] (I)       honorPartition         : false
[05/08 17:46:25    135s] (I)       allowPartitionCrossover: false
[05/08 17:46:25    135s] (I)       honorSingleEntry       : true
[05/08 17:46:25    135s] (I)       honorSingleEntryStrong : true
[05/08 17:46:25    135s] (I)       handleViaSpacingRule   : false
[05/08 17:46:25    135s] (I)       handleEolSpacingRule   : false
[05/08 17:46:25    135s] (I)       PDConstraint           : none
[05/08 17:46:25    135s] (I)       expBetterNDRHandling   : false
[05/08 17:46:25    135s] [NR-eGR] honorClockSpecNDR      : 0
[05/08 17:46:25    135s] (I)       routingEffortLevel     : 3
[05/08 17:46:25    135s] (I)       effortLevel            : standard
[05/08 17:46:25    135s] [NR-eGR] minRouteLayer          : 2
[05/08 17:46:25    135s] [NR-eGR] maxRouteLayer          : 127
[05/08 17:46:25    135s] (I)       relaxedTopLayerCeiling : 127
[05/08 17:46:25    135s] (I)       relaxedBottomLayerFloor: 2
[05/08 17:46:25    135s] (I)       numRowsPerGCell        : 1
[05/08 17:46:25    135s] (I)       speedUpLargeDesign     : 0
[05/08 17:46:25    135s] (I)       multiThreadingTA       : 1
[05/08 17:46:25    135s] (I)       blkAwareLayerSwitching : 1
[05/08 17:46:25    135s] (I)       optimizationMode       : false
[05/08 17:46:25    135s] (I)       routeSecondPG          : false
[05/08 17:46:25    135s] (I)       scenicRatioForLayerRelax: 0.00
[05/08 17:46:25    135s] (I)       detourLimitForLayerRelax: 0.00
[05/08 17:46:25    135s] (I)       punchThroughDistance   : 500.00
[05/08 17:46:25    135s] (I)       scenicBound            : 1.15
[05/08 17:46:25    135s] (I)       maxScenicToAvoidBlk    : 100.00
[05/08 17:46:25    135s] (I)       source-to-sink ratio   : 0.00
[05/08 17:46:25    135s] (I)       targetCongestionRatioH : 1.00
[05/08 17:46:25    135s] (I)       targetCongestionRatioV : 1.00
[05/08 17:46:25    135s] (I)       layerCongestionRatio   : 0.70
[05/08 17:46:25    135s] (I)       m1CongestionRatio      : 0.10
[05/08 17:46:25    135s] (I)       m2m3CongestionRatio    : 0.70
[05/08 17:46:25    135s] (I)       localRouteEffort       : 1.00
[05/08 17:46:25    135s] (I)       numSitesBlockedByOneVia: 8.00
[05/08 17:46:25    135s] (I)       supplyScaleFactorH     : 1.00
[05/08 17:46:25    135s] (I)       supplyScaleFactorV     : 1.00
[05/08 17:46:25    135s] (I)       highlight3DOverflowFactor: 0.00
[05/08 17:46:25    135s] (I)       doubleCutViaModelingRatio: 0.00
[05/08 17:46:25    135s] (I)       routeVias              : 
[05/08 17:46:25    135s] (I)       readTROption           : true
[05/08 17:46:25    135s] (I)       extraSpacingFactor     : 1.00
[05/08 17:46:25    135s] [NR-eGR] numTracksPerClockWire  : 0
[05/08 17:46:25    135s] (I)       routeSelectedNetsOnly  : false
[05/08 17:46:25    135s] (I)       clkNetUseMaxDemand     : false
[05/08 17:46:25    135s] (I)       extraDemandForClocks   : 0
[05/08 17:46:25    135s] (I)       steinerRemoveLayers    : false
[05/08 17:46:25    135s] (I)       demoteLayerScenicScale : 1.00
[05/08 17:46:25    135s] (I)       nonpreferLayerCostScale : 100.00
[05/08 17:46:25    135s] (I)       similarTopologyRoutingFast : false
[05/08 17:46:25    135s] (I)       spanningTreeRefinement : false
[05/08 17:46:25    135s] (I)       spanningTreeRefinementAlpha : 0.50
[05/08 17:46:25    135s] (I)       before initializing RouteDB syMemory usage = 1159.2 MB
[05/08 17:46:25    135s] (I)       starting read tracks
[05/08 17:46:25    135s] (I)       build grid graph
[05/08 17:46:25    135s] (I)       build grid graph start
[05/08 17:46:25    135s] [NR-eGR] Layer1 has no routable track
[05/08 17:46:25    135s] [NR-eGR] Layer2 has single uniform track structure
[05/08 17:46:25    135s] [NR-eGR] Layer3 has single uniform track structure
[05/08 17:46:25    135s] [NR-eGR] Layer4 has single uniform track structure
[05/08 17:46:25    135s] [NR-eGR] Layer5 has single uniform track structure
[05/08 17:46:25    135s] [NR-eGR] Layer6 has single uniform track structure
[05/08 17:46:25    135s] (I)       build grid graph end
[05/08 17:46:25    135s] (I)       numViaLayers=6
[05/08 17:46:25    135s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:46:25    135s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:46:25    135s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:46:25    135s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:46:25    135s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:46:25    135s] (I)       end build via table
[05/08 17:46:25    135s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[05/08 17:46:25    135s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[05/08 17:46:25    135s] (I)       readDataFromPlaceDB
[05/08 17:46:25    135s] (I)       Read net information..
[05/08 17:46:25    135s] [NR-eGR] Read numTotalNets=1811  numIgnoredNets=0
[05/08 17:46:25    135s] (I)       Read testcase time = 0.000 seconds
[05/08 17:46:25    135s] 
[05/08 17:46:25    135s] (I)       read default dcut vias
[05/08 17:46:25    135s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:46:25    135s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:46:25    135s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:46:25    135s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:46:25    135s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:46:25    135s] (I)       build grid graph start
[05/08 17:46:25    135s] (I)       build grid graph end
[05/08 17:46:25    135s] (I)       Model blockage into capacity
[05/08 17:46:25    135s] (I)       Read numBlocks=159  numPreroutedWires=0  numCapScreens=0
[05/08 17:46:25    135s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/08 17:46:25    135s] (I)       blocked area on Layer2 : 20762265600  (6.72%)
[05/08 17:46:25    135s] (I)       blocked area on Layer3 : 0  (0.00%)
[05/08 17:46:25    135s] (I)       blocked area on Layer4 : 0  (0.00%)
[05/08 17:46:25    135s] (I)       blocked area on Layer5 : 0  (0.00%)
[05/08 17:46:25    135s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/08 17:46:25    135s] (I)       Modeling time = 0.000 seconds
[05/08 17:46:25    135s] 
[05/08 17:46:25    135s] (I)       Number of ignored nets = 0
[05/08 17:46:25    135s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 17:46:25    135s] (I)       Number of clock nets = 1.  Ignored: No
[05/08 17:46:25    135s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 17:46:25    135s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 17:46:25    135s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 17:46:25    135s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 17:46:25    135s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 17:46:25    135s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 17:46:25    135s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:46:25    135s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 17:46:25    135s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1159.2 MB
[05/08 17:46:25    135s] (I)       Ndr track 0 does not exist
[05/08 17:46:25    135s] (I)       Layer1  viaCost=300.00
[05/08 17:46:25    135s] (I)       Layer2  viaCost=100.00
[05/08 17:46:25    135s] (I)       Layer3  viaCost=100.00
[05/08 17:46:25    135s] (I)       Layer4  viaCost=100.00
[05/08 17:46:25    135s] (I)       Layer5  viaCost=200.00
[05/08 17:46:25    135s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:46:25    135s] (I)       routing area        :  (0, 0) - (770560, 400960)
[05/08 17:46:25    135s] (I)       core area           :  (20160, 20160) - (750400, 380800)
[05/08 17:46:25    135s] (I)       Site Width          :  1120  (dbu)
[05/08 17:46:25    135s] (I)       Row Height          :  7840  (dbu)
[05/08 17:46:25    135s] (I)       GCell Width         :  7840  (dbu)
[05/08 17:46:25    135s] (I)       GCell Height        :  7840  (dbu)
[05/08 17:46:25    135s] (I)       grid                :    98    51     6
[05/08 17:46:25    135s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[05/08 17:46:25    135s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[05/08 17:46:25    135s] (I)       Default wire width  :   460   560   560   560   560   880
[05/08 17:46:25    135s] (I)       Default wire space  :   460   560   560   560   560   920
[05/08 17:46:25    135s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[05/08 17:46:25    135s] (I)       First Track Coord   :     0   560   560   560   560  2800
[05/08 17:46:25    135s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[05/08 17:46:25    135s] (I)       Total num of tracks :     0   688   358   688   358   343
[05/08 17:46:25    135s] (I)       Num of masks        :     1     1     1     1     1     1
[05/08 17:46:25    135s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/08 17:46:25    135s] (I)       --------------------------------------------------------
[05/08 17:46:25    135s] 
[05/08 17:46:25    135s] [NR-eGR] ============ Routing rule table ============
[05/08 17:46:25    135s] [NR-eGR] Rule id 0. Nets 1811 
[05/08 17:46:25    135s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/08 17:46:25    135s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[05/08 17:46:25    135s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:46:25    135s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:46:25    135s] [NR-eGR] ========================================
[05/08 17:46:25    135s] [NR-eGR] 
[05/08 17:46:25    135s] (I)       After initializing earlyGlobalRoute syMemory usage = 1159.2 MB
[05/08 17:46:25    135s] (I)       Loading and dumping file time : 0.01 seconds
[05/08 17:46:25    135s] (I)       ============= Initialization =============
[05/08 17:46:25    135s] (I)       totalPins=8117  totalGlobalPin=7908 (97.43%)
[05/08 17:46:25    135s] (I)       total 2D Cap : 155735 = (70168 H, 85567 V)
[05/08 17:46:25    135s] [NR-eGR] Layer group 1: route 1811 net(s) in layer range [2, 6]
[05/08 17:46:25    135s] (I)       ============  Phase 1a Route ============
[05/08 17:46:25    135s] (I)       Phase 1a runs 0.00 seconds
[05/08 17:46:25    135s] (I)       Usage: 21785 = (11963 H, 9822 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.850e+04um V)
[05/08 17:46:25    135s] (I)       
[05/08 17:46:25    135s] (I)       ============  Phase 1b Route ============
[05/08 17:46:25    135s] (I)       Usage: 21785 = (11963 H, 9822 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.850e+04um V)
[05/08 17:46:25    135s] (I)       
[05/08 17:46:25    135s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.539720e+04um
[05/08 17:46:25    135s] (I)       ============  Phase 1c Route ============
[05/08 17:46:25    135s] (I)       Usage: 21785 = (11963 H, 9822 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.850e+04um V)
[05/08 17:46:25    135s] (I)       
[05/08 17:46:25    135s] (I)       ============  Phase 1d Route ============
[05/08 17:46:25    135s] (I)       Usage: 21785 = (11963 H, 9822 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.850e+04um V)
[05/08 17:46:25    135s] (I)       
[05/08 17:46:25    135s] (I)       ============  Phase 1e Route ============
[05/08 17:46:25    135s] (I)       Phase 1e runs 0.00 seconds
[05/08 17:46:25    135s] (I)       Usage: 21785 = (11963 H, 9822 V) = (17.05% H, 11.48% V) = (4.689e+04um H, 3.850e+04um V)
[05/08 17:46:25    135s] (I)       
[05/08 17:46:25    135s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.539720e+04um
[05/08 17:46:25    135s] [NR-eGR] 
[05/08 17:46:25    135s] (I)       ============  Phase 1l Route ============
[05/08 17:46:25    135s] (I)       Phase 1l runs 0.01 seconds
[05/08 17:46:25    135s] (I)       
[05/08 17:46:25    135s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[05/08 17:46:25    135s] [NR-eGR]                OverCon            
[05/08 17:46:25    135s] [NR-eGR]                 #Gcell     %Gcell
[05/08 17:46:25    135s] [NR-eGR] Layer              (2)    OverCon 
[05/08 17:46:25    135s] [NR-eGR] ------------------------------------
[05/08 17:46:25    135s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[05/08 17:46:25    135s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[05/08 17:46:25    135s] [NR-eGR] Layer3       3( 0.06%)   ( 0.06%) 
[05/08 17:46:25    135s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[05/08 17:46:25    135s] [NR-eGR] Layer5       2( 0.04%)   ( 0.04%) 
[05/08 17:46:25    135s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[05/08 17:46:25    135s] [NR-eGR] ------------------------------------
[05/08 17:46:25    135s] [NR-eGR] Total        5( 0.02%)   ( 0.02%) 
[05/08 17:46:25    135s] [NR-eGR] 
[05/08 17:46:25    135s] (I)       Total Global Routing Runtime: 0.02 seconds
[05/08 17:46:25    135s] (I)       total 2D Cap : 155746 = (70168 H, 85578 V)
[05/08 17:46:25    135s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[05/08 17:46:25    135s] [NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[05/08 17:46:25    135s] [NR-eGR] End Peak syMemory usage = 1159.2 MB
[05/08 17:46:25    135s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[05/08 17:46:25    135s] [hotspot] +------------+---------------+---------------+
[05/08 17:46:25    135s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 17:46:25    135s] [hotspot] +------------+---------------+---------------+
[05/08 17:46:25    135s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 17:46:25    135s] [hotspot] +------------+---------------+---------------+
[05/08 17:46:25    135s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 17:46:25    135s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 17:46:25    136s] End AAE Lib Interpolated Model. (MEM=1159.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:25    136s] **INFO: Starting Blocking QThread with 1 CPU
[05/08 17:46:25    136s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/08 17:46:25    136s] #################################################################################
[05/08 17:46:25    136s] # Design Stage: PreRoute
[05/08 17:46:25    136s] # Design Name: processador_6_instrucoes
[05/08 17:46:25    136s] # Design Mode: 90nm
[05/08 17:46:25    136s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:46:25    136s] # Parasitics Mode: No SPEF/RCDB
[05/08 17:46:25    136s] # Signoff Settings: SI Off 
[05/08 17:46:25    136s] #################################################################################
[05/08 17:46:25    136s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:46:25    136s] Calculate delays in Single mode...
[05/08 17:46:25    136s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/08 17:46:25    136s] End AAE Lib Interpolated Model. (MEM=0.203125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:25    136s] Total number of fetched objects 1827
[05/08 17:46:25    136s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:25    136s] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[05/08 17:46:25    136s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
[05/08 17:46:25    136s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=0.0M)
[05/08 17:46:25    136s]  
_______________________________________________________________________
[05/08 17:46:25    136s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 typical 
Hold  views included:
 typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.590  |  3.590  |  9.367  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.303  |  0.318  |  0.303  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1364   |  1348   |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.1, REAL=0:00:00.0, MEM=1169.2M
[05/08 17:46:25    136s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 937.7M, totSessionCpu=0:02:16 **
[05/08 17:46:25    136s] *** Finished optDesign ***
[05/08 17:46:25    136s] 
[05/08 17:46:25    136s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:06.7 real=0:00:08.2)
[05/08 17:46:25    136s] Info: pop threads available for lower-level modules during optimization.
[05/08 17:46:25    136s] Deleting Lib Analyzer.
[05/08 17:46:25    136s] Info: Destroy the CCOpt slew target map.
[05/08 17:46:25    136s] <CMD> saveDesign ./cts/processador_6_instrucoes.enc
[05/08 17:46:25    136s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:46:25    136s] #% Begin save design ... (date=05/08 17:46:25, mem=937.7M)
[05/08 17:46:26    136s] % Begin Save netlist data ... (date=05/08 17:46:26, mem=938.3M)
[05/08 17:46:26    136s] Writing Binary DB to ./cts/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.v.bin in single-threaded mode...
[05/08 17:46:26    136s] % End Save netlist data ... (date=05/08 17:46:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.3M, current mem=938.3M)
[05/08 17:46:26    136s] % Begin Save AAE data ... (date=05/08 17:46:26, mem=938.3M)
[05/08 17:46:26    136s] Saving AAE Data ...
[05/08 17:46:26    136s] % End Save AAE data ... (date=05/08 17:46:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.3M, current mem=938.3M)
[05/08 17:46:26    136s] % Begin Save clock tree data ... (date=05/08 17:46:26, mem=938.3M)
[05/08 17:46:26    136s] % End Save clock tree data ... (date=05/08 17:46:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.3M, current mem=938.3M)
[05/08 17:46:26    136s] Saving preference file ./cts/processador_6_instrucoes.enc.dat.tmp/gui.pref.tcl ...
[05/08 17:46:26    136s] Saving mode setting ...
[05/08 17:46:26    136s] Saving global file ...
[05/08 17:46:26    136s] % Begin Save floorplan data ... (date=05/08 17:46:26, mem=938.4M)
[05/08 17:46:26    136s] Saving floorplan file ...
[05/08 17:46:26    136s] % End Save floorplan data ... (date=05/08 17:46:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.4M, current mem=938.4M)
[05/08 17:46:26    136s] Saving Drc markers ...
[05/08 17:46:26    136s] ... No Drc file written since there is no markers found.
[05/08 17:46:26    136s] % Begin Save placement data ... (date=05/08 17:46:26, mem=938.4M)
[05/08 17:46:26    136s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/08 17:46:26    136s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1159.2M) ***
[05/08 17:46:26    136s] % End Save placement data ... (date=05/08 17:46:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.4M, current mem=938.4M)
[05/08 17:46:26    136s] % Begin Save routing data ... (date=05/08 17:46:26, mem=938.4M)
[05/08 17:46:26    136s] Saving route file ...
[05/08 17:46:26    136s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1159.2M) ***
[05/08 17:46:26    136s] % End Save routing data ... (date=05/08 17:46:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.4M, current mem=938.4M)
[05/08 17:46:26    136s] Saving property file ./cts/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.prop
[05/08 17:46:26    136s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1159.2M) ***
[05/08 17:46:26    136s] % Begin Save power constraints data ... (date=05/08 17:46:26, mem=938.4M)
[05/08 17:46:26    136s] % End Save power constraints data ... (date=05/08 17:46:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.4M, current mem=938.4M)
[05/08 17:46:26    136s] Saving rc congestion map ./cts/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.congmap.gz ...
[05/08 17:46:26    136s] Generated self-contained design processador_6_instrucoes.enc.dat.tmp
[05/08 17:46:26    136s] #% End save design ... (date=05/08 17:46:26, total cpu=0:00:00.5, real=0:00:01.0, peak res=938.4M, current mem=885.4M)
[05/08 17:46:26    136s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:46:34    137s] <CMD> addFiller -cell FILL8BWP7T FILL64BWP7T FILL4BWP7T FILL32BWP7T FILL2BWP7T FILL1BWP7T FILL16BWP7T -prefix FILLER
[05/08 17:46:34    137s] Core basic site is core7T
[05/08 17:46:34    137s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:46:34    137s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/08 17:46:34    137s] *INFO: Adding fillers to top-module.
[05/08 17:46:34    137s] *INFO:   Added 0 filler inst  (cell FILL64BWP7T / prefix FILLER).
[05/08 17:46:34    137s] *INFO:   Added 11 filler insts (cell FILL32BWP7T / prefix FILLER).
[05/08 17:46:34    137s] *INFO:   Added 95 filler insts (cell FILL16BWP7T / prefix FILLER).
[05/08 17:46:34    137s] *INFO:   Added 121 filler insts (cell FILL8BWP7T / prefix FILLER).
[05/08 17:46:34    137s] *INFO:   Added 331 filler insts (cell FILL4BWP7T / prefix FILLER).
[05/08 17:46:34    137s] *INFO:   Added 522 filler insts (cell FILL2BWP7T / prefix FILLER).
[05/08 17:46:34    137s] *INFO:   Added 623 filler insts (cell FILL1BWP7T / prefix FILLER).
[05/08 17:46:34    137s] *INFO: Total 1703 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[05/08 17:46:34    137s] For 1703 new insts, 1703 new pwr-pin connections were made to global net 'VDD'.
[05/08 17:46:34    137s] 1703 new gnd-pin connections were made to global net 'VSS'.
[05/08 17:46:34    137s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/08 17:46:46    138s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/08 17:46:46    138s] <CMD> getPlaceMode -doneQuickCTS -quiet
[05/08 17:46:46    138s] 
[05/08 17:46:46    138s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/08 17:46:46    138s] *** Changed status on (0) nets in Clock.
[05/08 17:46:46    138s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1115.7M) ***
[05/08 17:46:46    138s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/08 17:46:46    138s] <CMD> setNanoRouteMode -quiet -routeTdrEffort 10
[05/08 17:46:46    138s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 17:46:46    138s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 17:46:46    138s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort <default>
[05/08 17:46:46    138s] <CMD> globalDetailRoute
[05/08 17:46:46    138s] #% Begin globalDetailRoute (date=05/08 17:46:46, mem=887.5M)
[05/08 17:46:46    138s] 
[05/08 17:46:46    138s] globalDetailRoute
[05/08 17:46:46    138s] 
[05/08 17:46:46    138s] #setNanoRouteMode -drouteUseMultiCutViaEffort "<default>"
[05/08 17:46:46    138s] #setNanoRouteMode -routeWithTimingDriven true
[05/08 17:46:46    138s] #Start globalDetailRoute on Sun May  8 17:46:46 2022
[05/08 17:46:46    138s] #
[05/08 17:46:46    138s] #Generating timing data, please wait...
[05/08 17:46:46    138s] #1827 total nets, 0 already routed, 0 will ignore in trialRoute
[05/08 17:46:46    138s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[05/08 17:46:46    138s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:46:46    138s] #Dump tif for version 2.1
[05/08 17:46:47    138s] End AAE Lib Interpolated Model. (MEM=1127.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net PC[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] **WARN: (IMPESI-3014):	The RC network is incomplete for net I_rd. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[05/08 17:46:47    139s] Total number of fetched objects 1827
[05/08 17:46:47    139s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:47    139s] End delay calculation. (MEM=1152.5 CPU=0:00:00.3 REAL=0:00:00.0)
[05/08 17:46:47    139s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/08 17:46:47    139s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 855.37 (MB), peak = 946.52 (MB)
[05/08 17:46:47    139s] #Done generating timing data.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[15] of net data[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[14] of net data[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[13] of net data[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[12] of net data[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[11] of net data[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[10] of net data[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[9] of net data[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[8] of net data[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[7] of net data[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[6] of net data[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[5] of net data[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[4] of net data[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[3] of net data[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[2] of net data[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[1] of net data[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[0] of net data[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/PC[15] of net PC[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/PC[14] of net PC[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:46:48    140s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[05/08 17:46:48    140s] #To increase the message display limit, refer to the product command reference manual.
[05/08 17:46:48    140s] ### Net info: total nets: 1829
[05/08 17:46:48    140s] ### Net info: dirty nets: 0
[05/08 17:46:48    140s] ### Net info: marked as disconnected nets: 0
[05/08 17:46:48    140s] ### Net info: fully routed nets: 0
[05/08 17:46:48    140s] ### Net info: trivial (single pin) nets: 0
[05/08 17:46:48    140s] ### Net info: unrouted nets: 1829
[05/08 17:46:48    140s] ### Net info: re-extraction nets: 0
[05/08 17:46:48    140s] ### Net info: ignored nets: 0
[05/08 17:46:48    140s] ### Net info: skip routing nets: 0
[05/08 17:46:48    140s] ### import route signature (0) =  715239642
[05/08 17:46:48    140s] #Start reading timing information from file .timing_file_19418.tif.gz ...
[05/08 17:46:48    140s] #Read in timing information for 35 ports, 1780 instances from timing file .timing_file_19418.tif.gz.
[05/08 17:46:48    140s] #NanoRoute Version 17.10-p006_1 NR170516-1601/17_10-UB
[05/08 17:46:48    140s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:48    140s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:48    140s] #RTESIG:78da858dc10a824014455bf7158fd18541da7b35331a448ba06d85545b311a451834669e
[05/08 17:46:48    140s] #       ff9fd156f1ee2ef7706e103ecf39084a13c2f883a80b824b4e292ad23169a40da5c5303d
[05/08 17:46:48    140s] #       4e621984d7db5d6608e2f03655d95b3e0a883cbba6add7d07be3c01be6a1adfeacd60855
[05/08 17:46:48    140s] #       69bd81e8d5757694d92b841d250a7f81a8b25dc9a3202166b336925b041a3c4dcba6366e
[05/08 17:46:48    140s] #       02920a30c1f94b996960d74f3c2ebe9fe05b1e
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:48    140s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:48    140s] #RTESIG:78da858dc10a824014455bf7158fd18541da7b35331a448ba06d85545b311a451834669e
[05/08 17:46:48    140s] #       ff9fd156f1ee2ef7706e103ecf39084a13c2f883a80b824b4e292ad23169a40da5c5303d
[05/08 17:46:48    140s] #       4e621984d7db5d6608e2f03655d95b3e0a883cbba6add7d07be3c01be6a1adfeacd60855
[05/08 17:46:48    140s] #       69bd81e8d5757694d92b841d250a7f81a8b25dc9a3202166b336925b041a3c4dcba6366e
[05/08 17:46:48    140s] #       02920a30c1f94b996960d74f3c2ebe9fe05b1e
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:48    140s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:48    140s] #Start routing data preparation on Sun May  8 17:46:48 2022
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:48    140s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:48    140s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.2300.
[05/08 17:46:48    140s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2800.
[05/08 17:46:48    140s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.2300.
[05/08 17:46:48    140s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2800.
[05/08 17:46:48    140s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2800.
[05/08 17:46:48    140s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2800.
[05/08 17:46:48    140s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2800.
[05/08 17:46:48    140s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2800.
[05/08 17:46:48    140s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2800.
[05/08 17:46:48    140s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2800.
[05/08 17:46:48    140s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2800.
[05/08 17:46:48    140s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2800.
[05/08 17:46:48    140s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2800.
[05/08 17:46:48    140s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2800.
[05/08 17:46:48    140s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2800.
[05/08 17:46:48    140s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2800.
[05/08 17:46:48    140s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2800.
[05/08 17:46:48    140s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.4400.
[05/08 17:46:48    140s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2800.
[05/08 17:46:48    140s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.4400.
[05/08 17:46:48    140s] #Minimum voltage of a net in the design = 0.000.
[05/08 17:46:48    140s] #Maximum voltage of a net in the design = 1.800.
[05/08 17:46:48    140s] #Voltage range [0.000 - 0.000] has 1 net.
[05/08 17:46:48    140s] #Voltage range [1.800 - 1.800] has 1 net.
[05/08 17:46:48    140s] #Voltage range [0.000 - 1.800] has 1827 nets.
[05/08 17:46:48    140s] # METAL1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[05/08 17:46:48    140s] # METAL2       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[05/08 17:46:48    140s] # METAL3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[05/08 17:46:48    140s] # METAL4       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[05/08 17:46:48    140s] # METAL5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[05/08 17:46:48    140s] # METAL6       V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[05/08 17:46:48    140s] #Regenerating Ggrids automatically.
[05/08 17:46:48    140s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.5600.
[05/08 17:46:48    140s] #Using automatically generated G-grids.
[05/08 17:46:48    140s] #Done routing data preparation.
[05/08 17:46:48    140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 878.18 (MB), peak = 946.52 (MB)
[05/08 17:46:48    140s] #Merging special wires...
[05/08 17:46:48    140s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:48    140s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #Finished routing data preparation on Sun May  8 17:46:48 2022
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #Cpu time = 00:00:00
[05/08 17:46:48    140s] #Elapsed time = 00:00:00
[05/08 17:46:48    140s] #Increased memory = 4.96 (MB)
[05/08 17:46:48    140s] #Total memory = 878.35 (MB)
[05/08 17:46:48    140s] #Peak memory = 946.52 (MB)
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #Start global routing on Sun May  8 17:46:48 2022
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #Number of eco nets is 0
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #Start global routing data preparation on Sun May  8 17:46:48 2022
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #Start routing resource analysis on Sun May  8 17:46:48 2022
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #Routing resource analysis is done on Sun May  8 17:46:48 2022
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #  Resource Analysis:
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/08 17:46:48    140s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/08 17:46:48    140s] #  --------------------------------------------------------------
[05/08 17:46:48    140s] #  METAL1         H         330          28        1104    80.53%
[05/08 17:46:48    140s] #  METAL2         V         646          42        1104     0.00%
[05/08 17:46:48    140s] #  METAL3         H         358           0        1104     0.00%
[05/08 17:46:48    140s] #  METAL4         V         688           0        1104     0.00%
[05/08 17:46:48    140s] #  METAL5         H         358           0        1104     0.00%
[05/08 17:46:48    140s] #  METAL6         V         343           0        1104     0.00%
[05/08 17:46:48    140s] #  --------------------------------------------------------------
[05/08 17:46:48    140s] #  Total                   2723       2.32%        6624    13.42%
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #Global routing data preparation is done on Sun May  8 17:46:48 2022
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 878.73 (MB), peak = 946.52 (MB)
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 878.81 (MB), peak = 946.52 (MB)
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #start global routing iteration 1...
[05/08 17:46:48    140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.09 (MB), peak = 946.52 (MB)
[05/08 17:46:48    140s] #
[05/08 17:46:48    140s] #start global routing iteration 2...
[05/08 17:46:49    141s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 888.55 (MB), peak = 946.52 (MB)
[05/08 17:46:49    141s] #
[05/08 17:46:49    141s] #start global routing iteration 3...
[05/08 17:46:49    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 889.41 (MB), peak = 946.52 (MB)
[05/08 17:46:49    141s] #
[05/08 17:46:49    141s] #
[05/08 17:46:49    141s] #Total number of trivial nets (e.g. < 2 pins) = 18 (skipped).
[05/08 17:46:49    141s] #Total number of routable nets = 1811.
[05/08 17:46:49    141s] #Total number of nets in the design = 1829.
[05/08 17:46:49    141s] #
[05/08 17:46:49    141s] #1811 routable nets have only global wires.
[05/08 17:46:49    141s] #
[05/08 17:46:49    141s] #Routed nets constraints summary:
[05/08 17:46:49    141s] #-----------------------------
[05/08 17:46:49    141s] #        Rules   Unconstrained  
[05/08 17:46:49    141s] #-----------------------------
[05/08 17:46:49    141s] #      Default            1811  
[05/08 17:46:49    141s] #-----------------------------
[05/08 17:46:49    141s] #        Total            1811  
[05/08 17:46:49    141s] #-----------------------------
[05/08 17:46:49    141s] #
[05/08 17:46:49    141s] #Routing constraints summary of the whole design:
[05/08 17:46:49    141s] #-----------------------------
[05/08 17:46:49    141s] #        Rules   Unconstrained  
[05/08 17:46:49    141s] #-----------------------------
[05/08 17:46:49    141s] #      Default            1811  
[05/08 17:46:49    141s] #-----------------------------
[05/08 17:46:49    141s] #        Total            1811  
[05/08 17:46:49    141s] #-----------------------------
[05/08 17:46:49    141s] #
[05/08 17:46:49    141s] #
[05/08 17:46:49    141s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/08 17:46:49    141s] #
[05/08 17:46:49    141s] #                 OverCon       OverCon       OverCon          
[05/08 17:46:49    141s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[05/08 17:46:49    141s] #     Layer           (1)           (2)           (3)   OverCon
[05/08 17:46:49    141s] #  ------------------------------------------------------------
[05/08 17:46:49    141s] #  METAL1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/08 17:46:49    141s] #  METAL2       10(0.91%)      6(0.54%)      6(0.54%)   (1.99%)
[05/08 17:46:49    141s] #  METAL3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/08 17:46:49    141s] #  METAL4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/08 17:46:49    141s] #  METAL5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/08 17:46:49    141s] #  METAL6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/08 17:46:49    141s] #  ------------------------------------------------------------
[05/08 17:46:49    141s] #     Total     10(0.17%)      6(0.10%)      6(0.10%)   (0.37%)
[05/08 17:46:49    141s] #
[05/08 17:46:49    141s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[05/08 17:46:49    141s] #  Overflow after GR: 0.00% H + 0.66% V
[05/08 17:46:49    141s] #
[05/08 17:46:49    141s] #Complete Global Routing.
[05/08 17:46:49    141s] #Total wire length = 87444 um.
[05/08 17:46:49    141s] #Total half perimeter of net bounding box = 63686 um.
[05/08 17:46:49    141s] #Total wire length on LAYER METAL1 = 25 um.
[05/08 17:46:49    141s] #Total wire length on LAYER METAL2 = 24688 um.
[05/08 17:46:49    141s] #Total wire length on LAYER METAL3 = 35734 um.
[05/08 17:46:49    141s] #Total wire length on LAYER METAL4 = 17951 um.
[05/08 17:46:49    141s] #Total wire length on LAYER METAL5 = 9005 um.
[05/08 17:46:49    141s] #Total wire length on LAYER METAL6 = 42 um.
[05/08 17:46:49    141s] #Total number of vias = 14466
[05/08 17:46:49    141s] #Up-Via Summary (total 14466):
[05/08 17:46:49    141s] #           
[05/08 17:46:49    141s] #-----------------------
[05/08 17:46:49    141s] # METAL1           7823
[05/08 17:46:49    141s] # METAL2           5017
[05/08 17:46:49    141s] # METAL3           1215
[05/08 17:46:49    141s] # METAL4            409
[05/08 17:46:49    141s] # METAL5              2
[05/08 17:46:49    141s] #-----------------------
[05/08 17:46:49    141s] #                 14466 
[05/08 17:46:49    141s] #
[05/08 17:46:49    141s] #Max overcon = 3 tracks.
[05/08 17:46:49    141s] #Total overcon = 0.37%.
[05/08 17:46:49    141s] #Worst layer Gcell overcon rate = 0.00%.
[05/08 17:46:49    141s] #
[05/08 17:46:49    141s] #Global routing statistics:
[05/08 17:46:49    141s] #Cpu time = 00:00:01
[05/08 17:46:49    141s] #Elapsed time = 00:00:01
[05/08 17:46:49    141s] #Increased memory = 11.10 (MB)
[05/08 17:46:49    141s] #Total memory = 889.46 (MB)
[05/08 17:46:49    141s] #Peak memory = 946.52 (MB)
[05/08 17:46:49    141s] #
[05/08 17:46:49    141s] #Finished global routing on Sun May  8 17:46:49 2022
[05/08 17:46:49    141s] #
[05/08 17:46:49    141s] #
[05/08 17:46:49    141s] ### route signature (4) =   53617296
[05/08 17:46:49    141s] ### violation signature (2) = 1905142130
[05/08 17:46:49    141s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:49    141s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:49    141s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:49    141s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:49    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 886.01 (MB), peak = 946.52 (MB)
[05/08 17:46:49    141s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:49    141s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:49    141s] #Start Track Assignment.
[05/08 17:46:49    141s] #Done with 3733 horizontal wires in 1 hboxes and 3581 vertical wires in 1 hboxes.
[05/08 17:46:50    141s] #Done with 847 horizontal wires in 1 hboxes and 709 vertical wires in 1 hboxes.
[05/08 17:46:50    141s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/08 17:46:50    141s] #
[05/08 17:46:50    141s] #Track assignment summary:
[05/08 17:46:50    141s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/08 17:46:50    141s] #------------------------------------------------------------------------
[05/08 17:46:50    141s] # METAL1        29.58 	 15.92%  	  0.00% 	 15.92%
[05/08 17:46:50    141s] # METAL2     23586.36 	  0.03%  	  0.00% 	  0.00%
[05/08 17:46:50    141s] # METAL3     34697.04 	  0.10%  	  0.00% 	  0.00%
[05/08 17:46:50    141s] # METAL4     17638.04 	  0.05%  	  0.00% 	  0.00%
[05/08 17:46:50    141s] # METAL5      8982.12 	  0.01%  	  0.00% 	  0.00%
[05/08 17:46:50    141s] # METAL6        39.64 	  0.00%  	  0.00% 	  0.00%
[05/08 17:46:50    141s] #------------------------------------------------------------------------
[05/08 17:46:50    141s] # All       84972.78  	  0.07% 	  0.00% 	  0.00%
[05/08 17:46:50    141s] #Complete Track Assignment.
[05/08 17:46:50    141s] #Total wire length = 93964 um.
[05/08 17:46:50    141s] #Total half perimeter of net bounding box = 63686 um.
[05/08 17:46:50    141s] #Total wire length on LAYER METAL1 = 5682 um.
[05/08 17:46:50    141s] #Total wire length on LAYER METAL2 = 23645 um.
[05/08 17:46:50    141s] #Total wire length on LAYER METAL3 = 37458 um.
[05/08 17:46:50    141s] #Total wire length on LAYER METAL4 = 17990 um.
[05/08 17:46:50    141s] #Total wire length on LAYER METAL5 = 9144 um.
[05/08 17:46:50    141s] #Total wire length on LAYER METAL6 = 44 um.
[05/08 17:46:50    141s] #Total number of vias = 14466
[05/08 17:46:50    141s] #Up-Via Summary (total 14466):
[05/08 17:46:50    141s] #           
[05/08 17:46:50    141s] #-----------------------
[05/08 17:46:50    141s] # METAL1           7823
[05/08 17:46:50    141s] # METAL2           5017
[05/08 17:46:50    141s] # METAL3           1215
[05/08 17:46:50    141s] # METAL4            409
[05/08 17:46:50    141s] # METAL5              2
[05/08 17:46:50    141s] #-----------------------
[05/08 17:46:50    141s] #                 14466 
[05/08 17:46:50    141s] #
[05/08 17:46:50    141s] ### route signature (8) =  497370888
[05/08 17:46:50    141s] ### violation signature (6) = 1905142130
[05/08 17:46:50    141s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 890.04 (MB), peak = 946.52 (MB)
[05/08 17:46:50    141s] #
[05/08 17:46:50    141s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/08 17:46:50    141s] #Cpu time = 00:00:02
[05/08 17:46:50    141s] #Elapsed time = 00:00:02
[05/08 17:46:50    141s] #Increased memory = 16.70 (MB)
[05/08 17:46:50    141s] #Total memory = 890.05 (MB)
[05/08 17:46:50    141s] #Peak memory = 946.52 (MB)
[05/08 17:46:50    141s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:50    141s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:50    141s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:50    141s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:46:50    141s] #WARNING (EMS-27) Message (NRIF-79) has exceeded the current message display limit of 20.
[05/08 17:46:50    141s] #To increase the message display limit, refer to the product command reference manual.
[05/08 17:46:50    141s] ### max drc and si pitch = 3340 (  1.6700 um) MT-safe pitch = 3520 (  1.7600 um) patch pitch = 5200 (  2.6000 um)
[05/08 17:46:50    142s] #
[05/08 17:46:50    142s] #Start Detail Routing..
[05/08 17:46:50    142s] #start initial detail routing ...
[05/08 17:46:55    147s] #   number of violations = 1
[05/08 17:46:55    147s] #
[05/08 17:46:55    147s] #    By Layer and Type :
[05/08 17:46:55    147s] #	         MetSpc   Totals
[05/08 17:46:55    147s] #	METAL1        0        0
[05/08 17:46:55    147s] #	METAL2        1        1
[05/08 17:46:55    147s] #	Totals        1        1
[05/08 17:46:55    147s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 913.77 (MB), peak = 946.52 (MB)
[05/08 17:46:55    147s] #start 1st optimization iteration ...
[05/08 17:46:55    147s] #   number of violations = 0
[05/08 17:46:55    147s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 913.92 (MB), peak = 946.52 (MB)
[05/08 17:46:55    147s] #Complete Detail Routing.
[05/08 17:46:55    147s] #Total wire length = 89699 um.
[05/08 17:46:55    147s] #Total half perimeter of net bounding box = 63686 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL1 = 2058 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL2 = 28317 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL3 = 39524 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL4 = 13820 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL5 = 5945 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL6 = 35 um.
[05/08 17:46:55    147s] #Total number of vias = 17435
[05/08 17:46:55    147s] #Up-Via Summary (total 17435):
[05/08 17:46:55    147s] #           
[05/08 17:46:55    147s] #-----------------------
[05/08 17:46:55    147s] # METAL1           8118
[05/08 17:46:55    147s] # METAL2           7773
[05/08 17:46:55    147s] # METAL3           1220
[05/08 17:46:55    147s] # METAL4            322
[05/08 17:46:55    147s] # METAL5              2
[05/08 17:46:55    147s] #-----------------------
[05/08 17:46:55    147s] #                 17435 
[05/08 17:46:55    147s] #
[05/08 17:46:55    147s] #Total number of DRC violations = 0
[05/08 17:46:55    147s] ### route signature (15) = 1944423596
[05/08 17:46:55    147s] ### violation signature (13) = 1905142130
[05/08 17:46:55    147s] #Cpu time = 00:00:06
[05/08 17:46:55    147s] #Elapsed time = 00:00:06
[05/08 17:46:55    147s] #Increased memory = -0.66 (MB)
[05/08 17:46:55    147s] #Total memory = 889.41 (MB)
[05/08 17:46:55    147s] #Peak memory = 946.52 (MB)
[05/08 17:46:55    147s] #
[05/08 17:46:55    147s] #start routing for process antenna violation fix ...
[05/08 17:46:55    147s] ### max drc and si pitch = 3340 (  1.6700 um) MT-safe pitch = 3520 (  1.7600 um) patch pitch = 5200 (  2.6000 um)
[05/08 17:46:55    147s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 890.85 (MB), peak = 946.52 (MB)
[05/08 17:46:55    147s] #
[05/08 17:46:55    147s] #Total wire length = 89699 um.
[05/08 17:46:55    147s] #Total half perimeter of net bounding box = 63686 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL1 = 2058 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL2 = 28317 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL3 = 39524 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL4 = 13820 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL5 = 5945 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL6 = 35 um.
[05/08 17:46:55    147s] #Total number of vias = 17435
[05/08 17:46:55    147s] #Up-Via Summary (total 17435):
[05/08 17:46:55    147s] #           
[05/08 17:46:55    147s] #-----------------------
[05/08 17:46:55    147s] # METAL1           8118
[05/08 17:46:55    147s] # METAL2           7773
[05/08 17:46:55    147s] # METAL3           1220
[05/08 17:46:55    147s] # METAL4            322
[05/08 17:46:55    147s] # METAL5              2
[05/08 17:46:55    147s] #-----------------------
[05/08 17:46:55    147s] #                 17435 
[05/08 17:46:55    147s] #
[05/08 17:46:55    147s] #Total number of DRC violations = 0
[05/08 17:46:55    147s] #Total number of net violated process antenna rule = 0
[05/08 17:46:55    147s] #
[05/08 17:46:55    147s] ### route signature (18) = 1944423596
[05/08 17:46:55    147s] ### violation signature (16) = 1905142130
[05/08 17:46:55    147s] #
[05/08 17:46:55    147s] #Total wire length = 89699 um.
[05/08 17:46:55    147s] #Total half perimeter of net bounding box = 63686 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL1 = 2058 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL2 = 28317 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL3 = 39524 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL4 = 13820 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL5 = 5945 um.
[05/08 17:46:55    147s] #Total wire length on LAYER METAL6 = 35 um.
[05/08 17:46:55    147s] #Total number of vias = 17435
[05/08 17:46:55    147s] #Up-Via Summary (total 17435):
[05/08 17:46:55    147s] #           
[05/08 17:46:55    147s] #-----------------------
[05/08 17:46:55    147s] # METAL1           8118
[05/08 17:46:55    147s] # METAL2           7773
[05/08 17:46:55    147s] # METAL3           1220
[05/08 17:46:55    147s] # METAL4            322
[05/08 17:46:55    147s] # METAL5              2
[05/08 17:46:55    147s] #-----------------------
[05/08 17:46:55    147s] #                 17435 
[05/08 17:46:55    147s] #
[05/08 17:46:55    147s] #Total number of DRC violations = 0
[05/08 17:46:55    147s] #Total number of net violated process antenna rule = 0
[05/08 17:46:55    147s] #
[05/08 17:46:55    147s] #detailRoute Statistics:
[05/08 17:46:55    147s] #Cpu time = 00:00:06
[05/08 17:46:55    147s] #Elapsed time = 00:00:06
[05/08 17:46:55    147s] #Increased memory = 1.24 (MB)
[05/08 17:46:55    147s] #Total memory = 891.29 (MB)
[05/08 17:46:55    147s] #Peak memory = 946.52 (MB)
[05/08 17:46:55    147s] ### export route signature (19) = 1944423596
[05/08 17:46:55    147s] ### export violation signature (17) = 1905142130
[05/08 17:46:55    147s] #
[05/08 17:46:55    147s] #globalDetailRoute statistics:
[05/08 17:46:55    147s] #Cpu time = 00:00:09
[05/08 17:46:55    147s] #Elapsed time = 00:00:09
[05/08 17:46:55    147s] #Increased memory = 7.54 (MB)
[05/08 17:46:55    147s] #Total memory = 895.16 (MB)
[05/08 17:46:55    147s] #Peak memory = 946.52 (MB)
[05/08 17:46:55    147s] #Number of warnings = 62
[05/08 17:46:55    147s] #Total number of warnings = 62
[05/08 17:46:55    147s] #Number of fails = 0
[05/08 17:46:55    147s] #Total number of fails = 0
[05/08 17:46:55    147s] #Complete globalDetailRoute on Sun May  8 17:46:55 2022
[05/08 17:46:55    147s] #
[05/08 17:46:55    147s] ### 
[05/08 17:46:55    147s] ###   Scalability Statistics
[05/08 17:46:55    147s] ### 
[05/08 17:46:55    147s] ### ------------------------+----------------+----------------+----------------+
[05/08 17:46:55    147s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[05/08 17:46:55    147s] ### ------------------------+----------------+----------------+----------------+
[05/08 17:46:55    147s] ###   Data Preparation      |        00:00:00|        00:00:00|             1.0|
[05/08 17:46:55    147s] ###   Global Routing        |        00:00:01|        00:00:01|             1.0|
[05/08 17:46:55    147s] ###   Track Assignment      |        00:00:00|        00:00:00|             1.0|
[05/08 17:46:55    147s] ###   Detail Routing        |        00:00:06|        00:00:06|             1.0|
[05/08 17:46:55    147s] ###   Antenna Fixing        |        00:00:00|        00:00:00|             1.0|
[05/08 17:46:55    147s] ###   Total                 |        00:00:09|        00:00:09|             1.0|
[05/08 17:46:55    147s] ### ------------------------+----------------+----------------+----------------+
[05/08 17:46:55    147s] ### 
[05/08 17:46:55    147s] #% End globalDetailRoute (date=05/08 17:46:55, total cpu=0:00:08.9, real=0:00:09.0, peak res=895.2M, current mem=895.2M)
[05/08 17:46:55    147s] <CMD> setAnalysisMode -analysisType bcwc
[05/08 17:46:55    147s] <CMD> setDelayCalMode -engine aae -SIAware false
[05/08 17:46:55    147s] <CMD> timeDesign -postRoute -prefix TimingReports -outDir ./reports/postRoute
[05/08 17:46:55    147s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[05/08 17:46:55    147s] Extraction called for design 'processador_6_instrucoes' of instances=3483 and nets=1829 using extraction engine 'postRoute' at effort level 'low' .
[05/08 17:46:55    147s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:46:55    147s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:46:55    147s] PostRoute (effortLevel low) RC Extraction called for design processador_6_instrucoes.
[05/08 17:46:55    147s] RC Extraction called in multi-corner(1) mode.
[05/08 17:46:55    147s] Process corner(s) are loaded.
[05/08 17:46:55    147s]  Corner: typical_rc
[05/08 17:46:55    147s] extractDetailRC Option : -outfile /tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d  -extended
[05/08 17:46:55    147s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[05/08 17:46:55    147s]       RC Corner Indexes            0   
[05/08 17:46:55    147s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:46:55    147s] Coupling Cap. Scaling Factor : 1.00000 
[05/08 17:46:55    147s] Resistance Scaling Factor    : 1.00000 
[05/08 17:46:55    147s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:46:55    147s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:46:55    147s] Shrink Factor                : 1.00000
[05/08 17:46:55    147s] Initializing multi-corner capacitance tables ... 
[05/08 17:46:55    147s] Initializing multi-corner resistance tables ...
[05/08 17:46:55    147s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1097.0M)
[05/08 17:46:55    147s] Creating parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d' for storing RC.
[05/08 17:46:55    147s] Extracted 10.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
[05/08 17:46:56    147s] Extracted 20.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
[05/08 17:46:56    147s] Extracted 30.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
[05/08 17:46:56    147s] Extracted 40.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
[05/08 17:46:56    147s] Extracted 50.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
[05/08 17:46:56    147s] Extracted 60.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
[05/08 17:46:56    147s] Extracted 70.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
[05/08 17:46:56    147s] Extracted 80.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
[05/08 17:46:56    147s] Extracted 90.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
[05/08 17:46:56    147s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 1173.0M)
[05/08 17:46:56    147s] Number of Extracted Resistors     : 36464
[05/08 17:46:56    147s] Number of Extracted Ground Cap.   : 36504
[05/08 17:46:56    147s] Number of Extracted Coupling Cap. : 0
[05/08 17:46:56    147s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1141.004M)
[05/08 17:46:56    147s] Opening parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d' for reading.
[05/08 17:46:56    147s] processing rcdb (/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d) for hinst (top) of cell (processador_6_instrucoes);
[05/08 17:46:56    147s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1141.004M)
[05/08 17:46:56    147s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1141.004M)
[05/08 17:46:56    147s] Effort level <high> specified for reg2reg path_group
[05/08 17:46:56    148s] #################################################################################
[05/08 17:46:56    148s] # Design Stage: PostRoute
[05/08 17:46:56    148s] # Design Name: processador_6_instrucoes
[05/08 17:46:56    148s] # Design Mode: 90nm
[05/08 17:46:56    148s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:46:56    148s] # Parasitics Mode: SPEF/RCDB
[05/08 17:46:56    148s] # Signoff Settings: SI Off 
[05/08 17:46:56    148s] #################################################################################
[05/08 17:46:56    148s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:46:56    148s] Calculate delays in BcWc mode...
[05/08 17:46:56    148s] Topological Sorting (REAL = 0:00:00.0, MEM = 1130.6M, InitMEM = 1130.6M)
[05/08 17:46:56    148s] Initializing multi-corner capacitance tables ... 
[05/08 17:46:56    148s] Initializing multi-corner resistance tables ...
[05/08 17:46:56    148s] End AAE Lib Interpolated Model. (MEM=1146.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:56    148s] Opening parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d' for reading.
[05/08 17:46:56    148s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1146.7M)
[05/08 17:46:56    148s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:46:56    148s] Total number of fetched objects 1827
[05/08 17:46:56    148s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:56    148s] End delay calculation. (MEM=1175.91 CPU=0:00:00.3 REAL=0:00:00.0)
[05/08 17:46:56    148s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1175.9M) ***
[05/08 17:46:56    148s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:02:29 mem=1175.9M)
[05/08 17:46:57    148s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.601  |  3.601  |  9.354  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
       (102.194% with Fillers)
------------------------------------------------------------
Reported timing to dir ./reports/postRoute
[05/08 17:46:57    148s] Total CPU time: 1.15 sec
[05/08 17:46:57    148s] Total Real time: 2.0 sec
[05/08 17:46:57    148s] Total Memory Usage: 1120.671875 Mbytes
[05/08 17:46:57    148s] <CMD> setOptMode -effort high
[05/08 17:46:57    148s] <CMD> setOptMode -maxDensity 0.95
[05/08 17:46:57    148s] <CMD> setOptMode -drcMargin 0.0
[05/08 17:46:57    148s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[05/08 17:46:57    148s] <CMD> setOptMode -simplifyNetlist false
[05/08 17:46:57    148s] <CMD> clearClockDomains
[05/08 17:46:57    148s] **WARN: (IMPSYC-6123):	The clearClockDomains command is obsolete - support for this command will 
[05/08 17:46:57    148s]  be discontinued in a future release of the software. You should update your scripts to be 
[05/08 17:46:57    148s]  compatible with the path group based flow - refer to the reset_path_group command. 
[05/08 17:46:57    148s]  In this release, the clearClockDomains command will be translated to the equivalent commands 
[05/08 17:46:57    148s]  for the path group flow.
[05/08 17:46:57    148s] <CMD> setClockDomains -all
[05/08 17:46:57    148s] **WARN: (IMPSYC-6122):	The setClockDomains command is obsolete - support for this command will 
[05/08 17:46:57    148s]  be discontinued in a future release of the software. You should update your scripts to be 
[05/08 17:46:57    148s]  compatible with the path group based flow - refer to the SDC group_path and the EDI 
[05/08 17:46:57    148s]  createBasicPathGroups commands.  In this release, the setClockDomains command will 
[05/08 17:46:57    148s]  be translated to the equivalent commands for the path group flow to allow 
[05/08 17:46:57    148s]  optDesign to proceed with Setup fixing as in clockDomain mode. For Hold fixing, to focus 
[05/08 17:46:57    148s]  just on one path_group, you have to give the list of all the other remaining 
[05/08 17:46:57    148s]  path_groups to setOptMode -ignorePathGroupsForHold option.
[05/08 17:46:57    148s] **WARN: (IMPSYC-1873):	The setClockDomains -all option is unsupported in the CTE mode. 
[05/08 17:46:57    148s] <CMD> setOptMode -usefulSkew false
[05/08 17:46:57    148s] <CMD> optDesign -postRoute -drv -prefix TimingReports -outDir ./reports/postRouteOpt
[05/08 17:46:57    148s] **WARN: (IMPOPT-576):	35 nets have unplaced terms. 
[05/08 17:46:57    148s] Type 'man IMPOPT-576' for more detail.
[05/08 17:46:57    148s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/08 17:46:57    148s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/08 17:46:57    148s] #spOpts: mergeVia=F 
[05/08 17:46:57    148s] Core basic site is core7T
[05/08 17:46:57    148s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:46:57    148s] #spOpts: mergeVia=F 
[05/08 17:46:57    148s] GigaOpt running with 1 threads.
[05/08 17:46:57    148s] Info: 1 threads available for lower-level modules during optimization.
[05/08 17:46:57    148s] #spOpts: mergeVia=F 
[05/08 17:46:57    148s] 
[05/08 17:46:57    148s] Creating Lib Analyzer ...
[05/08 17:46:57    148s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[05/08 17:46:57    148s] Type 'man IMPOPT-7077' for more detail.
[05/08 17:46:57    148s] Total number of usable buffers from Lib Analyzer: 24 ( DEL02BWP7T DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T CKBD8BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[05/08 17:46:57    148s] Total number of usable inverters from Lib Analyzer: 21 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T INVD10BWP7T CKND12BWP7T INVD12BWP7T)
[05/08 17:46:57    148s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[05/08 17:46:57    148s] 
[05/08 17:46:58    150s] Creating Lib Analyzer, finished. 
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	data[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	data[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	data[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	data[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	data[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	data[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	data[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	data[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	PC[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (IMPOPT-665):	PC[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[05/08 17:46:58    150s] Type 'man IMPOPT-665' for more detail.
[05/08 17:46:58    150s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[05/08 17:46:58    150s] To increase the message display limit, refer to the product command reference manual.
[05/08 17:46:58    150s] Effort level <high> specified for reg2reg path_group
[05/08 17:46:58    150s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 935.2M, totSessionCpu=0:02:31 **
[05/08 17:46:58    150s] #Created 569 library cell signatures
[05/08 17:46:58    150s] #Created 1829 NETS and 0 SPECIALNETS signatures
[05/08 17:46:58    150s] #Created 3483 instance signatures
[05/08 17:46:58    150s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.37 (MB), peak = 946.52 (MB)
[05/08 17:46:58    150s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.39 (MB), peak = 946.52 (MB)
[05/08 17:46:58    150s] Initialize ViaPillar Halo for 3483 instances.
[05/08 17:46:58    150s] Begin checking placement ... (start mem=1145.8M, init mem=1145.7M)
[05/08 17:46:58    150s] *info: Placed = 3483          
[05/08 17:46:58    150s] *info: Unplaced = 0           
[05/08 17:46:58    150s] Placement Density:102.19%(65838/64425)
[05/08 17:46:58    150s] Placement Density (including fixed std cells):102.19%(65838/64425)
[05/08 17:46:58    150s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1145.7M)
[05/08 17:46:59    150s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[05/08 17:46:59    150s] *** optDesign -postRoute ***
[05/08 17:46:59    150s] DRC Margin: user margin 0.0; extra margin 0
[05/08 17:46:59    150s] Setup Target Slack: user slack 0
[05/08 17:46:59    150s] Hold Target Slack: user slack 0
[05/08 17:46:59    150s] Deleting Cell Server ...
[05/08 17:46:59    150s] Deleting Lib Analyzer.
[05/08 17:46:59    150s] Multi-VT timing optimization disabled based on library information.
[05/08 17:46:59    150s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 17:46:59    150s] Summary for sequential cells identification: 
[05/08 17:46:59    150s]   Identified SBFF number: 126
[05/08 17:46:59    150s]   Identified MBFF number: 0
[05/08 17:46:59    150s]   Identified SB Latch number: 0
[05/08 17:46:59    150s]   Identified MB Latch number: 0
[05/08 17:46:59    150s]   Not identified SBFF number: 0
[05/08 17:46:59    150s]   Not identified MBFF number: 0
[05/08 17:46:59    150s]   Not identified SB Latch number: 0
[05/08 17:46:59    150s]   Not identified MB Latch number: 0
[05/08 17:46:59    150s]   Number of sequential cells which are not FFs: 34
[05/08 17:46:59    150s] Creating Cell Server, finished. 
[05/08 17:46:59    150s] 
[05/08 17:46:59    150s] Deleting Cell Server ...
[05/08 17:46:59    150s] ** INFO : this run is activating 'postRoute' automaton
[05/08 17:46:59    150s] Closing parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d'. 1827 times net's RC data read were performed.
[05/08 17:46:59    150s] Extraction called for design 'processador_6_instrucoes' of instances=3483 and nets=1829 using extraction engine 'postRoute' at effort level 'low' .
[05/08 17:46:59    150s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:46:59    150s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:46:59    150s] PostRoute (effortLevel low) RC Extraction called for design processador_6_instrucoes.
[05/08 17:46:59    150s] RC Extraction called in multi-corner(1) mode.
[05/08 17:46:59    150s] Process corner(s) are loaded.
[05/08 17:46:59    150s]  Corner: typical_rc
[05/08 17:46:59    150s] extractDetailRC Option : -outfile /tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d -maxResLength 200  -extended
[05/08 17:46:59    150s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[05/08 17:46:59    150s]       RC Corner Indexes            0   
[05/08 17:46:59    150s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:46:59    150s] Coupling Cap. Scaling Factor : 1.00000 
[05/08 17:46:59    150s] Resistance Scaling Factor    : 1.00000 
[05/08 17:46:59    150s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:46:59    150s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:46:59    150s] Shrink Factor                : 1.00000
[05/08 17:46:59    150s] Initializing multi-corner capacitance tables ... 
[05/08 17:46:59    150s] Initializing multi-corner resistance tables ...
[05/08 17:46:59    150s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1135.7M)
[05/08 17:46:59    150s] Creating parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d' for storing RC.
[05/08 17:46:59    150s] Extracted 10.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
[05/08 17:46:59    150s] Extracted 20.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
[05/08 17:46:59    150s] Extracted 30.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
[05/08 17:46:59    150s] Extracted 40.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
[05/08 17:46:59    150s] Extracted 50.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
[05/08 17:46:59    150s] Extracted 60.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
[05/08 17:46:59    150s] Extracted 70.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
[05/08 17:46:59    150s] Extracted 80.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
[05/08 17:46:59    150s] Extracted 90.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
[05/08 17:46:59    150s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 1213.8M)
[05/08 17:46:59    150s] Number of Extracted Resistors     : 36464
[05/08 17:46:59    150s] Number of Extracted Ground Cap.   : 36504
[05/08 17:46:59    150s] Number of Extracted Coupling Cap. : 0
[05/08 17:46:59    150s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1175.738M)
[05/08 17:46:59    150s] Opening parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d' for reading.
[05/08 17:46:59    150s] processing rcdb (/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d) for hinst (top) of cell (processador_6_instrucoes);
[05/08 17:46:59    150s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1175.738M)
[05/08 17:46:59    150s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1175.738M)
[05/08 17:46:59    151s] Unfixed 0 ViaPillar Nets
[05/08 17:46:59    151s] #################################################################################
[05/08 17:46:59    151s] # Design Stage: PostRoute
[05/08 17:46:59    151s] # Design Name: processador_6_instrucoes
[05/08 17:46:59    151s] # Design Mode: 90nm
[05/08 17:46:59    151s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:46:59    151s] # Parasitics Mode: SPEF/RCDB
[05/08 17:46:59    151s] # Signoff Settings: SI Off 
[05/08 17:46:59    151s] #################################################################################
[05/08 17:46:59    151s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:46:59    151s] Calculate delays in BcWc mode...
[05/08 17:46:59    151s] Topological Sorting (REAL = 0:00:00.0, MEM = 1159.6M, InitMEM = 1159.6M)
[05/08 17:46:59    151s] Initializing multi-corner capacitance tables ... 
[05/08 17:46:59    151s] Initializing multi-corner resistance tables ...
[05/08 17:46:59    151s] End AAE Lib Interpolated Model. (MEM=1175.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:46:59    151s] Opening parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d' for reading.
[05/08 17:46:59    151s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1175.7M)
[05/08 17:46:59    151s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:47:00    151s] Total number of fetched objects 1827
[05/08 17:47:00    151s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:47:00    151s] End delay calculation. (MEM=1202.96 CPU=0:00:00.3 REAL=0:00:01.0)
[05/08 17:47:00    151s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1203.0M) ***
[05/08 17:47:00    151s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:02:32 mem=1203.0M)
[05/08 17:47:00    151s] 
------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.601  |  3.601  |  9.354  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
       (102.194% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 931.4M, totSessionCpu=0:02:32 **
[05/08 17:47:00    151s] Info: Done creating the CCOpt slew target map.
[05/08 17:47:00    151s] Running CCOpt-PRO on entire clock network
[05/08 17:47:00    151s] Net route status summary:
[05/08 17:47:00    151s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/08 17:47:00    151s]   Non-clock:  1828 (unrouted=18, trialRouted=0, noStatus=0, routed=1810, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBounday AND tooFewTerms=0)])
[05/08 17:47:00    151s] PRO...
[05/08 17:47:00    151s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[05/08 17:47:00    151s] Initializing clock structures...
[05/08 17:47:00    151s]   Creating own balancer
[05/08 17:47:00    151s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[05/08 17:47:00    151s]   Initializing legalizer
[05/08 17:47:00    151s]   Using cell based legalization.
[05/08 17:47:00    151s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 17:47:00    151s] Initialize ViaPillar Halo for 692 instances.
[05/08 17:47:00    151s]   Validating CTS configuration...
[05/08 17:47:00    151s]   Non-default CCOpt properties:
[05/08 17:47:00    151s]   adjacent_rows_legal: 1 (default: false)
[05/08 17:47:00    151s]   allow_non_fterm_identical_swaps: 0 (default: true)
[05/08 17:47:00    151s]   cell_density is set for at least one key
[05/08 17:47:00    151s]   preferred_extra_space is set for at least one key
[05/08 17:47:00    151s]   primary_delay_corner: typical_dly (default: )
[05/08 17:47:00    151s]   route_type is set for at least one key
[05/08 17:47:00    151s]   source_output_max_trans is set for at least one key
[05/08 17:47:00    151s]   Route type trimming info:
[05/08 17:47:00    151s]     No route type modifications were made.
[05/08 17:47:00    151s]   Clock tree balancer configuration for clock_tree clk:
[05/08 17:47:00    151s]   Non-default CCOpt properties for clock tree clk:
[05/08 17:47:00    151s]     cell_density: 1 (default: 0.75)
[05/08 17:47:00    151s]     route_type (leaf): default_route_type_leaf (default: default)
[05/08 17:47:00    151s]     route_type (trunk): default_route_type_nonleaf (default: default)
[05/08 17:47:00    151s]     route_type (top): default_route_type_nonleaf (default: default)
[05/08 17:47:00    151s]   Library Trimming...
[05/08 17:47:00    151s] (I)       Initializing Steiner engineReading DB...
[05/08 17:47:00    151s] (I)       Number of ignored instance 0
[05/08 17:47:00    151s] (I)       numMoveCells=3483, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[05/08 17:47:00    151s] (I)       Identified Clock instances: Flop 731, Clock buffer/inverter 0, Gate 0
[05/08 17:47:00    151s] (I)       congestionReportName   : 
[05/08 17:47:00    151s] (I)       layerRangeFor2DCongestion : 
[05/08 17:47:00    151s] (I)       buildTerm2TermWires    : 1
[05/08 17:47:00    151s] (I)       doTrackAssignment      : 0
[05/08 17:47:00    151s] (I)       dumpBookshelfFiles     : 0
[05/08 17:47:00    151s] (I)       numThreads             : 1
[05/08 17:47:00    151s] (I)       bufferingAwareRouting  : true
[05/08 17:47:00    151s] [NR-eGR] honorMsvRouteConstraint: false
[05/08 17:47:00    151s] (I)       honorPin               : false
[05/08 17:47:00    151s] (I)       honorPinGuide          : true
[05/08 17:47:00    151s] (I)       honorPartition         : false
[05/08 17:47:00    151s] (I)       allowPartitionCrossover: false
[05/08 17:47:00    151s] (I)       honorSingleEntry       : true
[05/08 17:47:00    151s] (I)       honorSingleEntryStrong : true
[05/08 17:47:00    151s] (I)       handleViaSpacingRule   : false
[05/08 17:47:00    151s] (I)       handleEolSpacingRule   : true
[05/08 17:47:00    151s] (I)       PDConstraint           : none
[05/08 17:47:00    151s] (I)       expBetterNDRHandling   : true
[05/08 17:47:00    151s] [NR-eGR] honorClockSpecNDR      : 0
[05/08 17:47:00    151s] (I)       routingEffortLevel     : 3
[05/08 17:47:00    151s] (I)       effortLevel            : standard
[05/08 17:47:00    151s] [NR-eGR] minRouteLayer          : 2
[05/08 17:47:00    151s] [NR-eGR] maxRouteLayer          : 127
[05/08 17:47:00    151s] (I)       relaxedTopLayerCeiling : 127
[05/08 17:47:00    151s] (I)       relaxedBottomLayerFloor: 2
[05/08 17:47:00    151s] (I)       numRowsPerGCell        : 1
[05/08 17:47:00    151s] (I)       speedUpLargeDesign     : 0
[05/08 17:47:00    151s] (I)       multiThreadingTA       : 1
[05/08 17:47:00    151s] (I)       blkAwareLayerSwitching : 1
[05/08 17:47:00    151s] (I)       optimizationMode       : false
[05/08 17:47:00    151s] (I)       routeSecondPG          : false
[05/08 17:47:00    151s] (I)       scenicRatioForLayerRelax: 0.00
[05/08 17:47:00    151s] (I)       detourLimitForLayerRelax: 0.00
[05/08 17:47:00    151s] (I)       punchThroughDistance   : 2147483647.00
[05/08 17:47:00    151s] (I)       scenicBound            : 1.15
[05/08 17:47:00    151s] (I)       maxScenicToAvoidBlk    : 100.00
[05/08 17:47:00    151s] (I)       source-to-sink ratio   : 0.30
[05/08 17:47:00    151s] (I)       targetCongestionRatioH : 1.00
[05/08 17:47:00    151s] (I)       targetCongestionRatioV : 1.00
[05/08 17:47:00    151s] (I)       layerCongestionRatio   : 1.00
[05/08 17:47:00    151s] (I)       m1CongestionRatio      : 0.10
[05/08 17:47:00    151s] (I)       m2m3CongestionRatio    : 0.70
[05/08 17:47:00    151s] (I)       localRouteEffort       : 1.00
[05/08 17:47:00    151s] (I)       numSitesBlockedByOneVia: 8.00
[05/08 17:47:00    151s] (I)       supplyScaleFactorH     : 1.00
[05/08 17:47:00    151s] (I)       supplyScaleFactorV     : 1.00
[05/08 17:47:00    151s] (I)       highlight3DOverflowFactor: 0.00
[05/08 17:47:00    151s] (I)       doubleCutViaModelingRatio: 0.00
[05/08 17:47:00    151s] (I)       routeVias              : 
[05/08 17:47:00    151s] (I)       readTROption           : true
[05/08 17:47:00    151s] (I)       extraSpacingFactor     : 1.00
[05/08 17:47:00    151s] [NR-eGR] numTracksPerClockWire  : 0
[05/08 17:47:00    151s] (I)       routeSelectedNetsOnly  : false
[05/08 17:47:00    151s] (I)       clkNetUseMaxDemand     : false
[05/08 17:47:00    151s] (I)       extraDemandForClocks   : 0
[05/08 17:47:00    151s] (I)       steinerRemoveLayers    : false
[05/08 17:47:00    151s] (I)       demoteLayerScenicScale : 1.00
[05/08 17:47:00    151s] (I)       nonpreferLayerCostScale : 100.00
[05/08 17:47:00    151s] (I)       similarTopologyRoutingFast : false
[05/08 17:47:00    151s] (I)       spanningTreeRefinement : false
[05/08 17:47:00    151s] (I)       spanningTreeRefinementAlpha : 0.50
[05/08 17:47:00    151s] (I)       before initializing RouteDB syMemory usage = 1124.0 MB
[05/08 17:47:00    151s] (I)       starting read tracks
[05/08 17:47:00    151s] (I)       build grid graph
[05/08 17:47:00    151s] (I)       build grid graph start
[05/08 17:47:00    151s] [NR-eGR] Layer1 has no routable track
[05/08 17:47:00    151s] [NR-eGR] Layer2 has single uniform track structure
[05/08 17:47:00    151s] [NR-eGR] Layer3 has single uniform track structure
[05/08 17:47:00    151s] [NR-eGR] Layer4 has single uniform track structure
[05/08 17:47:00    151s] [NR-eGR] Layer5 has single uniform track structure
[05/08 17:47:00    151s] [NR-eGR] Layer6 has single uniform track structure
[05/08 17:47:00    151s] (I)       build grid graph end
[05/08 17:47:00    151s] (I)       numViaLayers=6
[05/08 17:47:00    151s] (I)       Reading via VIA12_VV for layer: 0 
[05/08 17:47:00    151s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:47:00    151s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:47:00    151s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:47:00    151s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:47:00    151s] (I)       end build via table
[05/08 17:47:00    151s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[05/08 17:47:00    151s] (I)       readDataFromPlaceDB
[05/08 17:47:00    151s] (I)       Read net information..
[05/08 17:47:00    151s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[05/08 17:47:00    151s] (I)       Read testcase time = 0.000 seconds
[05/08 17:47:00    151s] 
[05/08 17:47:00    151s] (I)       read default dcut vias
[05/08 17:47:00    151s] (I)       Reading via VIA12_HV for layer: 0 
[05/08 17:47:00    151s] (I)       Reading via VIA2 for layer: 1 
[05/08 17:47:00    151s] (I)       Reading via VIA3 for layer: 2 
[05/08 17:47:00    151s] (I)       Reading via VIA4 for layer: 3 
[05/08 17:47:00    151s] (I)       Reading via VIA5 for layer: 4 
[05/08 17:47:00    151s] (I)       build grid graph start
[05/08 17:47:00    151s] (I)       build grid graph end
[05/08 17:47:00    151s] (I)       Model blockage into capacity
[05/08 17:47:00    151s] (I)       Read numBlocks=159  numPreroutedWires=0  numCapScreens=0
[05/08 17:47:00    151s] (I)       blocked area on Layer1 : 0  (0.00%)
[05/08 17:47:00    151s] (I)       blocked area on Layer2 : 20762265600  (6.72%)
[05/08 17:47:00    151s] (I)       blocked area on Layer3 : 0  (0.00%)
[05/08 17:47:00    151s] (I)       blocked area on Layer4 : 0  (0.00%)
[05/08 17:47:00    151s] (I)       blocked area on Layer5 : 0  (0.00%)
[05/08 17:47:00    151s] (I)       blocked area on Layer6 : 0  (0.00%)
[05/08 17:47:00    151s] (I)       Modeling time = 0.000 seconds
[05/08 17:47:00    151s] 
[05/08 17:47:00    151s] (I)       Moved 0 terms for better access 
[05/08 17:47:00    151s] (I)       Number of ignored nets = 0
[05/08 17:47:00    151s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 17:47:00    151s] (I)       Number of clock nets = 0.  Ignored: No
[05/08 17:47:00    151s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 17:47:00    151s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 17:47:00    151s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 17:47:00    151s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 17:47:00    151s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 17:47:00    151s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 17:47:00    151s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 17:47:00    151s] (I)       Initialize bin information...
[05/08 17:47:00    151s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1124.0 MB
[05/08 17:47:00    151s] (I)       Ndr track 0 does not exist
[05/08 17:47:00    151s] (I)       Layer1  viaCost=300.00
[05/08 17:47:00    151s] (I)       Layer2  viaCost=100.00
[05/08 17:47:00    151s] (I)       Layer3  viaCost=100.00
[05/08 17:47:00    151s] (I)       Layer4  viaCost=100.00
[05/08 17:47:00    151s] (I)       Layer5  viaCost=200.00
[05/08 17:47:00    151s] (I)       ---------------------Grid Graph Info--------------------
[05/08 17:47:00    151s] (I)       routing area        :  (0, 0) - (770560, 400960)
[05/08 17:47:00    151s] (I)       core area           :  (20160, 20160) - (750400, 380800)
[05/08 17:47:00    151s] (I)       Site Width          :  1120  (dbu)
[05/08 17:47:00    151s] (I)       Row Height          :  7840  (dbu)
[05/08 17:47:00    151s] (I)       GCell Width         :  7840  (dbu)
[05/08 17:47:00    151s] (I)       GCell Height        :  7840  (dbu)
[05/08 17:47:00    151s] (I)       grid                :    98    51     6
[05/08 17:47:00    151s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[05/08 17:47:00    151s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[05/08 17:47:00    151s] (I)       Default wire width  :   460   560   560   560   560   880
[05/08 17:47:00    151s] (I)       Default wire space  :   460   560   560   560   560   920
[05/08 17:47:00    151s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[05/08 17:47:00    151s] (I)       First Track Coord   :     0   560   560   560   560  2800
[05/08 17:47:00    151s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[05/08 17:47:00    151s] (I)       Total num of tracks :     0   688   358   688   358   343
[05/08 17:47:00    151s] (I)       Num of masks        :     1     1     1     1     1     1
[05/08 17:47:00    151s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/08 17:47:00    151s] (I)       --------------------------------------------------------
[05/08 17:47:00    151s] 
[05/08 17:47:00    151s] [NR-eGR] ============ Routing rule table ============
[05/08 17:47:00    151s] [NR-eGR] Rule id 0. Nets 0 
[05/08 17:47:00    151s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/08 17:47:00    151s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[05/08 17:47:00    151s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:47:00    151s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/08 17:47:00    151s] [NR-eGR] ========================================
[05/08 17:47:00    151s] [NR-eGR] 
[05/08 17:47:00    151s] (I)       After initializing earlyGlobalRoute syMemory usage = 1124.0 MB
[05/08 17:47:00    151s] (I)       Loading and dumping file time : 0.01 seconds
[05/08 17:47:00    151s] (I)       total 2D Cap : 155735 = (70168 H, 85567 V)
[05/08 17:47:00    151s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[05/08 17:47:00    151s] End AAE Lib Interpolated Model. (MEM=1124 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:47:00    151s]     For power domain auto-default:
[05/08 17:47:00    151s]       Buffers:     CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
[05/08 17:47:00    151s]       Inverters:   CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
[05/08 17:47:00    151s]       Clock gates: CKLNQD8BWP7T CKLNQD6BWP7T CKLNQD4BWP7T CKLNQD2BWP7T CKLNQD1BWP7T 
[05/08 17:47:00    151s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 77240.934um^2
[05/08 17:47:00    151s]     Top Routing info:
[05/08 17:47:00    151s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[05/08 17:47:00    151s]       Unshielded; Mask Constraint: 0.
[05/08 17:47:00    151s]     Trunk Routing info:
[05/08 17:47:00    151s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[05/08 17:47:00    151s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[05/08 17:47:00    151s]     Leaf Routing info:
[05/08 17:47:00    151s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[05/08 17:47:00    151s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[05/08 17:47:00    152s]     For timing_corner typical_dly:setup, late:
[05/08 17:47:00    152s]       Slew time target (leaf):    0.393ns
[05/08 17:47:00    152s]       Slew time target (trunk):   0.393ns
[05/08 17:47:00    152s]       Slew time target (top):     0.393ns (Note: no nets are considered top nets in this clock tree)
[05/08 17:47:00    152s]       Buffer unit delay for power domain auto-default:   0.128ns
[05/08 17:47:00    152s]       Buffer max distance for power domain auto-default: 2514.839um
[05/08 17:47:00    152s]     Fastest wire driving cells and distances for power domain auto-default:
[05/08 17:47:00    152s]       Buffer    : {lib_cell:CKBD12BWP7T, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=2514.839um, saturatedSlew=0.341ns, speed=8205.021um per ns, cellArea=19.204um^2 per 1000um}
[05/08 17:47:01    152s]       Inverter  : {lib_cell:CKND12BWP7T, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=1634.763um, saturatedSlew=0.212ns, speed=9521.040um per ns, cellArea=21.485um^2 per 1000um}
[05/08 17:47:01    153s]       Clock gate: {lib_cell:CKLNQD8BWP7T, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=2291.111um, saturatedSlew=0.341ns, speed=6365.966um per ns, cellArea=28.744um^2 per 1000um}
[05/08 17:47:02    154s]     To disable library trimming, set_ccopt_property library_trimming false.
[05/08 17:47:02    154s]   Library Trimming done.
[05/08 17:47:02    154s] **WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.298.
[05/08 17:47:02    154s] Type 'man IMPCCOPT-1041' for more detail.
[05/08 17:47:02    154s]   
[05/08 17:47:02    154s]   Logic Sizing Table:
[05/08 17:47:02    154s]   
[05/08 17:47:02    154s]   ----------------------------------------------------------
[05/08 17:47:02    154s]   Cell    Instance count    Source    Eligible library cells
[05/08 17:47:02    154s]   ----------------------------------------------------------
[05/08 17:47:02    154s]     (empty table)
[05/08 17:47:02    154s]   ----------------------------------------------------------
[05/08 17:47:02    154s]   
[05/08 17:47:02    154s]   
[05/08 17:47:02    154s]   Clock tree balancer configuration for skew_group clk/typical_constraint:
[05/08 17:47:02    154s]     Sources:                     pin clk
[05/08 17:47:02    154s]     Total number of sinks:       692
[05/08 17:47:02    154s]     Delay constrained sinks:     692
[05/08 17:47:02    154s]     Non-leaf sinks:              0
[05/08 17:47:02    154s]     Ignore pins:                 0
[05/08 17:47:02    154s]    Timing corner typical_dly:setup.late:
[05/08 17:47:02    154s]     Skew target:                 0.128ns
[05/08 17:47:02    154s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/08 17:47:02    154s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/08 17:47:02    154s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/08 17:47:02    154s]   Primary reporting skew group is skew_group clk/typical_constraint with 692 clock sinks.
[05/08 17:47:02    154s]   
[05/08 17:47:02    154s]   Via Selection for Estimated Routes (rule default):
[05/08 17:47:02    154s]   
[05/08 17:47:02    154s]   ------------------------------------------------------------
[05/08 17:47:02    154s]   Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[05/08 17:47:02    154s]   Range                (Ohm)    (fF)     (fs)     Only
[05/08 17:47:02    154s]   ------------------------------------------------------------
[05/08 17:47:02    154s]   M1-M2    VIA12_HV    6.400    0.030    0.191    false
[05/08 17:47:02    154s]   M2-M3    VIA2        6.400    0.025    0.160    false
[05/08 17:47:02    154s]   M3-M4    VIA3        6.400    0.025    0.160    false
[05/08 17:47:02    154s]   M4-M5    VIA4        6.400    0.025    0.158    false
[05/08 17:47:02    154s]   M5-M6    VIA5        2.540    0.048    0.121    false
[05/08 17:47:02    154s]   ------------------------------------------------------------
[05/08 17:47:02    154s]   
[05/08 17:47:02    154s]   No ideal nets found in the clock tree
[05/08 17:47:02    154s]   Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.5)
[05/08 17:47:02    154s]   Reconstructing clock tree datastructures...
[05/08 17:47:02    154s]     Validating CTS configuration...
[05/08 17:47:02    154s]     Non-default CCOpt properties:
[05/08 17:47:02    154s]     adjacent_rows_legal: 1 (default: false)
[05/08 17:47:02    154s]     allow_non_fterm_identical_swaps: 0 (default: true)
[05/08 17:47:02    154s]     cell_density is set for at least one key
[05/08 17:47:02    154s]     preferred_extra_space is set for at least one key
[05/08 17:47:02    154s]     primary_delay_corner: typical_dly (default: )
[05/08 17:47:02    154s]     route_type is set for at least one key
[05/08 17:47:02    154s]     source_output_max_trans is set for at least one key
[05/08 17:47:02    154s]     Route type trimming info:
[05/08 17:47:02    154s]       No route type modifications were made.
[05/08 17:47:02    154s]     Clock tree balancer configuration for clock_tree clk:
[05/08 17:47:02    154s]     Non-default CCOpt properties for clock tree clk:
[05/08 17:47:02    154s]       cell_density: 1 (default: 0.75)
[05/08 17:47:02    154s]       route_type (leaf): default_route_type_leaf (default: default)
[05/08 17:47:02    154s]       route_type (trunk): default_route_type_nonleaf (default: default)
[05/08 17:47:02    154s]       route_type (top): default_route_type_nonleaf (default: default)
[05/08 17:47:02    154s]     
[05/08 17:47:02    154s]     Logic Sizing Table:
[05/08 17:47:02    154s]     
[05/08 17:47:02    154s]     ----------------------------------------------------------
[05/08 17:47:02    154s]     Cell    Instance count    Source    Eligible library cells
[05/08 17:47:02    154s]     ----------------------------------------------------------
[05/08 17:47:02    154s]       (empty table)
[05/08 17:47:02    154s]     ----------------------------------------------------------
[05/08 17:47:02    154s]     
[05/08 17:47:02    154s]     
[05/08 17:47:02    154s]     Clock tree balancer configuration for skew_group clk/typical_constraint:
[05/08 17:47:02    154s]       Sources:                     pin clk
[05/08 17:47:02    154s]       Total number of sinks:       692
[05/08 17:47:02    154s]       Delay constrained sinks:     692
[05/08 17:47:02    154s]       Non-leaf sinks:              0
[05/08 17:47:02    154s]       Ignore pins:                 0
[05/08 17:47:02    154s]      Timing corner typical_dly:setup.late:
[05/08 17:47:02    154s]       Skew target:                 0.128ns
[05/08 17:47:02    154s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/08 17:47:02    154s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/08 17:47:02    154s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/08 17:47:02    154s]     Primary reporting skew group is skew_group clk/typical_constraint with 692 clock sinks.
[05/08 17:47:02    154s]     
[05/08 17:47:02    154s]     Via Selection for Estimated Routes (rule default):
[05/08 17:47:02    154s]     
[05/08 17:47:02    154s]     ------------------------------------------------------------
[05/08 17:47:02    154s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[05/08 17:47:02    154s]     Range                (Ohm)    (fF)     (fs)     Only
[05/08 17:47:02    154s]     ------------------------------------------------------------
[05/08 17:47:02    154s]     M1-M2    VIA12_HV    6.400    0.030    0.191    false
[05/08 17:47:02    154s]     M2-M3    VIA2        6.400    0.025    0.160    false
[05/08 17:47:02    154s]     M3-M4    VIA3        6.400    0.025    0.160    false
[05/08 17:47:02    154s]     M4-M5    VIA4        6.400    0.025    0.158    false
[05/08 17:47:02    154s]     M5-M6    VIA5        2.540    0.048    0.121    false
[05/08 17:47:02    154s]     ------------------------------------------------------------
[05/08 17:47:02    154s]     
[05/08 17:47:02    154s]     No ideal nets found in the clock tree
[05/08 17:47:02    154s]     Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:47:02    154s]     CCOpt has not previously been run
[05/08 17:47:02    154s]   Reconstructing clock tree datastructures done.
[05/08 17:47:02    154s] Initializing clock structures done.
[05/08 17:47:02    154s] PRO...
[05/08 17:47:02    154s]   Invalidating timing
[05/08 17:47:02    154s]   PRO active optimizations:
[05/08 17:47:02    154s]    - DRV fixing with cell sizing
[05/08 17:47:02    154s]   
[05/08 17:47:02    154s] **WARN: (IMPCCOPT-2226):	Cannot find clock skew data from any previous calls to 'ccopt_design' or 'ccopt_design -cts'.
[05/08 17:47:02    154s]   Clock DAG stats PRO initial state:
[05/08 17:47:02    154s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:47:02    154s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:47:02    154s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:47:02    154s]     sink capacitance : count=692, total=2.164pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[05/08 17:47:02    154s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.959pF, total=0.959pF
[05/08 17:47:02    154s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=5778.080um, total=5778.080um
[05/08 17:47:02    154s]   Clock DAG net violations PRO initial state:
[05/08 17:47:02    154s]     Remaining Transition : {count=1, worst=[0.752ns]} avg=0.752ns sd=0.000ns sum=0.752ns
[05/08 17:47:02    154s]     Fanout               : {count=1, worst=[592]} avg=592 sd=0 sum=592
[05/08 17:47:02    154s]     Capacitance          : {count=1, worst=[2.826pF]} avg=2.826pF sd=0.000pF sum=2.826pF
[05/08 17:47:02    154s]   Clock DAG primary half-corner transition distribution PRO initial state:
[05/08 17:47:02    154s]     Leaf : target=0.393ns count=1 avg=1.145ns sd=0.000ns min=1.145ns max=1.145ns {1 > 0.413ns}
[05/08 17:47:02    154s]   Primary reporting skew group PRO initial state:
[05/08 17:47:02    154s]     skew_group clk/typical_constraint: insertion delay [min=0.008, max=0.611, avg=0.392, sd=0.185], skew [0.603 vs 0.128*, 39% {0.464, 0.592}] (wid=0.611 ws=0.603) (gid=0.000 gs=0.000)
[05/08 17:47:02    154s]   Skew group summary PRO initial state:
[05/08 17:47:02    154s]     skew_group clk/typical_constraint: insertion delay [min=0.008, max=0.611, avg=0.392, sd=0.185], skew [0.603 vs 0.128*, 39% {0.464, 0.592}] (wid=0.611 ws=0.603) (gid=0.000 gs=0.000)
[05/08 17:47:02    154s]   Clock network insertion delays are now [0.008ns, 0.611ns] average 0.392ns std.dev 0.185ns
[05/08 17:47:02    154s]   Fixing DRVs...
[05/08 17:47:02    154s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/08 17:47:02    154s]   CCOpt-PRO: considered: 1, tested: 1, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[05/08 17:47:02    154s]   
[05/08 17:47:02    154s]   PRO Statistics: Fix DRVs (cell sizing):
[05/08 17:47:02    154s]   =======================================
[05/08 17:47:02    154s]   
[05/08 17:47:02    154s]   Cell changes by Net Type:
[05/08 17:47:02    154s]   
[05/08 17:47:02    154s]   ---------------------------------------------------------------------------------------------------------
[05/08 17:47:02    154s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/08 17:47:02    154s]   ---------------------------------------------------------------------------------------------------------
[05/08 17:47:02    154s]   top                0            0           0            0                    0                  0
[05/08 17:47:02    154s]   trunk              0            0           0            0                    0                  0
[05/08 17:47:02    154s]   leaf               0            0           0            0                    0                  0
[05/08 17:47:02    154s]   ---------------------------------------------------------------------------------------------------------
[05/08 17:47:02    154s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[05/08 17:47:02    154s]   ---------------------------------------------------------------------------------------------------------
[05/08 17:47:02    154s]   
[05/08 17:47:02    154s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[05/08 17:47:02    154s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/08 17:47:02    154s]   
[05/08 17:47:02    154s]   Clock DAG stats PRO after DRV fixing:
[05/08 17:47:02    154s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:47:02    154s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:47:02    154s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:47:02    154s]     sink capacitance : count=692, total=2.164pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[05/08 17:47:02    154s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.959pF, total=0.959pF
[05/08 17:47:02    154s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=5778.080um, total=5778.080um
[05/08 17:47:02    154s]   Clock DAG net violations PRO after DRV fixing:
[05/08 17:47:02    154s]     Remaining Transition : {count=1, worst=[0.752ns]} avg=0.752ns sd=0.000ns sum=0.752ns
[05/08 17:47:02    154s]     Fanout               : {count=1, worst=[592]} avg=592 sd=0 sum=592
[05/08 17:47:02    154s]     Capacitance          : {count=1, worst=[2.826pF]} avg=2.826pF sd=0.000pF sum=2.826pF
[05/08 17:47:02    154s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[05/08 17:47:02    154s]     Leaf : target=0.393ns count=1 avg=1.145ns sd=0.000ns min=1.145ns max=1.145ns {1 > 0.413ns}
[05/08 17:47:02    154s]   Primary reporting skew group PRO after DRV fixing:
[05/08 17:47:02    154s]     skew_group clk/typical_constraint: insertion delay [min=0.008, max=0.611, avg=0.392, sd=0.185], skew [0.603 vs 0.128*, 39% {0.464, 0.592}] (wid=0.611 ws=0.603) (gid=0.000 gs=0.000)
[05/08 17:47:02    154s]   Skew group summary PRO after DRV fixing:
[05/08 17:47:02    154s]     skew_group clk/typical_constraint: insertion delay [min=0.008, max=0.611, avg=0.392, sd=0.185], skew [0.603 vs 0.128*, 39% {0.464, 0.592}] (wid=0.611 ws=0.603) (gid=0.000 gs=0.000)
[05/08 17:47:02    154s]   Clock network insertion delays are now [0.008ns, 0.611ns] average 0.392ns std.dev 0.185ns
[05/08 17:47:02    154s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:47:02    154s] 
[05/08 17:47:02    154s] Slew Diagnostics: After DRV fixing
[05/08 17:47:02    154s] ==================================
[05/08 17:47:02    154s] 
[05/08 17:47:02    154s] Global Causes:
[05/08 17:47:02    154s] 
[05/08 17:47:02    154s] -------------------------------------
[05/08 17:47:02    154s] Cause
[05/08 17:47:02    154s] -------------------------------------
[05/08 17:47:02    154s] DRV fixing with buffering is disabled
[05/08 17:47:02    154s] -------------------------------------
[05/08 17:47:02    154s] 
[05/08 17:47:02    154s] Top 5 overslews:
[05/08 17:47:02    154s] 
[05/08 17:47:02    154s] -----------------------------------------------
[05/08 17:47:02    154s] Overslew    Causes                  Driving Pin
[05/08 17:47:02    154s] -----------------------------------------------
[05/08 17:47:02    154s] 0.752ns     Sizing not permitted    clk
[05/08 17:47:02    154s] -----------------------------------------------
[05/08 17:47:02    154s] 
[05/08 17:47:02    154s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/08 17:47:02    154s] 
[05/08 17:47:02    154s] ----------------------------------
[05/08 17:47:02    154s] Cause                   Occurences
[05/08 17:47:02    154s] ----------------------------------
[05/08 17:47:02    154s] Sizing not permitted        1
[05/08 17:47:02    154s] ----------------------------------
[05/08 17:47:02    154s] 
[05/08 17:47:02    154s] Violation diagnostics counts from the 1 nodes that have violations:
[05/08 17:47:02    154s] 
[05/08 17:47:02    154s] ----------------------------------
[05/08 17:47:02    154s] Cause                   Occurences
[05/08 17:47:02    154s] ----------------------------------
[05/08 17:47:02    154s] Sizing not permitted        1
[05/08 17:47:02    154s] ----------------------------------
[05/08 17:47:02    154s] 
[05/08 17:47:02    154s]   Reconnecting optimized routes...
[05/08 17:47:02    154s]   Reconnecting optimized routes done.
[05/08 17:47:02    154s]   Set dirty flag on 0 insts, 0 nets
[05/08 17:47:02    154s] End AAE Lib Interpolated Model. (MEM=1181.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:47:03    154s]   Clock DAG stats PRO final:
[05/08 17:47:03    154s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/08 17:47:03    154s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/08 17:47:03    154s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[05/08 17:47:03    154s]     sink capacitance : count=692, total=2.164pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[05/08 17:47:03    154s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.959pF, total=0.959pF
[05/08 17:47:03    154s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=5778.080um, total=5778.080um
[05/08 17:47:03    154s]   Clock DAG net violations PRO final:
[05/08 17:47:03    154s]     Remaining Transition : {count=1, worst=[0.752ns]} avg=0.752ns sd=0.000ns sum=0.752ns
[05/08 17:47:03    154s]     Fanout               : {count=1, worst=[592]} avg=592 sd=0 sum=592
[05/08 17:47:03    154s]     Capacitance          : {count=1, worst=[2.826pF]} avg=2.826pF sd=0.000pF sum=2.826pF
[05/08 17:47:03    154s]   Clock DAG primary half-corner transition distribution PRO final:
[05/08 17:47:03    154s]     Leaf : target=0.393ns count=1 avg=1.145ns sd=0.000ns min=1.145ns max=1.145ns {1 > 0.413ns}
[05/08 17:47:03    154s]   Primary reporting skew group PRO final:
[05/08 17:47:03    154s]     skew_group clk/typical_constraint: insertion delay [min=0.008, max=0.611, avg=0.392, sd=0.185], skew [0.603 vs 0.128*, 39% {0.464, 0.592}] (wid=0.611 ws=0.603) (gid=0.000 gs=0.000)
[05/08 17:47:03    154s]   Skew group summary PRO final:
[05/08 17:47:03    154s]     skew_group clk/typical_constraint: insertion delay [min=0.008, max=0.611, avg=0.392, sd=0.185], skew [0.603 vs 0.128*, 39% {0.464, 0.592}] (wid=0.611 ws=0.603) (gid=0.000 gs=0.000)
[05/08 17:47:03    154s]   Clock network insertion delays are now [0.008ns, 0.611ns] average 0.392ns std.dev 0.185ns
[05/08 17:47:03    154s] PRO done.
[05/08 17:47:03    154s] Net route status summary:
[05/08 17:47:03    154s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[05/08 17:47:03    154s]   Non-clock:  1828 (unrouted=18, trialRouted=0, noStatus=0, routed=1810, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBounday AND tooFewTerms=0)])
[05/08 17:47:03    154s] Updating delays...
[05/08 17:47:03    154s] Updating delays done.
[05/08 17:47:03    154s] PRO done. (took cpu=0:00:02.8 real=0:00:02.8)
[05/08 17:47:03    154s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 17:47:03    154s] **INFO: Start fixing DRV (Mem = 1202.98M) ...
[05/08 17:47:03    154s] Begin: GigaOpt DRV Optimization
[05/08 17:47:03    154s] Info: 1 clock net  excluded from IPO operation.
[05/08 17:47:03    154s] End AAE Lib Interpolated Model. (MEM=1202.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:47:03    154s] PhyDesignGrid: maxLocalDensity 0.96
[05/08 17:47:03    154s] ### Creating PhyDesignMc. totSessionCpu=0:02:35 mem=1203.0M
[05/08 17:47:03    154s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:35 mem=1203.0M
[05/08 17:47:03    154s] ### Creating LA Mngr. totSessionCpu=0:02:35 mem=1203.0M
[05/08 17:47:04    156s] ### Creating LA Mngr, finished. totSessionCpu=0:02:36 mem=1229.0M
[05/08 17:47:04    156s] ### Creating LA Mngr. totSessionCpu=0:02:36 mem=1324.3M
[05/08 17:47:04    156s] ### Creating LA Mngr, finished. totSessionCpu=0:02:36 mem=1324.3M
[05/08 17:47:04    156s] 
[05/08 17:47:04    156s] Creating Lib Analyzer ...
[05/08 17:47:05    156s] Total number of usable buffers from Lib Analyzer: 23 ( DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T CKBD8BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[05/08 17:47:05    156s] Total number of usable inverters from Lib Analyzer: 19 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T CKND12BWP7T)
[05/08 17:47:05    156s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[05/08 17:47:05    156s] 
[05/08 17:47:06    157s] Creating Lib Analyzer, finished. 
[05/08 17:47:07    159s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[05/08 17:47:07    159s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:47:07    159s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/08 17:47:07    159s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:47:07    159s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/08 17:47:07    159s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:47:07    159s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:47:07    159s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.60|     0.00|       0|       0|       0| 102.19|          |         |
[05/08 17:47:07    159s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 17:47:07    159s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.60|     0.00|       0|       0|       0| 102.19| 0:00:00.0|  1419.7M|
[05/08 17:47:07    159s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 17:47:07    159s] **** Begin NDR-Layer Usage Statistics ****
[05/08 17:47:07    159s] 0 Ndr or Layer constraints added by optimization 
[05/08 17:47:07    159s] **** End NDR-Layer Usage Statistics ****
[05/08 17:47:07    159s] 
[05/08 17:47:07    159s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1419.7M) ***
[05/08 17:47:07    159s] 
[05/08 17:47:07    159s] drv optimizer changes nothing and skips refinePlace
[05/08 17:47:07    159s] End: GigaOpt DRV Optimization
[05/08 17:47:07    159s] *info:
[05/08 17:47:07    159s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1280.20M).
[05/08 17:47:07    159s] 
------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.07min real=0.07min mem=1280.2M)                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.601  |  3.601  |  9.354  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
       (102.194% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1009.4M, totSessionCpu=0:02:39 **
[05/08 17:47:07    159s]   DRV Snapshot: (REF)
[05/08 17:47:07    159s]          Tran DRV: 0
[05/08 17:47:07    159s]           Cap DRV: 0
[05/08 17:47:07    159s]        Fanout DRV: 0
[05/08 17:47:07    159s]            Glitch: 0
[05/08 17:47:07    159s]   Timing Snapshot: (REF)
[05/08 17:47:07    159s]      Weighted WNS: 0.000
[05/08 17:47:07    159s]       All  PG WNS: 0.000
[05/08 17:47:07    159s]       High PG WNS: 0.000
[05/08 17:47:07    159s]       All  PG TNS: 0.000
[05/08 17:47:07    159s]       High PG TNS: 0.000
[05/08 17:47:07    159s]    Category Slack: { [L, 3.601] [H, 3.601] }
[05/08 17:47:07    159s] 
[05/08 17:47:07    159s] Running postRoute recovery in preEcoRoute mode
[05/08 17:47:07    159s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1009.9M, totSessionCpu=0:02:39 **
[05/08 17:47:07    159s]   DRV Snapshot: (TGT)
[05/08 17:47:07    159s]          Tran DRV: 0
[05/08 17:47:07    159s]           Cap DRV: 0
[05/08 17:47:07    159s]        Fanout DRV: 0
[05/08 17:47:07    159s]            Glitch: 0
[05/08 17:47:07    159s] Checking DRV degradation...
[05/08 17:47:07    159s] 
[05/08 17:47:07    159s] Recovery Manager:
[05/08 17:47:07    159s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/08 17:47:07    159s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/08 17:47:07    159s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/08 17:47:07    159s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/08 17:47:07    159s] 
[05/08 17:47:07    159s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/08 17:47:07    159s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1281.20M, totSessionCpu=0:02:39).
[05/08 17:47:07    159s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1010.0M, totSessionCpu=0:02:39 **
[05/08 17:47:07    159s] 
[05/08 17:47:07    159s]   Timing/DRV Snapshot: (REF)
[05/08 17:47:07    159s]      Weighted WNS: 0.000
[05/08 17:47:07    159s]       All  PG WNS: 0.000
[05/08 17:47:07    159s]       High PG WNS: 0.000
[05/08 17:47:07    159s]       All  PG TNS: 0.000
[05/08 17:47:07    159s]       High PG TNS: 0.000
[05/08 17:47:07    159s]          Tran DRV: 0
[05/08 17:47:07    159s]           Cap DRV: 0
[05/08 17:47:07    159s]        Fanout DRV: 0
[05/08 17:47:07    159s]            Glitch: 0
[05/08 17:47:07    159s]    Category Slack: { [L, 3.601] [H, 3.601] }
[05/08 17:47:07    159s] 
[05/08 17:47:08    159s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.601  |  3.601  |  9.354  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
       (102.194% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1010.0M, totSessionCpu=0:02:39 **
[05/08 17:47:08    159s] *** Starting refinePlace (0:02:39 mem=1281.2M) ***
[05/08 17:47:08    159s] Total net bbox length = 7.305e+04 (4.011e+04 3.294e+04) (ext = 1.338e+04)
[05/08 17:47:08    159s] **ERROR: (IMPSP-2002):	Density too high (102.2%), stopping detail placement.
[05/08 17:47:08    159s] Type 'man IMPSP-2002' for more detail.
[05/08 17:47:08    159s] Total net bbox length = 7.305e+04 (4.011e+04 3.294e+04) (ext = 1.338e+04)
[05/08 17:47:08    159s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1281.2MB
[05/08 17:47:08    159s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1281.2MB) @(0:02:39 - 0:02:39).
[05/08 17:47:08    159s] *** Finished refinePlace (0:02:39 mem=1281.2M) ***
[05/08 17:47:08    159s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[05/08 17:47:08    159s] -routeWithEco false                       # bool, default=false
[05/08 17:47:08    159s] -routeWithEco true                        # bool, default=false, user setting
[05/08 17:47:08    159s] -routeSelectedNetOnly false               # bool, default=false
[05/08 17:47:08    159s] -routeWithTimingDriven true               # bool, default=false, user setting
[05/08 17:47:08    159s] -routeWithTimingDriven false              # bool, default=false, user setting
[05/08 17:47:08    159s] -routeWithSiDriven false                  # bool, default=false
[05/08 17:47:08    159s] 
[05/08 17:47:08    159s] globalDetailRoute
[05/08 17:47:08    159s] 
[05/08 17:47:08    159s] #setNanoRouteMode -drouteUseMultiCutViaEffort "<default>"
[05/08 17:47:08    159s] #setNanoRouteMode -routeWithEco true
[05/08 17:47:08    159s] #setNanoRouteMode -routeWithTimingDriven false
[05/08 17:47:08    159s] #Start globalDetailRoute on Sun May  8 17:47:08 2022
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] Closing parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d'. 1827 times net's RC data read were performed.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[15] of net data[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[14] of net data[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[13] of net data[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[12] of net data[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[11] of net data[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[10] of net data[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[9] of net data[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[8] of net data[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[7] of net data[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[6] of net data[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[5] of net data[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[4] of net data[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[3] of net data[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[2] of net data[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[1] of net data[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[0] of net data[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/PC[15] of net PC[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/PC[14] of net PC[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 17:47:08    159s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[05/08 17:47:08    159s] #To increase the message display limit, refer to the product command reference manual.
[05/08 17:47:08    159s] ### Net info: total nets: 1829
[05/08 17:47:08    159s] ### Net info: dirty nets: 0
[05/08 17:47:08    159s] ### Net info: marked as disconnected nets: 0
[05/08 17:47:08    159s] ### Net info: fully routed nets: 1811
[05/08 17:47:08    159s] ### Net info: trivial (single pin) nets: 0
[05/08 17:47:08    159s] ### Net info: unrouted nets: 18
[05/08 17:47:08    159s] ### Net info: re-extraction nets: 0
[05/08 17:47:08    159s] ### Net info: ignored nets: 0
[05/08 17:47:08    159s] ### Net info: skip routing nets: 0
[05/08 17:47:08    159s] ### import route signature (20) = 1784551695
[05/08 17:47:08    159s] #NanoRoute Version 17.10-p006_1 NR170516-1601/17_10-UB
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #RTESIG:78da85ce4d0b82401006e0cefd8a61f560903693fb61101d82ae15525dc5681561d1d85d
[05/08 17:47:08    159s] #       ff7f4657d3b90df3f0ce1b848f530e8c544218bf11654170ce49a120199344da902a86d3
[05/08 17:47:08    159s] #       fdc8964178b9de7886c0f62f5d95bdf1070691f3b669eb35f44e5b70dafb615bfdac9408
[05/08 17:47:08    159s] #       55699c86e8d97566d4ec04424a89c0ef405499aef4a39010b3d9344a09c1db7ed2f02d82
[05/08 17:47:08    159s] #       84a869bdaeb5fd63b8004c70be15577cfe6126a79a2f3ebe9d71a7
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #Loading the last recorded routing design signature
[05/08 17:47:08    159s] #Created 656 NETS and 0 SPECIALNETS new signatures
[05/08 17:47:08    159s] #No placement changes detected since last routing
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #RTESIG:78da85ce4d0b82401006e0cefd8a61f560903693fb61101d82ae15525dc5681561d1d85d
[05/08 17:47:08    159s] #       ff7f4657d3b90df3f0ce1b848f530e8c544218bf11654170ce49a120199344da902a86d3
[05/08 17:47:08    159s] #       fdc8964178b9de7886c0f62f5d95bdf1070691f3b669eb35f44e5b70dafb615bfdac9408
[05/08 17:47:08    159s] #       55699c86e8d97566d4ec04424a89c0ef405499aef4a39010b3d9344a09c1db7ed2f02d82
[05/08 17:47:08    159s] #       84a869bdaeb5fd63b8004c70be15577cfe6126a79a2f3ebe9d71a7
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #Start routing data preparation on Sun May  8 17:47:08 2022
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #Minimum voltage of a net in the design = 0.000.
[05/08 17:47:08    159s] #Maximum voltage of a net in the design = 1.800.
[05/08 17:47:08    159s] #Voltage range [0.000 - 0.000] has 1 net.
[05/08 17:47:08    159s] #Voltage range [1.800 - 1.800] has 1 net.
[05/08 17:47:08    159s] #Voltage range [0.000 - 1.800] has 1827 nets.
[05/08 17:47:08    159s] # METAL1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[05/08 17:47:08    159s] # METAL2       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[05/08 17:47:08    159s] # METAL3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[05/08 17:47:08    159s] # METAL4       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[05/08 17:47:08    159s] # METAL5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[05/08 17:47:08    159s] # METAL6       V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[05/08 17:47:08    159s] #Regenerating Ggrids automatically.
[05/08 17:47:08    159s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.5600.
[05/08 17:47:08    159s] #Using automatically generated G-grids.
[05/08 17:47:08    159s] #Done routing data preparation.
[05/08 17:47:08    159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1007.75 (MB), peak = 1011.41 (MB)
[05/08 17:47:08    159s] #Merging special wires...
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #Connectivity extraction summary:
[05/08 17:47:08    159s] #656 routed nets are extracted.
[05/08 17:47:08    159s] #1155 routed net(s) are imported.
[05/08 17:47:08    159s] #18 nets are fixed|skipped|trivial (not extracted).
[05/08 17:47:08    159s] #Total number of nets = 1829.
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #Finished routing data preparation on Sun May  8 17:47:08 2022
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #Cpu time = 00:00:00
[05/08 17:47:08    159s] #Elapsed time = 00:00:00
[05/08 17:47:08    159s] #Increased memory = 0.25 (MB)
[05/08 17:47:08    159s] #Total memory = 1007.79 (MB)
[05/08 17:47:08    159s] #Peak memory = 1011.41 (MB)
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #Start global routing on Sun May  8 17:47:08 2022
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #WARNING (NRGR-22) Design is already detail routed.
[05/08 17:47:08    159s] ### route signature (23) = 1648497522
[05/08 17:47:08    159s] ### violation signature (20) = 1905142130
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] ### route signature (26) = 1373916723
[05/08 17:47:08    159s] ### violation signature (23) = 1905142130
[05/08 17:47:08    159s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/08 17:47:08    159s] #Cpu time = 00:00:00
[05/08 17:47:08    159s] #Elapsed time = 00:00:00
[05/08 17:47:08    159s] #Increased memory = 0.25 (MB)
[05/08 17:47:08    159s] #Total memory = 1007.79 (MB)
[05/08 17:47:08    159s] #Peak memory = 1011.41 (MB)
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
[05/08 17:47:08    159s] #WARNING (EMS-27) Message (NRIF-79) has exceeded the current message display limit of 20.
[05/08 17:47:08    159s] #To increase the message display limit, refer to the product command reference manual.
[05/08 17:47:08    159s] ### max drc and si pitch = 3340 (  1.6700 um) MT-safe pitch = 3520 (  1.7600 um) patch pitch = 5200 (  2.6000 um)
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #Start Detail Routing..
[05/08 17:47:08    159s] #start initial detail routing ...
[05/08 17:47:08    159s] #   number of violations = 0
[05/08 17:47:08    159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1009.16 (MB), peak = 1011.41 (MB)
[05/08 17:47:08    159s] #start 1st optimization iteration ...
[05/08 17:47:08    159s] #   number of violations = 0
[05/08 17:47:08    159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1009.16 (MB), peak = 1011.41 (MB)
[05/08 17:47:08    159s] #Complete Detail Routing.
[05/08 17:47:08    159s] #Total wire length = 89699 um.
[05/08 17:47:08    159s] #Total half perimeter of net bounding box = 63686 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL1 = 2058 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL2 = 28317 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL3 = 39524 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL4 = 13820 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL5 = 5945 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL6 = 35 um.
[05/08 17:47:08    159s] #Total number of vias = 17435
[05/08 17:47:08    159s] #Up-Via Summary (total 17435):
[05/08 17:47:08    159s] #           
[05/08 17:47:08    159s] #-----------------------
[05/08 17:47:08    159s] # METAL1           8118
[05/08 17:47:08    159s] # METAL2           7773
[05/08 17:47:08    159s] # METAL3           1220
[05/08 17:47:08    159s] # METAL4            322
[05/08 17:47:08    159s] # METAL5              2
[05/08 17:47:08    159s] #-----------------------
[05/08 17:47:08    159s] #                 17435 
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #Total number of DRC violations = 0
[05/08 17:47:08    159s] ### route signature (31) = 1373916723
[05/08 17:47:08    159s] ### violation signature (28) = 1905142130
[05/08 17:47:08    159s] #Cpu time = 00:00:00
[05/08 17:47:08    159s] #Elapsed time = 00:00:00
[05/08 17:47:08    159s] #Increased memory = 0.02 (MB)
[05/08 17:47:08    159s] #Total memory = 1007.81 (MB)
[05/08 17:47:08    159s] #Peak memory = 1011.41 (MB)
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #start routing for process antenna violation fix ...
[05/08 17:47:08    159s] ### max drc and si pitch = 3340 (  1.6700 um) MT-safe pitch = 3520 (  1.7600 um) patch pitch = 5200 (  2.6000 um)
[05/08 17:47:08    159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1009.16 (MB), peak = 1011.41 (MB)
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #Total wire length = 89699 um.
[05/08 17:47:08    159s] #Total half perimeter of net bounding box = 63686 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL1 = 2058 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL2 = 28317 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL3 = 39524 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL4 = 13820 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL5 = 5945 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL6 = 35 um.
[05/08 17:47:08    159s] #Total number of vias = 17435
[05/08 17:47:08    159s] #Up-Via Summary (total 17435):
[05/08 17:47:08    159s] #           
[05/08 17:47:08    159s] #-----------------------
[05/08 17:47:08    159s] # METAL1           8118
[05/08 17:47:08    159s] # METAL2           7773
[05/08 17:47:08    159s] # METAL3           1220
[05/08 17:47:08    159s] # METAL4            322
[05/08 17:47:08    159s] # METAL5              2
[05/08 17:47:08    159s] #-----------------------
[05/08 17:47:08    159s] #                 17435 
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #Total number of DRC violations = 0
[05/08 17:47:08    159s] #Total number of net violated process antenna rule = 0
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] ### route signature (34) = 1373916723
[05/08 17:47:08    159s] ### violation signature (31) = 1905142130
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #Total wire length = 89699 um.
[05/08 17:47:08    159s] #Total half perimeter of net bounding box = 63686 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL1 = 2058 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL2 = 28317 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL3 = 39524 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL4 = 13820 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL5 = 5945 um.
[05/08 17:47:08    159s] #Total wire length on LAYER METAL6 = 35 um.
[05/08 17:47:08    159s] #Total number of vias = 17435
[05/08 17:47:08    159s] #Up-Via Summary (total 17435):
[05/08 17:47:08    159s] #           
[05/08 17:47:08    159s] #-----------------------
[05/08 17:47:08    159s] # METAL1           8118
[05/08 17:47:08    159s] # METAL2           7773
[05/08 17:47:08    159s] # METAL3           1220
[05/08 17:47:08    159s] # METAL4            322
[05/08 17:47:08    159s] # METAL5              2
[05/08 17:47:08    159s] #-----------------------
[05/08 17:47:08    159s] #                 17435 
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #Total number of DRC violations = 0
[05/08 17:47:08    159s] #Total number of net violated process antenna rule = 0
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] ### max drc and si pitch = 3340 (  1.6700 um) MT-safe pitch = 3520 (  1.7600 um) patch pitch = 5200 (  2.6000 um)
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #Start Post Route wire spreading..
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #Start data preparation for wire spreading...
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #Data preparation is done on Sun May  8 17:47:08 2022
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #
[05/08 17:47:08    159s] #Start Post Route Wire Spread.
[05/08 17:47:08    160s] #Done with 950 horizontal wires in 1 hboxes and 635 vertical wires in 1 hboxes.
[05/08 17:47:08    160s] #Complete Post Route Wire Spread.
[05/08 17:47:08    160s] #
[05/08 17:47:08    160s] #Total wire length = 91227 um.
[05/08 17:47:08    160s] #Total half perimeter of net bounding box = 63686 um.
[05/08 17:47:08    160s] #Total wire length on LAYER METAL1 = 2058 um.
[05/08 17:47:08    160s] #Total wire length on LAYER METAL2 = 28593 um.
[05/08 17:47:08    160s] #Total wire length on LAYER METAL3 = 40362 um.
[05/08 17:47:08    160s] #Total wire length on LAYER METAL4 = 14147 um.
[05/08 17:47:08    160s] #Total wire length on LAYER METAL5 = 6032 um.
[05/08 17:47:08    160s] #Total wire length on LAYER METAL6 = 35 um.
[05/08 17:47:08    160s] #Total number of vias = 17435
[05/08 17:47:08    160s] #Up-Via Summary (total 17435):
[05/08 17:47:08    160s] #           
[05/08 17:47:08    160s] #-----------------------
[05/08 17:47:08    160s] # METAL1           8118
[05/08 17:47:08    160s] # METAL2           7773
[05/08 17:47:08    160s] # METAL3           1220
[05/08 17:47:08    160s] # METAL4            322
[05/08 17:47:08    160s] # METAL5              2
[05/08 17:47:08    160s] #-----------------------
[05/08 17:47:08    160s] #                 17435 
[05/08 17:47:08    160s] #
[05/08 17:47:08    160s] ### route signature (38) = 2071338158
[05/08 17:47:08    160s] ### violation signature (35) = 1905142130
[05/08 17:47:08    160s] #   number of violations = 0
[05/08 17:47:08    160s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.17 (MB), peak = 1015.17 (MB)
[05/08 17:47:08    160s] #CELL_VIEW processador_6_instrucoes,init has no DRC violation.
[05/08 17:47:08    160s] #Total number of DRC violations = 0
[05/08 17:47:08    160s] #Total number of net violated process antenna rule = 0
[05/08 17:47:08    160s] #Post Route wire spread is done.
[05/08 17:47:08    160s] #Total wire length = 91227 um.
[05/08 17:47:08    160s] #Total half perimeter of net bounding box = 63686 um.
[05/08 17:47:08    160s] #Total wire length on LAYER METAL1 = 2058 um.
[05/08 17:47:08    160s] #Total wire length on LAYER METAL2 = 28593 um.
[05/08 17:47:08    160s] #Total wire length on LAYER METAL3 = 40362 um.
[05/08 17:47:08    160s] #Total wire length on LAYER METAL4 = 14147 um.
[05/08 17:47:08    160s] #Total wire length on LAYER METAL5 = 6032 um.
[05/08 17:47:08    160s] #Total wire length on LAYER METAL6 = 35 um.
[05/08 17:47:08    160s] #Total number of vias = 17435
[05/08 17:47:08    160s] #Up-Via Summary (total 17435):
[05/08 17:47:08    160s] #           
[05/08 17:47:08    160s] #-----------------------
[05/08 17:47:08    160s] # METAL1           8118
[05/08 17:47:08    160s] # METAL2           7773
[05/08 17:47:08    160s] # METAL3           1220
[05/08 17:47:08    160s] # METAL4            322
[05/08 17:47:08    160s] # METAL5              2
[05/08 17:47:08    160s] #-----------------------
[05/08 17:47:08    160s] #                 17435 
[05/08 17:47:08    160s] #
[05/08 17:47:08    160s] ### route signature (40) = 2071338158
[05/08 17:47:08    160s] ### violation signature (37) = 1905142130
[05/08 17:47:08    160s] #detailRoute Statistics:
[05/08 17:47:08    160s] #Cpu time = 00:00:01
[05/08 17:47:08    160s] #Elapsed time = 00:00:01
[05/08 17:47:08    160s] #Increased memory = 0.86 (MB)
[05/08 17:47:08    160s] #Total memory = 1008.65 (MB)
[05/08 17:47:08    160s] #Peak memory = 1015.17 (MB)
[05/08 17:47:08    160s] #Updating routing design signature
[05/08 17:47:08    160s] #Created 569 library cell signatures
[05/08 17:47:08    160s] #Created 1829 NETS and 0 SPECIALNETS signatures
[05/08 17:47:08    160s] #Created 3483 instance signatures
[05/08 17:47:08    160s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1008.66 (MB), peak = 1015.17 (MB)
[05/08 17:47:08    160s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1008.67 (MB), peak = 1015.17 (MB)
[05/08 17:47:08    160s] ### export route signature (41) = 2071338158
[05/08 17:47:08    160s] #
[05/08 17:47:08    160s] #globalDetailRoute statistics:
[05/08 17:47:08    160s] #Cpu time = 00:00:01
[05/08 17:47:08    160s] #Elapsed time = 00:00:01
[05/08 17:47:08    160s] #Increased memory = -1.92 (MB)
[05/08 17:47:08    160s] #Total memory = 1008.16 (MB)
[05/08 17:47:08    160s] #Peak memory = 1015.17 (MB)
[05/08 17:47:08    160s] #Number of warnings = 43
[05/08 17:47:08    160s] #Total number of warnings = 105
[05/08 17:47:08    160s] #Number of fails = 0
[05/08 17:47:08    160s] #Total number of fails = 0
[05/08 17:47:08    160s] #Complete globalDetailRoute on Sun May  8 17:47:08 2022
[05/08 17:47:08    160s] #
[05/08 17:47:08    160s] ### 
[05/08 17:47:08    160s] ###   Scalability Statistics
[05/08 17:47:08    160s] ### 
[05/08 17:47:08    160s] ### ------------------------+----------------+----------------+----------------+
[05/08 17:47:08    160s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[05/08 17:47:08    160s] ### ------------------------+----------------+----------------+----------------+
[05/08 17:47:08    160s] ###   Data Preparation      |        00:00:00|        00:00:00|             1.0|
[05/08 17:47:08    160s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[05/08 17:47:08    160s] ###   Detail Routing        |        00:00:00|        00:00:00|             1.0|
[05/08 17:47:08    160s] ###   Antenna Fixing        |        00:00:00|        00:00:00|             1.0|
[05/08 17:47:08    160s] ###   Total                 |        00:00:01|        00:00:01|             1.0|
[05/08 17:47:08    160s] ### ------------------------+----------------+----------------+----------------+
[05/08 17:47:08    160s] ### 
[05/08 17:47:08    160s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1008.2M, totSessionCpu=0:02:40 **
[05/08 17:47:08    160s] -routeWithEco false                       # bool, default=false
[05/08 17:47:08    160s] -routeSelectedNetOnly false               # bool, default=false
[05/08 17:47:08    160s] -routeWithTimingDriven true               # bool, default=false, user setting
[05/08 17:47:08    160s] -routeWithSiDriven false                  # bool, default=false
[05/08 17:47:08    160s] Extraction called for design 'processador_6_instrucoes' of instances=3483 and nets=1829 using extraction engine 'postRoute' at effort level 'low' .
[05/08 17:47:08    160s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:47:08    160s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:47:08    160s] PostRoute (effortLevel low) RC Extraction called for design processador_6_instrucoes.
[05/08 17:47:08    160s] RC Extraction called in multi-corner(1) mode.
[05/08 17:47:08    160s] Process corner(s) are loaded.
[05/08 17:47:08    160s]  Corner: typical_rc
[05/08 17:47:08    160s] extractDetailRC Option : -outfile /tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d -maxResLength 200  -extended
[05/08 17:47:08    160s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[05/08 17:47:08    160s]       RC Corner Indexes            0   
[05/08 17:47:08    160s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:47:08    160s] Coupling Cap. Scaling Factor : 1.00000 
[05/08 17:47:08    160s] Resistance Scaling Factor    : 1.00000 
[05/08 17:47:08    160s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:47:08    160s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:47:08    160s] Shrink Factor                : 1.00000
[05/08 17:47:08    160s] Initializing multi-corner capacitance tables ... 
[05/08 17:47:08    160s] Initializing multi-corner resistance tables ...
[05/08 17:47:08    160s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1282.6M)
[05/08 17:47:08    160s] Creating parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d' for storing RC.
[05/08 17:47:09    160s] Extracted 10.0069% (CPU Time= 0:00:00.1  MEM= 1351.6M)
[05/08 17:47:09    160s] Extracted 20.0052% (CPU Time= 0:00:00.1  MEM= 1351.6M)
[05/08 17:47:09    160s] Extracted 30.0077% (CPU Time= 0:00:00.1  MEM= 1351.6M)
[05/08 17:47:09    160s] Extracted 40.006% (CPU Time= 0:00:00.1  MEM= 1351.6M)
[05/08 17:47:09    160s] Extracted 50.0086% (CPU Time= 0:00:00.1  MEM= 1351.6M)
[05/08 17:47:09    160s] Extracted 60.0069% (CPU Time= 0:00:00.1  MEM= 1351.6M)
[05/08 17:47:09    160s] Extracted 70.0052% (CPU Time= 0:00:00.1  MEM= 1351.6M)
[05/08 17:47:09    160s] Extracted 80.0077% (CPU Time= 0:00:00.1  MEM= 1351.6M)
[05/08 17:47:09    160s] Extracted 90.006% (CPU Time= 0:00:00.2  MEM= 1351.6M)
[05/08 17:47:09    160s] Extracted 100% (CPU Time= 0:00:00.2  MEM= 1351.6M)
[05/08 17:47:09    160s] Number of Extracted Resistors     : 42488
[05/08 17:47:09    160s] Number of Extracted Ground Cap.   : 42528
[05/08 17:47:09    160s] Number of Extracted Coupling Cap. : 0
[05/08 17:47:09    160s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1308.316M)
[05/08 17:47:09    160s] Opening parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d' for reading.
[05/08 17:47:09    160s] processing rcdb (/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d) for hinst (top) of cell (processador_6_instrucoes);
[05/08 17:47:09    160s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1308.316M)
[05/08 17:47:09    160s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1308.316M)
[05/08 17:47:09    160s] #################################################################################
[05/08 17:47:09    160s] # Design Stage: PostRoute
[05/08 17:47:09    160s] # Design Name: processador_6_instrucoes
[05/08 17:47:09    160s] # Design Mode: 90nm
[05/08 17:47:09    160s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:47:09    160s] # Parasitics Mode: SPEF/RCDB
[05/08 17:47:09    160s] # Signoff Settings: SI Off 
[05/08 17:47:09    160s] #################################################################################
[05/08 17:47:09    160s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:47:09    160s] Calculate delays in BcWc mode...
[05/08 17:47:09    160s] Topological Sorting (REAL = 0:00:00.0, MEM = 1292.2M, InitMEM = 1292.2M)
[05/08 17:47:09    160s] Initializing multi-corner capacitance tables ... 
[05/08 17:47:09    160s] Initializing multi-corner resistance tables ...
[05/08 17:47:09    160s] End AAE Lib Interpolated Model. (MEM=1308.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:47:09    160s] Opening parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d' for reading.
[05/08 17:47:09    160s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1308.3M)
[05/08 17:47:09    160s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:47:09    161s] Total number of fetched objects 1827
[05/08 17:47:09    161s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:47:09    161s] End delay calculation. (MEM=1335.54 CPU=0:00:00.3 REAL=0:00:00.0)
[05/08 17:47:09    161s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1335.5M) ***
[05/08 17:47:09    161s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:41 mem=1335.5M)
[05/08 17:47:09    161s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1011.1M, totSessionCpu=0:02:41 **
[05/08 17:47:09    161s] Executing marking Critical Nets1
[05/08 17:47:09    161s] Reported timing to dir ./reports/postRouteOpt
[05/08 17:47:09    161s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1011.1M, totSessionCpu=0:02:41 **
[05/08 17:47:10    161s] 
------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.626  |  3.626  |  9.355  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
       (102.194% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1011.2M, totSessionCpu=0:02:41 **
[05/08 17:47:10    161s] Deleting Cell Server ...
[05/08 17:47:10    161s] Deleting Lib Analyzer.
[05/08 17:47:10    161s] *** Finished optDesign ***
[05/08 17:47:10    161s] 
[05/08 17:47:10    161s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:12.9 real=0:00:13.4)
[05/08 17:47:10    161s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:47:10    161s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.5 real=0:00:00.7)
[05/08 17:47:10    161s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[05/08 17:47:10    161s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:47:10    161s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:02.9 real=0:00:02.9)
[05/08 17:47:10    161s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[05/08 17:47:10    161s] 	OPT_RUNTIME:                drv (count =  1): (cpu=0:00:04.4 real=0:00:04.4)
[05/08 17:47:10    161s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[05/08 17:47:10    161s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[05/08 17:47:10    161s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[05/08 17:47:10    161s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:47:10    161s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:47:10    161s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/08 17:47:10    161s] Info: pop threads available for lower-level modules during optimization.
[05/08 17:47:10    161s] Info: Destroy the CCOpt slew target map.
[05/08 17:47:10    161s] <CMD> saveDesign ./route/processador_6_instrucoes.enc
[05/08 17:47:10    161s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:47:10    161s] The in-memory database contained RC information but was not saved. To save 
[05/08 17:47:10    161s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/08 17:47:10    161s] so it should only be saved when it is really desired.
[05/08 17:47:10    161s] #% Begin save design ... (date=05/08 17:47:10, mem=1025.5M)
[05/08 17:47:10    161s] % Begin Save netlist data ... (date=05/08 17:47:10, mem=1011.6M)
[05/08 17:47:10    161s] Writing Binary DB to ./route/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.v.bin in single-threaded mode...
[05/08 17:47:10    161s] % End Save netlist data ... (date=05/08 17:47:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1011.6M, current mem=1011.6M)
[05/08 17:47:10    161s] % Begin Save AAE data ... (date=05/08 17:47:10, mem=1011.6M)
[05/08 17:47:10    161s] Saving AAE Data ...
[05/08 17:47:10    161s] % End Save AAE data ... (date=05/08 17:47:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1011.6M, current mem=1011.6M)
[05/08 17:47:10    161s] % Begin Save clock tree data ... (date=05/08 17:47:10, mem=1011.6M)
[05/08 17:47:10    161s] % End Save clock tree data ... (date=05/08 17:47:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1011.6M, current mem=1011.6M)
[05/08 17:47:10    161s] Saving preference file ./route/processador_6_instrucoes.enc.dat.tmp/gui.pref.tcl ...
[05/08 17:47:10    161s] Saving mode setting ...
[05/08 17:47:10    161s] Saving global file ...
[05/08 17:47:10    161s] % Begin Save floorplan data ... (date=05/08 17:47:10, mem=1011.9M)
[05/08 17:47:10    161s] Saving floorplan file ...
[05/08 17:47:10    161s] % End Save floorplan data ... (date=05/08 17:47:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1011.9M, current mem=1011.9M)
[05/08 17:47:10    161s] Saving Drc markers ...
[05/08 17:47:10    161s] ... No Drc file written since there is no markers found.
[05/08 17:47:10    161s] % Begin Save placement data ... (date=05/08 17:47:10, mem=1011.9M)
[05/08 17:47:10    161s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/08 17:47:10    161s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1246.8M) ***
[05/08 17:47:10    161s] % End Save placement data ... (date=05/08 17:47:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1011.9M, current mem=1011.9M)
[05/08 17:47:10    161s] % Begin Save routing data ... (date=05/08 17:47:10, mem=1011.9M)
[05/08 17:47:10    161s] Saving route file ...
[05/08 17:47:10    161s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1246.8M) ***
[05/08 17:47:10    161s] % End Save routing data ... (date=05/08 17:47:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1012.9M, current mem=1012.9M)
[05/08 17:47:10    161s] Saving property file ./route/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.prop
[05/08 17:47:10    161s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1246.8M) ***
[05/08 17:47:10    161s] #Saving pin access info...
[05/08 17:47:10    161s] #
[05/08 17:47:10    161s] % Begin Save power constraints data ... (date=05/08 17:47:10, mem=1012.9M)
[05/08 17:47:10    161s] % End Save power constraints data ... (date=05/08 17:47:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1012.9M, current mem=1012.9M)
[05/08 17:47:10    162s] Generated self-contained design processador_6_instrucoes.enc.dat.tmp
[05/08 17:47:10    162s] Closing parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d'. 1827 times net's RC data read were performed.
[05/08 17:47:10    162s] #% End save design ... (date=05/08 17:47:10, total cpu=0:00:00.5, real=0:00:00.0, peak res=1025.5M, current mem=940.1M)
[05/08 17:47:10    162s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:47:19    163s] <CMD> setMetalFill -layer 1 -windowSize 100 100 -minDensity 30 -maxDensity 70 -preferredDensity 30 -minLength 0.5 -minWidth 0.5
[05/08 17:47:20    163s] <CMD> setMetalFill -layer 2 -windowSize 100 100 -minDensity 30 -maxDensity 70 -preferredDensity 30 -minLength 0.6 -minWidth 0.6
[05/08 17:47:20    163s] <CMD> setMetalFill -layer 3 -windowSize 100 100 -minDensity 30 -maxDensity 70 -preferredDensity 30 -minLength 0.6 -minWidth 0.6
[05/08 17:47:20    163s] <CMD> setMetalFill -layer 4 -windowSize 100 100 -minDensity 30 -preferredDensity 30 -minLength 0.6 -minWidth 0.6
[05/08 17:47:20    163s] <CMD> verifyMetalDensity -layers { MET1 MET2 MET3 MET4 } -detailed -report ./reports/processador_6_instrucoes_metalFill.rpt
[05/08 17:47:20    163s] 
[05/08 17:47:20    163s] ******** Start: VERIFY DENSITY ********
[05/08 17:47:20    163s] **ERROR: (IMPVMD-3):	MET1 is not a valid layer name
[05/08 17:47:20    163s] **ERROR: (IMPVMD-3):	MET2 is not a valid layer name
[05/08 17:47:20    163s] **ERROR: (IMPVMD-3):	MET3 is not a valid layer name
[05/08 17:47:20    163s] **ERROR: (IMPVMD-3):	MET4 is not a valid layer name
[05/08 17:47:20    163s] **ERROR: density values not provided for any routing layer.
[05/08 17:47:20    163s] Please add Density statements in LEF or Use the setMetalFill command to set density parameters.
[05/08 17:47:20    163s] ******** End: VERIFY DENSITY ********
[05/08 17:47:20    163s] VMD: elapsed time: 0.00
[05/08 17:47:20    163s]      (CPU Time: 0:00:00.0  MEM: 0.004M)
[05/08 17:47:20    163s] 
[05/08 17:47:20    163s] <CMD> addMetalFill
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option '0'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option '2'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option '0'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option '2'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option '0'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option '2'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option '0'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option '2'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option '0'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option '2'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option '0'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
[05/08 17:47:20    163s] **WARN: (from .metalfill_19418.conf) Unknown option '2'!
[05/08 17:47:20    163s] ************************
[05/08 17:47:20    163s] Timing Aware on 
[05/08 17:47:20    163s] P/G Nets: 2
[05/08 17:47:20    163s] Signal Nets: 1827
[05/08 17:47:20    163s] Clock Nets: 0
[05/08 17:47:20    163s] ************************
[05/08 17:47:20    163s] Density calculation ...... Slot :   1 of   1
[05/08 17:47:20    163s] Density calculation ...... Slot :   1 of   1
[05/08 17:47:20    163s] End of Density Calculation : cpu time : 0:00:00.7, real time : 0:00:00.0, peak mem : 1152.50 megs
[05/08 17:47:20    163s] Process data during iteration   1 in region   0 of 1.
[05/08 17:47:21    164s] End metal filling: cpu:  0:00:01.0,  real:  0:00:01.0,  peak mem:  1175.50  megs.
[05/08 17:47:21    164s] <CMD> verifyMetalDensity -layers { MET1 MET2 MET3 MET4 } -detailed -report ./reports/processador_6_instrucoes_metalFill.rpt
[05/08 17:47:21    164s] 
[05/08 17:47:21    164s] ******** Start: VERIFY DENSITY ********
[05/08 17:47:21    164s] **ERROR: (IMPVMD-3):	MET1 is not a valid layer name
[05/08 17:47:21    164s] **ERROR: (IMPVMD-3):	MET2 is not a valid layer name
[05/08 17:47:21    164s] **ERROR: (IMPVMD-3):	MET3 is not a valid layer name
[05/08 17:47:21    164s] **ERROR: (IMPVMD-3):	MET4 is not a valid layer name
[05/08 17:47:21    164s] **ERROR: density values not provided for any routing layer.
[05/08 17:47:21    164s] Please add Density statements in LEF or Use the setMetalFill command to set density parameters.
[05/08 17:47:21    164s] ******** End: VERIFY DENSITY ********
[05/08 17:47:21    164s] VMD: elapsed time: 0.00
[05/08 17:47:21    164s]      (CPU Time: 0:00:00.0  MEM: 0.004M)
[05/08 17:47:21    164s] 
[05/08 17:47:21    164s] <CMD> trimMetalFill
[05/08 17:47:21    164s]  *** START TRIM METALFILL *** (CPU Time: 0:00:00.0 MEM: 1175.500M)
[05/08 17:47:21    164s] trimMetalFill...............SubArea: 1 of 9
[05/08 17:47:21    164s]  Number of metal fills with spacing or/and short violations:0
[05/08 17:47:21    164s]  Total number of deleted metal fills: 0
[05/08 17:47:21    164s]  Total number of added metal fills:   0
[05/08 17:47:21    164s]  (CPU Time: 0:00:00.3  MEM: 1175.500M)
[05/08 17:47:21    164s]  *** END OF TRIM METALFILL ***
[05/08 17:47:21    164s] <CMD> saveDesign ./metalfill/processador_6_instrucoes.enc
[05/08 17:47:21    164s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:47:21    164s] The in-memory database contained RC information but was not saved. To save 
[05/08 17:47:21    164s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/08 17:47:21    164s] so it should only be saved when it is really desired.
[05/08 17:47:21    164s] #% Begin save design ... (date=05/08 17:47:21, mem=992.0M)
[05/08 17:47:21    164s] % Begin Save netlist data ... (date=05/08 17:47:21, mem=992.2M)
[05/08 17:47:21    164s] Writing Binary DB to ./metalfill/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.v.bin in single-threaded mode...
[05/08 17:47:21    164s] % End Save netlist data ... (date=05/08 17:47:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=992.2M, current mem=992.2M)
[05/08 17:47:21    164s] % Begin Save AAE data ... (date=05/08 17:47:21, mem=992.2M)
[05/08 17:47:21    164s] Saving AAE Data ...
[05/08 17:47:21    164s] % End Save AAE data ... (date=05/08 17:47:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=992.2M, current mem=992.2M)
[05/08 17:47:21    164s] % Begin Save clock tree data ... (date=05/08 17:47:21, mem=992.2M)
[05/08 17:47:21    164s] % End Save clock tree data ... (date=05/08 17:47:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=992.2M, current mem=992.2M)
[05/08 17:47:21    164s] Saving preference file ./metalfill/processador_6_instrucoes.enc.dat.tmp/gui.pref.tcl ...
[05/08 17:47:21    164s] Saving mode setting ...
[05/08 17:47:21    164s] Saving global file ...
[05/08 17:47:21    164s] % Begin Save floorplan data ... (date=05/08 17:47:21, mem=992.2M)
[05/08 17:47:21    164s] Saving floorplan file ...
[05/08 17:47:21    164s] % End Save floorplan data ... (date=05/08 17:47:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=992.2M, current mem=992.2M)
[05/08 17:47:21    164s] Saving Drc markers ...
[05/08 17:47:21    164s] ... No Drc file written since there is no markers found.
[05/08 17:47:21    164s] % Begin Save placement data ... (date=05/08 17:47:21, mem=992.2M)
[05/08 17:47:21    164s] ** Saving stdCellPlacement_binary (version# 1) ...
[05/08 17:47:21    164s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1175.5M) ***
[05/08 17:47:21    164s] % End Save placement data ... (date=05/08 17:47:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=992.2M, current mem=992.2M)
[05/08 17:47:21    164s] % Begin Save routing data ... (date=05/08 17:47:21, mem=992.2M)
[05/08 17:47:21    164s] Saving route file ...
[05/08 17:47:21    164s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1175.5M) ***
[05/08 17:47:21    164s] % End Save routing data ... (date=05/08 17:47:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=992.2M, current mem=992.2M)
[05/08 17:47:21    164s] Saving property file ./metalfill/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.prop
[05/08 17:47:21    164s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1175.5M) ***
[05/08 17:47:21    164s] #Saving pin access info...
[05/08 17:47:21    164s] #
[05/08 17:47:21    164s] % Begin Save power constraints data ... (date=05/08 17:47:21, mem=992.2M)
[05/08 17:47:21    164s] % End Save power constraints data ... (date=05/08 17:47:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=992.2M, current mem=992.2M)
[05/08 17:47:22    164s] Generated self-contained design processador_6_instrucoes.enc.dat.tmp
[05/08 17:47:22    164s] #% End save design ... (date=05/08 17:47:22, total cpu=0:00:00.5, real=0:00:01.0, peak res=992.2M, current mem=979.7M)
[05/08 17:47:22    164s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 17:47:29    165s] <CMD> verifyConnectivity -type all -geomConnect -reportfile ./reports/verify/processador_6_instrucoes.conn.rpt
[05/08 17:47:29    165s] **WARN: (IMPTCM-77):	Option "-reportFile" for command verifyConnectivity is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 17:47:29    165s] VERIFY_CONNECTIVITY use new engine.
[05/08 17:47:30    165s] 
[05/08 17:47:30    165s] ******** Start: VERIFY CONNECTIVITY ********
[05/08 17:47:30    165s] Start Time: Sun May  8 17:47:30 2022
[05/08 17:47:30    165s] 
[05/08 17:47:30    165s] Design Name: processador_6_instrucoes
[05/08 17:47:30    165s] Database Units: 2000
[05/08 17:47:30    165s] Design Boundary: (0.0000, 0.0000) (385.2800, 200.4800)
[05/08 17:47:30    165s] Error Limit = 1000; Warning Limit = 50
[05/08 17:47:30    165s] Check all nets
[05/08 17:47:30    165s] 
[05/08 17:47:30    165s] Begin Summary 
[05/08 17:47:30    165s]   Found no problems or warnings.
[05/08 17:47:30    165s] End Summary
[05/08 17:47:30    165s] 
[05/08 17:47:30    165s] End Time: Sun May  8 17:47:30 2022
[05/08 17:47:30    165s] Time Elapsed: 0:00:00.0
[05/08 17:47:30    165s] 
[05/08 17:47:30    165s] ******** End: VERIFY CONNECTIVITY ********
[05/08 17:47:30    165s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/08 17:47:30    165s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[05/08 17:47:30    165s] 
[05/08 17:47:30    165s] <CMD> verifyGeometry -antenna -noSameNet -reportfile ./reports/verify/processador_6_instrucoes.geom.rpt
[05/08 17:47:30    165s]  *** Starting Verify Geometry (MEM: 1165.4) ***
[05/08 17:47:30    165s] 
[05/08 17:47:30    165s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/08 17:47:30    165s]   VERIFY GEOMETRY ...... Starting Verification
[05/08 17:47:30    165s]   VERIFY GEOMETRY ...... Initializing
[05/08 17:47:30    165s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/08 17:47:30    165s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/08 17:47:30    165s]                   ...... bin size: 8320
[05/08 17:47:30    165s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[05/08 17:47:30    166s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[05/08 17:47:31    166s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/08 17:47:31    166s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/08 17:47:31    166s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/08 17:47:31    166s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/08 17:47:31    166s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[05/08 17:47:31    166s] VG: elapsed time: 1.00
[05/08 17:47:31    166s] Begin Summary ...
[05/08 17:47:31    166s]   Cells       : 0
[05/08 17:47:31    166s]   SameNet     : 0
[05/08 17:47:31    166s]   Wiring      : 0
[05/08 17:47:31    166s]   Antenna     : 0
[05/08 17:47:31    166s]   Short       : 0
[05/08 17:47:31    166s]   Overlap     : 0
[05/08 17:47:31    166s] End Summary
[05/08 17:47:31    166s] 
[05/08 17:47:31    166s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/08 17:47:31    166s] 
[05/08 17:47:31    166s] **********End: VERIFY GEOMETRY**********
[05/08 17:47:31    166s]  *** verify geometry (CPU: 0:00:01.0  MEM: 92.3M)
[05/08 17:47:31    166s] 
[05/08 17:47:31    166s] <CMD> verifyProcessAntenna -reportfile ./reports/verify/processador_6_instrucoes.antenna.rpt -leffile ./reports/processador_6_instrucoes.antenna.lef
[05/08 17:47:31    166s] 
[05/08 17:47:31    166s] ******* START VERIFY ANTENNA ********
[05/08 17:47:31    166s] Report File: ./reports/verify/processador_6_instrucoes.antenna.rpt
[05/08 17:47:31    166s] **WARN: (IMPVPA-55):	Option -leffile for command verifyProcessAntenna is obsolete. Use 'lefOut -5.5 | -5.6 fileName' instead. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -leffile from your script.
[05/08 17:47:31    166s] Type 'man IMPVPA-55' for more detail.
[05/08 17:47:31    166s] LEF Macro File: ./reports/processador_6_instrucoes.antenna.lef
[05/08 17:47:31    167s] Verification Complete: 0 Violations
[05/08 17:47:31    167s] ******* DONE VERIFY ANTENNA ********
[05/08 17:47:31    167s] (CPU Time: 0:00:00.2  MEM: 0.000M)
[05/08 17:47:31    167s] 
[05/08 17:47:31    167s] <CMD> checkDesign -all -noHtml -outfile ./reports/verify/processador_6_instrucoes_checkDesign_verify.rpt
[05/08 17:47:31    167s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[05/08 17:47:31    167s] Core basic site is core7T
[05/08 17:47:31    167s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 17:47:31    167s] Initialize ViaPillar Halo for 3483 instances.
[05/08 17:47:31    167s] Begin checking placement ... (start mem=1257.7M, init mem=1257.7M)
[05/08 17:47:31    167s] *info: Recommended don't use cell = 0           
[05/08 17:47:31    167s] *info: Placed = 3483          
[05/08 17:47:31    167s] *info: Unplaced = 0           
[05/08 17:47:31    167s] Placement Density:102.19%(65838/64425)
[05/08 17:47:31    167s] Placement Density (including fixed std cells):102.19%(65838/64425)
[05/08 17:47:31    167s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1257.7M)
[05/08 17:47:31    167s] ############################################################################
[05/08 17:47:31    167s] # Innovus Netlist Design Rule Check
[05/08 17:47:31    167s] # Sun May  8 17:47:31 2022

[05/08 17:47:31    167s] ############################################################################
[05/08 17:47:31    167s] Design: processador_6_instrucoes
[05/08 17:47:31    167s] 
[05/08 17:47:31    167s] ------ Design Summary:
[05/08 17:47:31    167s] Total Standard Cell Number   (cells) : 3483
[05/08 17:47:31    167s] Total Block Cell Number      (cells) : 0
[05/08 17:47:31    167s] Total I/O Pad Cell Number    (cells) : 0
[05/08 17:47:31    167s] Total Standard Cell Area     ( um^2) : 65838.44
[05/08 17:47:31    167s] Total Block Cell Area        ( um^2) : 0.00
[05/08 17:47:31    167s] Total I/O Pad Cell Area      ( um^2) : 0.00
[05/08 17:47:31    167s] 
[05/08 17:47:31    167s] ------ Design Statistics:
[05/08 17:47:31    167s] 
[05/08 17:47:31    167s] Number of Instances            : 3483
[05/08 17:47:31    167s] Number of Non-uniquified Insts : 3473
[05/08 17:47:31    167s] Number of Nets                 : 1830
[05/08 17:47:31    167s] Average number of Pins per Net : 4.46
[05/08 17:47:31    167s] Maximum number of Pins in Net  : 693
[05/08 17:47:31    167s] 
[05/08 17:47:31    167s] ------ I/O Port summary
[05/08 17:47:31    167s] 
[05/08 17:47:31    167s] Number of Primary I/O Ports    : 35
[05/08 17:47:31    167s] Number of Input Ports          : 18
[05/08 17:47:31    167s] Number of Output Ports         : 17
[05/08 17:47:31    167s] Number of Bidirectional Ports  : 0
[05/08 17:47:31    167s] Number of Power/Ground Ports   : 0
[05/08 17:47:31    167s] Number of Floating Ports                     *: 0
[05/08 17:47:31    167s] Number of Ports Connected to Multiple Pads   *: 0
[05/08 17:47:31    167s] Number of Ports Connected to Core Instances   : 35
[05/08 17:47:31    167s] **WARN: (IMPREPO-202):	There are 35 Ports connected to core instances.
[05/08 17:47:31    167s] 
[05/08 17:47:31    167s] ------ Design Rule Checking:
[05/08 17:47:31    167s] 
[05/08 17:47:31    167s] Number of Output Pins connect to Power/Ground *: 0
[05/08 17:47:31    167s] Number of Insts with Input Pins tied together ?: 74
[05/08 17:47:31    167s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[05/08 17:47:31    167s] Number of Input/InOut Floating Pins            : 0
[05/08 17:47:31    167s] Number of Output Floating Pins                 : 0
[05/08 17:47:31    167s] Number of Output Term Marked TieHi/Lo         *: 0
[05/08 17:47:31    167s] 
[05/08 17:47:31    167s] **WARN: (IMPREPO-216):	There are 74 Instances with input pins tied together.
[05/08 17:47:31    167s] Number of nets with tri-state drivers          : 0
[05/08 17:47:31    167s] Number of nets with parallel drivers           : 0
[05/08 17:47:31    167s] Number of nets with multiple drivers           : 0
[05/08 17:47:31    167s] Number of nets with no driver (No FanIn)       : 0
[05/08 17:47:31    167s] Number of Output Floating nets (No FanOut)     : 1
[05/08 17:47:31    167s] Number of High Fanout nets (>50)               : 1
[05/08 17:47:31    167s] **WARN: (IMPREPO-227):	There are 1 High Fanout nets (>50).
[05/08 17:47:31    167s] **WARN: (IMPREPO-213):	There are 35 I/O Pins connected to Non-IO Insts.
[05/08 17:47:31    167s] Checking for any assigns in the netlist...
[05/08 17:47:31    167s]   No assigns found.
[05/08 17:47:31    167s] Checking routing tracks.....
[05/08 17:47:31    167s] Checking other grids.....
[05/08 17:47:31    167s] Checking routing blockage.....
[05/08 17:47:31    167s] Checking components.....
[05/08 17:47:31    167s] Checking IO Pins.....
[05/08 17:47:31    167s] Unplaced Io Pins = 35 
[05/08 17:47:31    167s] Checking constraints (guide/region/fence).....
[05/08 17:47:31    167s] Checking groups.....
[05/08 17:47:31    167s] 
[05/08 17:47:31    167s] Checking Ptn Pins .....
[05/08 17:47:31    167s] Checking Ptn Core Box.....
[05/08 17:47:31    167s] 
[05/08 17:47:31    167s] Checking Preroutes.....
[05/08 17:47:31    167s] No. of regular pre-routes not on tracks : 0 
[05/08 17:47:31    167s]  Design check done.
[05/08 17:47:31    167s] 
[05/08 17:47:31    167s] 
[05/08 17:47:31    167s] ---
[05/08 17:47:31    167s] --- Please refer to file ./reports/verify/processador_6_instrucoes_checkDesign_verify.rpt for detailed report.
[05/08 17:47:31    167s] ---
[05/08 17:47:31    167s] 
[05/08 17:47:31    167s] *** Summary of all messages that are not suppressed in this session:
[05/08 17:47:31    167s] Severity  ID               Count  Summary                                  
[05/08 17:47:31    167s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[05/08 17:47:31    167s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[05/08 17:47:31    167s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[05/08 17:47:31    167s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[05/08 17:47:31    167s] *** Message Summary: 4 warning(s), 0 error(s)
[05/08 17:47:31    167s] 
[05/08 17:47:31    167s] <CMD> summaryReport -outdir ./reports/summaryReport
[05/08 17:47:31    167s] Start to collect the design information.
[05/08 17:47:31    167s] Build netlist information for Cell processador_6_instrucoes.
[05/08 17:47:31    167s] Finished collecting the design information.
[05/08 17:47:31    167s] Generating standard cells used in the design report.
[05/08 17:47:31    167s] Analyze library ... 
[05/08 17:47:31    167s] ** NOTE: Created directory path 'processador_6_instrucoes_via_layer_VIA56.htm./reports/summaryReport' for file 'processador_6_instrucoes_via_layer_VIA56.htm./reports/summaryReport/processador_6_instrucoes_via_layer_VIA45.htm'.
[05/08 17:47:31    167s] ** NOTE: Created directory path 'processador_6_instrucoes_via_layer_VIA45.htm./reports/summaryReport' for file 'processador_6_instrucoes_via_layer_VIA45.htm./reports/summaryReport/processador_6_instrucoes_via_layer_VIA34.htm'.
[05/08 17:47:31    167s] ** NOTE: Created directory path 'processador_6_instrucoes_via_layer_VIA34.htm./reports/summaryReport' for file 'processador_6_instrucoes_via_layer_VIA34.htm./reports/summaryReport/processador_6_instrucoes_via_layer_VIA23.htm'.
[05/08 17:47:31    167s] ** NOTE: Created directory path 'processador_6_instrucoes_via_layer_VIA23.htm./reports/summaryReport' for file 'processador_6_instrucoes_via_layer_VIA23.htm./reports/summaryReport/processador_6_instrucoes_via_layer_VIA12.htm'.
[05/08 17:47:31    167s] ** NOTE: Created directory path 'processador_6_instrucoes_via_layer_VIA12.htm./reports/summaryReport' for file 'processador_6_instrucoes_via_layer_VIA12.htm./reports/summaryReport/processador_6_instrucoes_via_layer_CONT.htm'.
[05/08 17:47:31    167s] Analyze netlist ... 
[05/08 17:47:31    167s] Generating HFO information report.
[05/08 17:47:31    167s] Generate no-driven nets information report.
[05/08 17:47:31    167s] Analyze timing ... 
[05/08 17:47:31    167s] Analyze floorplan/placement ... 
[05/08 17:47:31    167s] Analysis Routing ...
[05/08 17:47:31    167s] Report saved in file ./reports/summaryReport/processador_6_instrucoes.main.htm.ascii.
[05/08 17:47:39    168s] <CMD> genPinText ./deliverables/processador_6_instrucoes.pins -cells *
[05/08 17:47:39    168s] Output for physical terminals
[05/08 17:47:39    168s] Output for logical terminals
[05/08 17:47:39    168s] Output for cells
[05/08 17:47:39    168s] <CMD> saveNetlist ./deliverables/processador_6_instrucoes.v
[05/08 17:47:39    168s] Writing Netlist "./deliverables/processador_6_instrucoes.v" ...
[05/08 17:47:39    168s] <CMD> saveNetlist -flat ./deliverables/processador_6_instrucoes_flat.v
[05/08 17:47:39    168s] Writing Netlist "./deliverables/processador_6_instrucoes_flat.v" ...
[05/08 17:47:39    168s] <CMD> setExtractRCMode -useShieldingInDetailMode false -turboReduce false -coupled true -assumeMetFill 0
[05/08 17:47:39    168s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/08 17:47:39    168s] Type 'man IMPEXT-3493' for more detail.
[05/08 17:47:39    168s] **WARN: (IMPEXT-3410):	Option, -assumeMetalFill is recommended only in the preRoute extraction mode. It will use the basic cap table instead of extended cap table in postRoute mode.
[05/08 17:47:39    168s] <CMD> extractRC
[05/08 17:47:39    168s] Extraction called for design 'processador_6_instrucoes' of instances=3483 and nets=1830 using extraction engine 'postRoute' at effort level 'low' .
[05/08 17:47:39    168s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 17:47:39    168s] Type 'man IMPEXT-3530' for more detail.
[05/08 17:47:39    168s] PostRoute (effortLevel low) RC Extraction called for design processador_6_instrucoes.
[05/08 17:47:39    168s] RC Extraction called in multi-corner(1) mode.
[05/08 17:47:39    168s] Process corner(s) are loaded.
[05/08 17:47:39    168s]  Corner: typical_rc
[05/08 17:47:39    168s] extractDetailRC Option : -outfile /tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
[05/08 17:47:39    168s] Assumed metal fill uses the following parameters:
[05/08 17:47:39    168s]               Active Spacing      Min. Width
[05/08 17:47:39    168s]                 [microns]         [microns]
[05/08 17:47:39    168s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
[05/08 17:47:39    168s]   Layer M1        0.600             0.400 
[05/08 17:47:39    168s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
[05/08 17:47:39    168s]   Layer M2        0.600             0.400 
[05/08 17:47:39    168s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
[05/08 17:47:39    168s]   Layer M3        0.600             0.400 
[05/08 17:47:39    168s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M4 is not specified. The tool will use  0.600 microns.
[05/08 17:47:39    168s]   Layer M4        0.600             0.400 
[05/08 17:47:39    168s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M5 is not specified. The tool will use  0.600 microns.
[05/08 17:47:39    168s]   Layer M5        0.600             0.400 
[05/08 17:47:39    168s] **WARN: (IMPEXT-3087):	Fill active spacing for layer M6 is not specified. The tool will use  0.600 microns.
[05/08 17:47:39    168s]   Layer M6        0.600             0.400 
[05/08 17:47:39    168s] RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
[05/08 17:47:39    168s]       RC Corner Indexes            0   
[05/08 17:47:39    168s] Capacitance Scaling Factor   : 1.00000 
[05/08 17:47:39    168s] Coupling Cap. Scaling Factor : 1.00000 
[05/08 17:47:39    168s] Resistance Scaling Factor    : 1.00000 
[05/08 17:47:39    168s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 17:47:39    168s] Clock Res. Scaling Factor    : 1.00000 
[05/08 17:47:39    168s] Shrink Factor                : 1.00000
[05/08 17:47:39    168s] RC extraction is honoring NDR for assume metal fill.
[05/08 17:47:39    168s] Initializing multi-corner capacitance tables ... 
[05/08 17:47:39    168s] Initializing multi-corner resistance tables ...
[05/08 17:47:39    168s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1198.6M)
[05/08 17:47:39    168s] Creating parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d' for storing RC.
[05/08 17:47:39    168s] Extracted 10.0069% (CPU Time= 0:00:00.1  MEM= 1275.7M)
[05/08 17:47:39    168s] Extracted 20.0052% (CPU Time= 0:00:00.1  MEM= 1275.7M)
[05/08 17:47:39    168s] Extracted 30.0077% (CPU Time= 0:00:00.1  MEM= 1275.7M)
[05/08 17:47:39    168s] Extracted 40.006% (CPU Time= 0:00:00.1  MEM= 1275.7M)
[05/08 17:47:39    168s] Extracted 50.0086% (CPU Time= 0:00:00.1  MEM= 1275.7M)
[05/08 17:47:39    168s] Extracted 60.0069% (CPU Time= 0:00:00.2  MEM= 1275.7M)
[05/08 17:47:39    168s] Extracted 70.0052% (CPU Time= 0:00:00.2  MEM= 1275.7M)
[05/08 17:47:39    168s] Extracted 80.0077% (CPU Time= 0:00:00.2  MEM= 1275.7M)
[05/08 17:47:39    168s] Extracted 90.006% (CPU Time= 0:00:00.2  MEM= 1275.7M)
[05/08 17:47:39    168s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1275.7M)
[05/08 17:47:39    168s] Number of Extracted Resistors     : 42488
[05/08 17:47:39    168s] Number of Extracted Ground Cap.   : 42528
[05/08 17:47:39    168s] Number of Extracted Coupling Cap. : 86160
[05/08 17:47:39    168s] Opening parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d' for reading.
[05/08 17:47:39    168s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/08 17:47:39    168s]  Corner: typical_rc
[05/08 17:47:39    168s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1243.6M)
[05/08 17:47:39    168s] Creating parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb_Filter.rcdb.d' for storing RC.
[05/08 17:47:40    168s] Closing parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d'. 1827 times net's RC data read were performed.
[05/08 17:47:40    168s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1243.637M)
[05/08 17:47:40    168s] Opening parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d' for reading.
[05/08 17:47:40    168s] processing rcdb (/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d) for hinst (top) of cell (processador_6_instrucoes);
[05/08 17:47:40    168s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1243.637M)
[05/08 17:47:40    168s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1243.637M)
[05/08 17:47:40    168s] <CMD> write_sdf ${DELIVERABLES}/${DELIVERABLE_NAME}.sdf
[05/08 17:47:40    168s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[05/08 17:47:40    168s] #################################################################################
[05/08 17:47:40    168s] # Design Stage: PostRoute
[05/08 17:47:40    168s] # Design Name: processador_6_instrucoes
[05/08 17:47:40    168s] # Design Mode: 90nm
[05/08 17:47:40    168s] # Analysis Mode: MMMC Non-OCV 
[05/08 17:47:40    168s] # Parasitics Mode: SPEF/RCDB
[05/08 17:47:40    168s] # Signoff Settings: SI Off 
[05/08 17:47:40    168s] #################################################################################
[05/08 17:47:40    168s] Topological Sorting (REAL = 0:00:00.0, MEM = 1227.5M, InitMEM = 1227.5M)
[05/08 17:47:40    168s] Initializing multi-corner capacitance tables ... 
[05/08 17:47:40    168s] Initializing multi-corner resistance tables ...
[05/08 17:47:40    168s] End AAE Lib Interpolated Model. (MEM=1235.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 17:47:40    168s] Opening parasitic data file '/tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d' for reading.
[05/08 17:47:40    168s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1235.6M)
[05/08 17:47:40    168s] AAE_INFO: 1 threads acquired from CTE.
[05/08 17:47:40    169s] Total number of fetched objects 1827
[05/08 17:47:41    169s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[05/08 17:47:41    169s] End delay calculation. (MEM=1262.8 CPU=0:00:00.6 REAL=0:00:01.0)
[05/08 17:47:41    169s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1262.8M) ***
[05/08 17:47:41    169s] <CMD> set dbgLefDefOutVersion 5.5
[05/08 17:47:41    169s] <CMD> defOut -placement -routing -floorplan -netlist ./deliverables/processador_6_instrucoes.def
[05/08 17:47:41    169s] Writing DEF file './deliverables/processador_6_instrucoes.def', current time is Sun May  8 17:47:41 2022 ...
[05/08 17:47:41    169s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/08 17:47:41    169s] **WARN: (IMPDF-1018):	The routing has wire-patches (that require DEF 5.8 NETS RECT statements) in the signal routing that cannot be represented in DEF 5.5. They will be lost and the routing data will be incomplete with missing shapes, because there is no DEF 5.5 syntax that can correctly represent them. You should use DEF 5.8 to represent this routing data correctly by using "set dbgLefDefOutVersion 5.8".
[05/08 17:47:41    169s] Type 'man IMPDF-1018' for more detail.
[05/08 17:47:41    169s] **WARN: (IMPDF-1008):	The routing has wire-patches (that requires DEF 5.8 NETS RECT statements) in the signal routing that cannot be represented correctly in DEF 5.6 or 5.7. They will be converted to SPECIALNETS routing RECT shapes instead. This output is suitable for RC extraction tools, but this DEF should not be read back into Innovus as the routing data will not be correct. You should use DEF 5.8 to represent this routing data correctly by using "set dbgLefDefOutVersion 5.8".
[05/08 17:47:41    169s] Type 'man IMPDF-1008' for more detail.
[05/08 17:47:41    169s] DEF file './deliverables/processador_6_instrucoes.def' is written, current time is Sun May  8 17:47:41 2022 ...
