{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4246, "design__instance__area": 74678.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 74, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.05959189683198929, "power__switching__total": 0.022153664380311966, "power__leakage__total": 1.0999954156432068e-06, "power__total": 0.0817466676235199, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5381385489540089, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5561117279633768, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5824773050978446, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.3407334510983935, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.582477, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.012294, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 74, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7650390537613302, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8004190869991881, "timing__hold__ws__corner:nom_ss_125C_4v50": -0.01231215164669949, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.7992871035712654, "timing__hold__tns__corner:nom_ss_125C_4v50": -0.01231215164669949, "timing__setup__tns__corner:nom_ss_125C_4v50": -58.31466674601061, "timing__hold__wns__corner:nom_ss_125C_4v50": -0.01231215164669949, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.7992871035712654, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.314686, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 65, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.799287, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 54, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 74, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.43734331283232447, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4472055907724477, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26393943333549086, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.177045494387323, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.263939, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.556808, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 2, "design__max_fanout_violation__count": 74, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.4348393712629198, "clock__skew__worst_setup": 0.4440807569589614, "timing__hold__ws": -0.06068123952851491, "timing__setup__ws": -2.9435610337908598, "timing__hold__tns": -0.06068123952851491, "timing__setup__tns": -68.63262508133772, "timing__hold__wns": -0.06068123952851491, "timing__setup__wns": -2.9435610337908598, "timing__hold_vio__count": 2, "timing__hold_r2r__ws": 0.262407, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 197, "timing__setup_r2r__ws": -2.943561, "timing__setup_r2r_vio__count": 164, "design__die__bbox": "0.0 0.0 412.645 430.565", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177670, "design__core__area": 157861, "design__instance__count__stdcell": 4246, "design__instance__area__stdcell": 74678.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.473064, "design__instance__utilization__stdcell": 0.473064, "design__rows": 101, "design__rows:GF018hv5v_mcu_sc7": 101, "design__sites": 71912, "design__sites:GF018hv5v_mcu_sc7": 71912, "design__instance__count__class:tie_cell": 4, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 531, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 1029, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10981463, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 75761.5, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 183, "design__instance__count__class:clock_buffer": 129, "design__instance__count__class:clock_inverter": 52, "design__instance__count__setup_buffer": 51, "design__instance__count__hold_buffer": 7, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 781, "antenna_diodes_count": 0, "route__net": 2175, "route__net__special": 2, "route__drc_errors__iter:1": 299, "route__wirelength__iter:1": 85778, "route__drc_errors__iter:2": 45, "route__wirelength__iter:2": 84786, "route__drc_errors__iter:3": 24, "route__wirelength__iter:3": 84683, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 84662, "route__drc_errors": 0, "route__wirelength": 84662, "route__vias": 14569, "route__vias__singlecut": 14569, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 654.27, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 86, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 86, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 86, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 74, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5345908311784829, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5514379109421252, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5801110866985397, "timing__setup__ws__corner:min_tt_025C_5v00": 2.4252631700487575, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.580111, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.08181, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 86, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 74, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7590583931808323, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7920210267365027, "timing__hold__ws__corner:min_ss_125C_4v50": 0.02915312518353375, "timing__setup__ws__corner:min_ss_125C_4v50": -2.6798475308472702, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -50.323746594252, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.6798475308472702, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.310724, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 63, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.679847, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 52, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 86, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 74, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4348393712629198, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4440807569589614, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26240743654048276, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.201791922216884, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.262407, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.602632, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 86, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 74, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5424769675900355, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5616793855670337, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5853786510101531, "timing__setup__ws__corner:max_tt_025C_5v00": 2.23785618592417, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.585379, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.92893, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 86, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 74, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7722873670271968, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8103803413247559, "timing__hold__ws__corner:max_ss_125C_4v50": -0.06068123952851491, "timing__setup__ws__corner:max_ss_125C_4v50": -2.9435610337908598, "timing__hold__tns__corner:max_ss_125C_4v50": -0.06068123952851491, "timing__setup__tns__corner:max_ss_125C_4v50": -68.63262508133772, "timing__hold__wns__corner:max_ss_125C_4v50": -0.06068123952851491, "timing__setup__wns__corner:max_ss_125C_4v50": -2.9435610337908598, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.319553, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 69, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.943561, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 58, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 86, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 74, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.44038704485156815, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.45078533848314, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2658150441663385, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.146999305777523, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.265815, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.500923, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 86, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 86, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99822, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99958, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00178244, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0014397, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000413499, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0014397, "design_powergrid__voltage__worst": 0.0014397, "design_powergrid__voltage__worst__net:VDD": 4.99822, "design_powergrid__drop__worst": 0.00178244, "design_powergrid__drop__worst__net:VDD": 0.00178244, "design_powergrid__voltage__worst__net:VSS": 0.0014397, "design_powergrid__drop__worst__net:VSS": 0.0014397, "ir__voltage__worst": 5, "ir__drop__avg": 0.000419, "ir__drop__worst": 0.00178, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}