## Basic design of RAM created with 1 read port and 1 write port using system verilog 
Waveforms:
!<img width="1327" alt="image" src="https://user-images.githubusercontent.com/36080817/155063911-88440915-1f71-499d-923f-e715774fda81.png">
