.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
001000000000000000000000000000011110001100111100000000
100000000000000000000000000000001000110011000000000000
010000000000000000000110010101001000001100111100000000
100000000000000000000010000000100000110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000001001000001000000000000000001
000000000000000000000000001111001110000110000000000000
110000000000001001100110001101000000000000000000000000
000000000000000001000000000111101011000110000000000000

.logic_tile 2 1
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000000000000000000000011010001100111100000000
100000000000000000000000000000011000110011000000000000
110000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010111101000001100110100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000001101100000000000000000000110
000000000000000000000000000111101111010000100000000000
000000000000000000000010010000000000000000000100000010
000000000000000000000010101111000000000010001010000000
010000000000001000000000000101100000010110100100000000
100000000000000001000000000000100000010110100000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101100110110101000000000110000000000000
100000000000000000000010101101101010000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000001000000000

.logic_tile 4 1
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001111000000000000001000
001000000000001000000000000011100000000000001000000000
100000000000000001000000000000100000000000000000000000
010000000000000000000011100000001000001100111100000000
110000000000000000000000000000001001110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000100000000000110001000000001001100110100000000
000000000000000000000000001111001101110011000000000000
110000000000000001000110000000011110000011110100000000
110000000000000000100000000000010000000011110000000000

.logic_tile 5 1
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000111011101111001000000000000
000000000000000000000000000000111111111001000000100000
000000100000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000011010000001111001111000010100110
000000000000000000000110000011100000000000000100000000
000000000000000000000000000000100000000001000010000000

.logic_tile 6 1
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
001000000000000001100000000000011100001100111100000000
100000000000000000000000000000011000110011000000000000
010000000000000000000110100111001000001100111100000000
110000000000000000000100000000100000110011000000000000
000000000000000011100000000111001000001100111100000000
000000000000000000100000000000100000110011000000000000
000000000000000000000000001000001000001100110100000000
000000000000000000000000000011000000110011000000000000
000000000000001000000000010011101110000001000000000000
000000000000000001000010000000011111000001000000000000
000000000000000000000110010000000001001111000100000000
000000000000000000000010000000001101001111000000000000
010000000000000000000000000011100001010000100000000000
110000000000000000000000000001101000000000000000000000

.logic_tile 7 1
000000000000000101000000001000000001100000010000000001
000000000000000000100000001011001011010000100010000001
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000011100010100000010000000
010000000000000000000000001011010000101000000010100000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000010100000001000000011110011011110100101100100000010
000001000000000111000111100000001000100101100000000000
000000000000000000000000000000011101111100110011000010
000000000000000000000000000000011101111100110000000000
110000000000000001100000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000

.ramb_tile 8 1
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000011000000000000000000100000000
000000000000000000000011011101000000000010000000000000
001000000000001000000000000000000001000000100100000000
100000000000001111000000000000001011000000000000000001
010000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000010001100110010000000000000000000000000000
000001001110100000000010000000000000000000000000000000
000000001000001000000000000000000001000000100100000000
000000000000000001000000000000001010000000000000000100
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000001
000000000000000001100000000000000000000000100100000000
000000001110000000000000000000001100000000000000000001
010010100000010000000000000101000000000000000100000000
010001000000100000000000000000000000000001000000000000

.logic_tile 10 1
000000000000000000000110000000000001000000001000000000
000000000000000000000011110000001111000000000000001000
001000000001000000000000000101100000000000001000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000001000001100111100000000
010000000000000000000000000000001101110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000010000000
000000000000000000000000010000001001001100110100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000000111111010001100110100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000011110000011110100000000
000000001100000000000000000000010000000011110000000000

.logic_tile 11 1
000000000000000000000000001101011001010010000000000000
000000000000000000000000000001101011001011000000000000
001000000000001101100110100011101011100101100100000000
100000000000000101000000000000101010100101100001000000
110000000000000001100110011000001100100101100100000000
110000000000000000000010100111011101011010010000000001
000000000000001101100110101101000000110000110100000100
000000000000000001000000000111101111001111000000100000
000000000000001000000111011000001100111000010000000000
000000000000001011000110000111011101110100100000000000
000000000000001000000110001101011100101001010000000000
000000000000000111000010110101010000111100000000000000
000000000000000011100010011101011001000000100000000000
000000000000000000000011000101111000000000000000000000
110000000000001101000000000011001111100101100100000001
010000000000000011100000000000001101100101100000000100

.logic_tile 12 1
000000000000000000000000001001111000101001010000000000
000000000000000000000000000101100000111100000000000000
001000000000000101100110001111111100101001000000000000
100000000000001111000000000011111010010110100001100010
010000000110001000000011100000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000011100000011000011101000000010000000010
000000000000000000100010101101011101000000100001000000
000000000000000000000000010111101111100101100100000000
000000000000000000000011110000101100100101100001000000
000000000000001001100110101000001100111101010010000100
000000000000000001000011111011010000111110100000000001
000000000000001000000110000011100000111001110010000000
000000000000000001000000001111101101010110100000000000
010000000000000000000110101000011011100101100100000000
010000000000000000000010001001001000011010010001000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000001100000010110100000000000
010000000000000000000000000000100000010110100010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000

.logic_tile 14 1
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001110000000000000001000
001000000000001000000000000000011110001100111100000000
100000000000000011000000000000001100110011000000000000
010000000000000000000110000000001000001100111100000000
010000000010000000000000000000001101110011000000000000
000000100001011000000000000101001000001100111100000000
000000000000100001000000000000100000110011000000000000
000000000000000001100000010101101000001100110100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000111100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000000000000000000010000101101100000100000000000000
000000001110000000000100001011001011000000000000000000
010000000000000001100000000111011111000000000000000000
010000000000000000000000000011101010000000010000000000

.logic_tile 15 1
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000010000101
000000000000000000000000000000001101001111000000000001
000000000000000000000011110000001000000100000000000000
000000000000000000000011010000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000100

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000110010101000000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000001000000000000000000001000000001000000000
100000000000000001000000000000001101000000000000000000
010000000000000000000011110000001000001100111100000000
110000000000000000000111110000001001110011000000000000
000000000000000011000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110001001101000010010100000000000
000000000000000000000000001011011011000001100000000000
000000000110000000000000001101011100000000000000000000
000000001110000000000000000001111001000010000000000000
010000000000000000000000000000000001001100110100000000
110000000000000000000000001101001101110011000000000000

.logic_tile 18 1
000001000000000000000110100111011010111100000000000000
000010100000000000000010011011100000111101010000000001
001000000001010101100000010000000000000000000000000000
100000000000100000000010100000000000000000000000000000
010000000000000000000000010000000000000000100100000000
010000000000000000000010000000001111000000000000000000
000010000000001000000000000000000000010110100011100110
000001000000000001000000001101000000101001010000000101
000000000000000000010000011001001010000000000000000000
000000000000000000000010001001110000010100000010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110011001101000101001000000000100
000000000000000000000011011111011101010110100010000101
000000000000000000000110000000000000111001110000000010
000000000000000000000000001101001111110110110010000001

.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010111100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000001001111000100000000
000000000000000000000000000000001100001111000001000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 20 1
100000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
001000000000000000000110010111100001000000001000000000
100000000000000000000010000000101001000000000000000000
010000000000000000000110100111001001001100111100000000
110000000000000000000100000000101111110011000000000000
000000000000001001100000000111001001001100111100000000
000000000000000001000000000000101101110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001111110011001000000000
000000000000000000000111101101101000001100110100000000
000000000000001001000100001011000000110011001000000000
000000000000000000000110010000011110000100000100000000
000000000000000000000010000000000000000000000000000000
110000000000001000000111101000011001001100110100000000
010000000000000101000100001001011101110011000000000000

.logic_tile 21 1
000000000100100000000110100000000001001111000000000000
000000000000010000000011100000001011001111000000000000
001000000000010000000000000000000000010110100000000000
100000000000100000000010111101000000101001010000000000
010000000000000111000000010000001110010111110000000000
010000000000000000100010100101010000101011110000000100
000000000000000111000110110011100000000110000100000000
000001000010000000000010100000001101000110001001100000
000000000000000000000110000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000100000000000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001011101110011000000001000000
000000000000000000000010011001111010101000000000000000
010000000000000000000000000000000000010110100000000000
110000000000000000000000001001000000101001010000000000

.logic_tile 22 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
001000000000000000000000000011100000000000001000000000
100000000000000000000000000000100000000000000000000000
110000000000000000000000000111001000001100111100000000
110000000000000000000000000000100000110011000000000000
000000000000000001100000000000001000001100110100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110001011001111111111100000000000
000000000000000000000000000101111101111011110000000000
000000000000001000000000010000011010000011110100000000
000000000000000101000010000000000000000011110000000000
000000000000000000000110111000000001001100110100000000
000000000000000000000010000101001101110011000000000000
110000000000000000000000000011111010001000000000000000
010000000000000000000000001011101111000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000001000000000010110100000000000
100000000000000101000000001111000000101001010000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000000000000000110101000000000000000000000000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100001001001000010000000
000000000000000000000000000000101000001001000000000000
110000000000100111100000000000000000000000000000000000
110000000001010000100010110000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000111100000010110100100000000
000000000000000000000010000000000000010110100010000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000001110000100000100000000
000000000000000111000000000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000110000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000000010111011000001100111100000000
100000000000000000000010000000010000110011000000000000
110000000000000000000000000000001000001100111100000000
100000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010000001001001100110100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000011110000011110100000000
000000000000000000000000000000010000000011110000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000011000001100110100000000
000000000000000000000011110000011100001100110000000000
001000000000001001100111001111001101110001100100000000
100000000000000001100100001001001100001101100000000000
010000000000000000000010010011111000101000010000000000
110000000000000000000110000011011110110000010000000000
000000000000000001100110001111000000110000110100000000
000000000000000000000100000001101100001111000000000000
000000000000001101100110101000001111100101100110000000
000000000000000001000000000011011000011010010000000000
000000000000001101100110111101100000110000110100000000
000000000000000101000010001111001011001111000000000000
000000000000000001100110011011000000110000110100000000
000000000000000000000010101011101001001111000000000010
110000000000000000000110010101111111100101100100000000
000000000000000000000010100000111101100101100000000010

.logic_tile 3 2
000000000000000000000110000001011011111000010000000000
000000000000000000000000000000111110111000010000000100
001000000000001101000110101101100000101001010000000000
100000000000000101000000001111001011110000110000000000
010000000000000000000110111000000000000000000100000000
100000000000000000000010101101000000000010001000000000
000000000000000101100010111001100000101001010000000000
000000000000000000000010100111001111110000110000000000
000000000000000001100000001001100001101001010000000000
000001000000000000000000001111101011110000110000000000
000000000000000001100000000000001110000100000100000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000010000011100000100000100000000
000000000000000000000010000000000000000000001000000000
110000000000001101100110010101000001101001010000000000
000000000000000001000010000011101000110000110000000000

.logic_tile 4 2
000000000100000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000001000000000000111011001100000000000000001
100000000000000001000000000000001010100000000000000110
010000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000001000000000010101000011100000010000000000000
000000000000000101000010100101011001000001000000000000
000000100000000000000000000101101001000010000000000000
000000000000000000000000001001111011000000000000000000
000000000000000000000000010000000000000000000110000000
000000000000000000000010001101000000000010001000000000
000000000000000001000000000000011011100000000000000000
000000000000000000100000001001011011010000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000001100000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000110000001
000000000000000000000000000000010000000000000000000000

.logic_tile 6 2
000001000000000001100111110001101110101001010000000000
000000100000000000000110011011010000111100000000000000
001000000000001001100000010000011010001100110000000000
100000000000000111000010000000011011001100110000000000
010000000000000101100010100111011000100101100100000001
010000000000000000000110110000101101100101100000000000
000000000000000000000010100000001010111100110000000001
000000000000001101000100000000001001111100110001000000
000000000000000000000000011011100001110000110100000000
000000000000000000000010100011001101001111000000000001
000000000000001101000000011011111100101001010000000000
000000001100000001000010100011010000111100000000000000
000000000000000000000000010101100000010110100000000000
000000000000000000000010001101000000000000000000000000
010000000000000000000000000001101010110100010010000100
010000000000000000000000001001101000101000000000000000

.logic_tile 7 2
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001001000000000
001000000000001101000000010000001100000100000100000000
100000000000000001000010000000010000000000000001000000
110001000000001000000000001000000000000000000100000000
110010100000000101000000001001000000000010001000000000
000000000000000101100000000101100000000000000100000000
000000000000000000100000000000000000000001001000000000
000001000000000000000110010111000000000000000100000000
000010000000000000000010000000000000000001001000000000
000000000000000001100000000000000000000000000100000000
000000000000001001000000001011000000000010000000000000
000000000000001001100011000000000001000000100100000000
000000000000000001000000000000001000000000000000000000
110000000000000000000000000111000001101001010000000000
010000000000000000000000000101001000110000110010000000

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 2
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100011101010100101100100000000
100000000000000000000000000000001010100101100000000001
110000000000000001100000001000001010111000010000000000
110000001110000101000000000011001010110100100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100001101001010000000000
000010000000000000000000001011101011110000110000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000111100000001101111100111100000100000000
110000000000000000000000001001110000000011110000100000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000011000000110000000000000000000100100100000
100000000000000001000000000000001011000000000000000000
110000000000000001100000010000000000000000100100000000
110000000000000000000010000000001001000000001000000001
000000000000000001100000000001100000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000111100000000000000110000000
000000000000000000000000000000100000000001001000000000
000000001010000000000000001000000000000000000100000000
000000000000000000000000001001000000000010001000000000
000000000000000000000111100000000001000000100100000000
000000000000000000000100000000001010000000001000000000
110100000000000111000000010101000000000000000100000100
110100000000000000000010000000000000000001000000000000

.logic_tile 11 2
000000000000000001100110100001000000000000000100000000
000000000000000000000000000000000000000001001000000011
001000000000001111100110000111000000000000000100000000
100000000000001001100000000000100000000001001000000011
110000000000001000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000001000000000001000000000000000000110000000
000000001110000001000000001001000000000010001000000001
000000000000001000000000000000011000000100000100000000
000000000000000001000010100000000000000000001000000001
000000000000000000000000000000001100000100000100000000
000000000110001111000000000000000000000000001010000001
000000000000000000000110000101001001111000010000000100
000000000000000000000000000000011000111000010000000001
110000000000000000000000001000000000000000000100000100
010000000000000000000000000101000000000010001000000000

.logic_tile 12 2
000011000000000000000000000000011010000100000100000000
000001000000001111000000000000010000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000100100000000
110000000000000000000100000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000011110000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001010001001000000000111000000000010000000000000

.logic_tile 13 2
000000000000000000000111110111100000000000000100000000
000000000001010000000010100000000000000001000000000000
001000000000000011100110100000000000000000000100000000
100000000000001101100010111001000000000010000000000000
010000000000001101000011100000000000000110000000000000
110000000000000101100010111001001010001001000000000000
000000001000000000000010111001001010010111100000000000
000000000000000000000110100001101110000111010000000000
000000000010000000000000011000000000000000000100000000
000000000000000000000010001011000000000010000000000000
000000000000000001100000000101111001010110100000000000
000000000000000000000011100101111001001111110000000000
000000000000011001100000001101011010001100000000000000
000010100000110001000000001111111101001001000000000000
000000000000001000000110001111011000000011110000000000
000000000000001011000000000011000000010110100000000000

.logic_tile 14 2
000000000000001000000110110101011000000100000000000001
000000000000000111000010000000111011000100000000100110
001000000000001000000010100001000000000000000100000000
100000000000001001000010100000000000000001001000000000
110000000000001000000010101101011010111001010000000000
010000000000000101000010100111001100111000100000000000
000000000000001000000011111111100000101001010000000000
000000000000000101000110100101000000000000000000000000
000000000000000000000010000101101000010110000000000000
000000000000001101000110101111111001001001000001000000
000000000000100000000000000001111010000100000000000101
000000000001000000000000001011111110001110000001000010
000000000000001001100110001000000000000000000100000100
000000000000000001000000001111000000000010000000000100
010000000000000101000110000111000000000000000100000000
010000001110000000100000000000000000000001000000000000

.logic_tile 15 2
000000000000000000000010100011011000111000010000000000
000000000000000000000100000000111100111000010000000000
001010100000000000000110001011100001101001010000000000
100001000000000000000000000111101111110000110000000000
010000000000000000000111000001001110100101100100000000
110000000000000000000100000000111101100101100000000000
000000000000000001100000000101101110111000010000000000
000000001010000000000000000000011100111000010000000000
000000000000001001100110010001001110101001010000000000
000000000000000101000010101011110000111100000000000000
000000000000000000000000010101101110100101100100000100
000000001000000000000010000000011100100101100000000000
000000000000000000000110110111111111100101100100000000
000000000000000000000010000000101101100101100000000000
110000000000001101100000010000001101100101100100000100
110000000010000001100010101011001001011010010000000000

.logic_tile 16 2
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000001001000000
001000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000001110000000000110011000000000000000000100000000
010000000000000000000010000011000000000010001000000000
000001000000000000000000000000011100000100000100000000
000010100000000000000000000000010000000000001000000000
000000000000000000000110000000000001000000100100000000
000000000000000000000110110000001111000000001000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010001011000000000010000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001001000000000
010000000000000000000110000000000000000000000000000000
010000000000000000000100000000000000000000000000000000

.logic_tile 17 2
000001000000000000000110011000001010110100010000000000
000010000000001111000011100001011010111000100000000000
001000000000000111000000000001000000000000000100000000
100000000000001001100000000000000000000001000000000000
010000000000100001100011110000000000000000100100000000
110000000000010000000010000000001100000000000000000000
000000001110000001100000000000000001000000100100000000
000000000000001111000000000000001000000000000010000000
000000000000000011100000000111011010000110000000000000
000000000000000001100010011111001101000101000010000000
000100000000000000000000010000001000000100000100000000
000000000000000000000010000000010000000000000000000000
000000000110001000000111001001000001111001110000000000
000000000000000001000000000001101010100000010000000000
000000000000000000000000001011101100000100000000000000
000000000000000000000000000101111100011100000010000000

.logic_tile 18 2
000000000000000000000000010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000011000000110000000000001000000001000000000
100000000000100001000000000000001100000000000000000000
110000000000000000000110000000001000001100111100000000
010000000000000000010000000000001001110011000000000000
000000001100000111000000000101001000001100111100000000
000000000000000000100000000000100000110011000000000000
000000000000000000000000011000001000001100110100000000
000000000000000000000011100001000000110011000000000000
000000001010000001100000001000000001001100110100000000
000000000000000000000000001001001100110011000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000001000000000010110100100000000
110100000000000000000000001001000000101001010000000000

.logic_tile 19 2
000000000000000000000000010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000000000110000000011010001100111100000000
100000000000000000000000000000011100110011000000000000
010000000000000000000010000000001000001100111100000000
110000000000000000000100000000001001110011000000000000
000000000000001111000110000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000001100000000101101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000110000101101100000000000000000000
000000000000000000000000001111001001000001000000000000
010000000000000000000000000000000001001111000100000000
110000000000000000000000000000001001001111000000000000

.logic_tile 20 2
000000000000100000000011101000001010111101010000000000
000000000001010000000011111001000000111110100000000001
001000000000000000000000010000011000000011110000000000
100000000000000101000011110000000000000011110000000000
010000000000001000000000000001011110101011110000000000
010000000000001101000000000000100000101011110000000000
000000000000000101000111100000011010000011110000000000
000000000000000000000011110000000000000011110000000000
000001000000000000000000001000001011001101000000000000
000010000000000000000000001101001001001110000000100000
000000000000000000000000000101100000101001010010000000
000000000000000000000000000111100000111111110001000000
000000000000001000000111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000001110000111100000001111011110100010010100000000
000000000000001101100000001101101010100001010010000000

.logic_tile 21 2
000000000000000101100000010101100000000000001000000000
000000000000000101000010100000000000000000000000001000
001000000000000000000000000001000000000000001000000000
100000000000000000000000000000000000000000000000000000
010000000000001101000110100000000000000000001000000000
010000000000001111000000000000001010000000000000000000
000000000010000000000010100101100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000001000000000000000001000000000000001000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000010000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000100111100110
000000000000000000000000000000001010000000000001000110

.logic_tile 22 2
000000000000000000000000000000000001000000001000000000
000000000010000000000010110000001110000000000000001000
001000000000000001100010100001000000000000001000000000
100000000000000000000100000000100000000000000000000000
000000000001010101000000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000100011100010000101000000000000001000000000
000000000001000000000110110000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101101000111100001000000000
000000000000000000000000000000100000111100000000000000
000000001000000101100000000101101000000010100000000000
000000000000000000000000000000100000000010100000000000
010000000000000101000000001000000000000000000100000000
110000000000000000000000000001000000000010000011000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000001101100111100001000000010110100000000000
100000000000010001000100000000100000010110100000000000
010000000000000000000110000111111001110010110000000000
110000100000000000000100000000001101110010110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000101
000000000000000000000000000011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000001001100000111001110000000000
000000000000001001000000001001001111010110100000000000

.logic_tile 24 2
000000000000000000000000000000001110000100000101000000
000000000000000000000000000000010000000000000001000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000001110000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000010001000000011100111011110110100010010000001
000000000000000111000110100001111001101000010000100001
001010000000000000000011111000000000000000000100000000
100001000000000000000110001001000000000010000010000010
110001000000000101000010100101101000000100000000000000
110000000000000000000000000101011011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000000001101001000001000010000101
000001000000000000000000000000111011000001000000000000
000000000000000000000111110001011010000000000000000000
000000000000000000000010000101101011001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 2 3
000000000001001000000000000000000000000000000100000000
000000000000000001000011100011000000000010001000000011
001000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001001000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010000000000001001001010101001010000000000
100000000000000000000011101111100000101010100001000000

.logic_tile 3 3
000000000000000101000000011011000000110000110110000000
000000000000000000100011101011001100001111000000000000
001000000000001111000011111000011000111000010000000000
100000000000100001100010000001001110110100100000000000
010000000000100000000000010001001011111000010000000000
010000000100000101000011110000001100111000010000000000
000000100000000000000110000111001110111100000100000000
000001000000000000000000001101010000000011110000000100
000000000000001001100010100001101111100101100110000000
000000000000000001000100000000001000100101100000000000
000000000000001000000000000011011100101001010000000000
000000000000000101000010100011010000111100000000000000
000000001110000111000110001000011001100101100100000000
000000000000000101100000001001011110011010010000000100
010010100000000001100000000101100001110000110110000000
100000000110000000000010001011101111001111000000000000

.logic_tile 4 3
000000000000100000000010110000011010000100000100000000
000000000000000000000010100000000000000000000000000000
001000000000000101000000000000001100000100000100000000
100000000000001001000000000000010000000000000000000000
010000000000000000000000000111000000000000000100000000
100000000110000000000000000000000000000001000000000000
000000000000001000000000000111000000000000000100000001
000000000000000001000000000000000000000001000000000000
000000000000000001000000010001100000000000000100000000
000000000000000000000010000000000000000001000000000000
000010100000000000000000000000011000110001010010000001
000000000000000000000010110011001001110010100000100000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000001011100111000010000000000
000000000010000000000000000000111110111000010000000000

.logic_tile 5 3
000000000000000000000000000001100000000000001000000000
000000000000000000000010010000000000000000000000001000
001000000000000001100000000000000001000000001000000000
100000000000100000000000000000001111000000000000000000
010000001100100000000010000000001000001100111100000000
010000000000010000000100000000001101110011000000000000
000000000000000001000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110011000001000001100110100000000
000000000100010000000010000011000000110011000000000000
000010001100001000000000001000000000010110100100000000
000000000000000001000000000001000000101001010000000000
000001000000100000000000000111111000001100110100000000
000000100000000000000000000000100000110011000000000000
010000000000000000000000011101000000000000000000000000
110000000000000000000010001111101101001001000000000000

.logic_tile 6 3
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
001000000000000000000000010011100000000000001000000000
100000000000000000000011110000100000000000000000000000
010000000000000000000010110101001000001100111100000000
110000000000100000000010000000100000110011000000000000
000000000000010111100000000000001000001100111100000000
000000000000100000100000000000001001110011000000000000
000000000000000000000000000111101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000011011111000000000000000000001
000000000010000000000010000111111001000100000000000000
000000000000000000000000001000000001001100110100000000
000000000000010000000000001011001111110011000000000000
010001000000001000000110000000011110000011110100000000
110010100000000001000000000000010000000011110000000000

.logic_tile 7 3
000000000000001000000010101001001110110001100100000000
000000000000000001000000000101111000001110010000000000
001000000000000000000000010111000000110000110100000000
100000000000000000000010000101001101001111000000000000
110000000000000000000000000111001000010101010100000001
010000000000000101000000000000110000010101010000000000
000000000000000101000000000001011010101000010000000000
000000000000000101000000001001001111111000000000000000
000000000000100000000110010101001100101001010000000000
000000000001000000000011010111010000111100000000000000
000000000000000000000000001001100001101001010000000000
000000000000001111000000000101101110110000110000000000
000000001100000001100000011101111110111100000100000000
000000000000000000000010001001000000000011110000000000
110000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100000010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000001000000000000000001110100101100100000001
000000000000000011000010001111001011011010010000000000
001000000000000000000000000111001010111000010000000000
100000000000001111000000000000111110111000010000000000
010000001000000000000110000111001100111100000100000000
010000000001000000000010100001100000000011110000000001
000000000000000001100110011101100000101001010000000000
000000000000000000000010001101101101110000110000000000
000000000000000001100010000000000001001111000000000101
000000000000000000000000000000001101001111000001000101
000000100000000000000000010111111010111100000100000000
000001000000000000000011001101000000000011110001000000
000000000000001000000010011000001011111000010000000000
000000100000000001000010000111011010110100100000000000
010000000000000001000000001000011010100101100100000000
010000000000000000000000001101011101011010010000000010

.logic_tile 10 3
000000000000101000000000001000011111111000010000000000
000000000000011111000000000101011111110100100000000010
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000000101000000001111101010101000010000000000
110000000000000000000010101011011010110000010000000100
000000000000000101000010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000100
000000000000000000000000010011111010111000010000000000
000000001000000011000011000000011111111000010000000010
000000000000000000000011110000000001111001110000000000
000000000000000000000110000001001000110110110000000010
000000000000000111100110110000000000000000000000000000
000000000000000111100011010000000000000000000000000000

.logic_tile 11 3
000000000000001000000000010000001110000100000100000000
000000000000000101000011100000010000000000000000000100
001000000000000000000000000001011011111000010000100000
100000000000000000000000000000011010111000010000000000
010000000000000000000000000000011010000100000100100000
010000000000000000000000000000000000000000000000000000
000000000000001001000010010000000000000000000100000000
000000000000000001000010001011000000000010000000000100
000000000000001000000110001000000000000000000100000000
000000000000000001000100001111000000000010000000100000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000100
000000001000000000000110010000000000000000100100000100
000000000000000000000010000000001111000000000000000000
010000100000000000000110001000000000000000000100000100
110001000000000000000000001101000000000010000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000
110000000000010000000000000000001100000100000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000001000000100100000101
000000000000000000000000000000001100000000000000000010
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000001000000100100100000
000000000000010000000000000000001001000000000000000000
001000000000000001100111010000000001000000100100000000
100000000000000000100111010000001001000000000000000000
110000000000000000000000000000011010000100000100000000
010000000000000001000000000000010000000000000000000000
000000000000000000000000001000000000000000000010000000
000000001110000000000011100001000000000010000000000000
000000100000000000000000000111100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000001000010000000001010000000000000000000

.logic_tile 14 3
000010100000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001011000000000000000000
010000000000000000000111110000000001001111000000000000
110000000000000000000010010000001010001111000000000100
000010100000000101100000011000000000000000000100000000
000001000000000000000010010111000000000010000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001000001111000000000100
000000000000000000000000010000000000000000100100000000
000000000000000000000010100000001110000000000000000100
000000001010101000000000000000001010000100000100000000
000000000011010101000000000000010000000000000000000000
000000000000001000000000000011100000000000000100000000
000000000000000101000000000000100000000001000000000000

.logic_tile 15 3
000000000000000001100000000111000001011001100100000000
000000000000000000000000000000001001011001100000000000
001000000001001000000111111000011110100101100100000000
100000000000000001000011001011011000011010010000000001
110000000000000000000011100001100000111001110010000000
010000000000000101000000000000101011111001110010000000
000000001000001001100000001001111000101001010000000000
000000000100001001100000000101011110110000000000000000
000000000000000001100000001111011011100101100100000000
000000000000000000100011101001001000001100110000000000
000000000000000000000110011000011110111000010000000001
000000000000000000000010001011011000110100100000000000
000000100000001000000000000011001011100101100100000000
000000001110000001000000000000001101100101100000000000
010000000000000000000110000000011100111000010000000000
110010001110000000000100000011011010110100100000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010010111101011100000000010000011
110000000000000000000011100000011101100000000000000101
000000001010001000000000001111000000010110100000000000
000000000000000001000000000111100000000000000000000100
000000000000000101100000010000011010000011110100000000
000000000000000000000010100000000000000011110010000001
000000001000000000000000010000000000000000000000000000
000000001100000001000010000000000000000000000000000000
000000000000000000000110100011011110000010000000000000
000000000000000000000000001011011111000000000000000000
110000000000001000000000010000000000000000000000000000
010000000000000101000010100000000000000000000000000000

.logic_tile 17 3
000000000000000001100110010000000001000000001000000000
000000000000000000000010000000001001000000000000001000
001000001100000111000000010000011000001100111100000000
100000000000000000100010000000011000110011000000000100
010000100000100000000011100000001000001100111100000000
110001000000010000000000000000001001110011000000000100
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000100000000000000000000101101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000001
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001001001111000000000100
110000001010000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000110000000000010001001101011000000000000000000
000000000000000000000010100001011011000010000000000000
001001000000000101000000001000000000000000000100000001
100010100001000101000000001011000000000010000001000001
110000000000000111000010101101111000001001010000000000
110000000000000000100010101101101001101001010000000000
000000100000100001000010110000000000000000000000000000
000001000000000101100010000000000000000000000000000000
000000000000000000000000010111011010101000000010000100
000000000000000000000010000000010000101000000000000100
000000000000000000000010000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000001000000010101000000000001001000000000000
000000001100000001000100000101001011000110000000000000
000000000000000000000000001101001100011101000000000000
000000000000000000000000000101011001101001000000000101

.logic_tile 19 3
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000010101000000000001001000000000001
100000000000000000000000000101001001000110000000000101
010000000000000000000111000101111001000000010000000010
110000000000000000000100000000111010000000010000000101
000000000000001111100000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000000000111111010111101010000000001
000000000000100000000000000000100000111101010001000001
000000000000000000000111001000000000000000000110000000
000000000000000000000100001011000000000010000001000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000

.logic_tile 20 3
000000000000001101100000011111011110101001010000000000
000000000000000111000010101001101110110000000000000001
001010000000000000000010101111000000000000000100000000
100001000000001101000110110111000000111111110000000000
010000000000000000000011101111101110110101000100000000
110000000000001101000000001001011110001010110000000000
000000000000001111100000000001000000101001010000000000
000000000000000001100000000001100000111111110001000000
000010100000000111000000011101011010111100000100000000
000001000000000000100011010001000000000011110000000100
000000000000000000000000001111101100111100000100000100
000000000000000000000000001001010000000011110000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000001001100000000001000000101001010000000001
110000000010000101000000000011000000111111110010100000

.logic_tile 21 3
000000000000000000000010100000000000001111000000000000
000000000000000000000100000000001100001111000001100101
001000001000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110001101111000100110000000000000
000000000000000000000110111101111001111001010000000000
000001000000001000000000000000001110000100000100000000
000010000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000001010000100000101000000
000000000000000000000000000000000000000000000011000000
001000000000100000000010100000000000010110100000000000
100000100000000000000000001011000000101001010000000000
010000000000001000000111101000000000010110100000000000
110000000000000101000100001011000000101001010000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110110000011010000011110010000100
000000000000000000000011010000000000000011110000000101
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000010100001111110000010000000000100
000000000000000000000100001011111111000001010010100010
000000000000000000000000000011100000010110100000000000
000000000000000000000010110000000000010110100000000000

.logic_tile 23 3
000000000000000000000110000000000001000000001000000000
000000000000000000000010100000001111000000000000001000
001000000000001001100000000111100001000000001000000000
100000000000000001000000000000001011000000000000000000
010000000000000000000000000111001001001100111100000000
010000000000000000000000000000101110110011000000000000
000000000000000011100000010111101000001100111100000000
000000000000000000110010000000001001110011000000000000
000000000000000000000000001000001001001100110100000000
000000000000000000000000000111001000110011001000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000011101100001001100110100000000
000000000000000000000010001111101110110011000000000000
010000000000000011000110000000000001000000100100000000
110000000000000000000000000000001000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000001000000000000000000001000000100110000000
000000000000000001000000000000001100000000001000000000
001000000000000000000000000000000000000000000100000000
100000000000000000000000001101000000000010000000000100
110000000000100111100000011000000000000000000100000000
000000000001000000000010000101000000000010000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000001011000000000010000010000001
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000110000001000000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000001100000000000000000000000100110000000
000000000000000000000000000000001010000000000000000000
010000000000000000000000010000001110000100000100000000
100000000000000000000010000000000000000000000000000000

.logic_tile 2 4
000000000000001000000110001000000000000000000100000000
000000000000000101000100001111000000000010000000000001
001010100000001001100110010011001010111000010000100000
100000000000000101000110100000011001111000010000000000
010000000000000000000110100011011000101001010000000000
100000000000000000000000000001110000111100000000000000
000000000001000001100111111000011001111000010000000000
000000000000100000100110011111001100110100100000000000
000000000000000000000110001000001110111000010000000001
000000000000001101000000001111011111110100100000000000
000010100000000101000000000000011010000100000100000000
000001000000000000100000000000010000000000000000000000
000000000000000000000110111101100001101001010000000000
000000000000000000000010101001101010110000110000000000
110000000000000000000110011000000000000000000100000000
000000001100000000000010000001000000000010000000000000

.logic_tile 3 4
000000000000001001100110000001001111100101100110000000
000000000000001011000110100000101110100101100000000000
001000000000001101100110111001000000110000110100000000
100000000000000001000010000101001000001111000000000010
010010100000001001100111010001100000110000110100000000
110000000000001001100010011111101101001111000000000001
000000000000001001100110001111100001101001010000000000
000000000000001001000100001011101000110000110000000000
000000000000000000000000011000001011100101100100000000
000000000000000000000010000001011011011010010000000001
000000000000000000000110000101101010100101100110000000
000000000000000000000000000000001111100101100000000000
000000000000001000000110011000001010100101100100000000
000000001110000001000010101001001001011010010010000000
110000000000010101100110101000011111100101100100000000
000000000000100000000000000001011101011010010010000000

.logic_tile 4 4
000000000000001000000010100000000000000000100100000000
000000000000000001000000000000001111000000000000000000
001000000000010000000000000000000000000000000100000000
100000000000100000000000001011000000000010000001000000
110000000000001101000000000101101011111000010000000000
000000000000000101000010100000011011111000010000000000
000010000000001101100010100011100000000000000110000000
000000001110000101000000000000000000000001000000000000
000000000000000000000111100000000000000000100100000000
000000000000000000000100000000001110000000000000000001
000010100000001000000000000101101010101001010000000000
000001000000000001000000001111000000111100000000000000
000000000001010001100010010000000000000000000100000000
000000000000100000000010000001000000000010001001000000
010000000000000001100000000111100000101001010000000000
100000000100000000000000001001001010110000110000000000

.logic_tile 5 4
000000000000000111000111101111000000101001010000000000
000000000000001101000010110101101101110000110000000000
001000000000000101000000000001000000000000000100000000
100000000000100101000000000000100000000001000000000000
010000000000000000000111000001001100111000010000000000
110000000000000000000110100000101000111000010000000000
000000000000000001100010101001111010000000000010000000
000000000110000000010000000001011011001000000010000001
000000000000000101100000010001000000010110100000000100
000000000000000000000010100000000000010110100000100100
000000000000001000000000000001000000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000001000000000000011001101011111111110000000000
000000000000110000000010000001011011011111010000000001
110000000100000000000000000101100000000000000100000000
010000000010000000000000000000000000000001000000000000

.logic_tile 6 4
000000000000000101100110100001000000010110100000000000
000000000000000000100110100000000000010110100000000000
001000000000001111000010100011000001110000110100000000
100010000000000101100000000011001011001111000001000000
110000000000001101100011110111001011100101100100000001
010000000000000101000010100000111010100101100000000000
000000000000001101100110111000000000010110100000000000
000001000000100001000011110001000000101001010000000000
000000000000000001100000000101100000110000110110000000
000000000000001101000011100101001011001111000000000000
000000100000000001100000000000011011100101100110000001
000000000000000000000010000101011100011010010000000000
000000000000000000000000010000001000000011110000000000
000000000000000000000010000000010000000011110000000000
010000000000000000000000000001011101000100000000000000
010000000000000000000000000000111001000100000010000110

.logic_tile 7 4
000000000000000111000000000001101110000110100000000000
000000000000001111000011110001111001001111110000000000
001000000000010000000110000000000000000000100100000000
100000000000100000000010100000001010000000000000000000
010000000000000101000011110000000000000000000100000000
110000000000000101000011100101000000000010000000000000
000000000000001000000000011001011101101000010000000000
000000001110000111000011111001001011111100110000000000
000000000000000000000000000001000000000000000100000000
000000000000000001000000000000000000000001000010000000
000000000000001000000000000011000000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000001100000011101011010000111100000000001
000000000000000000000010000111101110001111110000000000
000000000000000001100000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000

.ramt_tile 8 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 9 4
000000000000000111000000000000000000000000000101000000
000000000000000111000000001111000000000010000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001111000000000001000000
010000000000001000000111100111100000000000000100000000
110000000000001111000000000000000000000001000001000000
000000000000000000000110000101101100101000000000000000
000000000000000000000011100000100000101000000000000000
000000000000001000000000000001000000000000000110000000
000000000000000111000000000000000000000001000001000000
000000000000000000000000000000000000000000000110000000
000000001110000000000000000101000000000010000000000000
000000000000000000000010100000000000000000000100000000
000000000001010000000010100001000000000010000000000100
000000000001000000000000000000000001000000100101000000
000000000000000101000000000000001011000000000001000000

.logic_tile 10 4
000000000000001001100000000001000000000000000100000000
000000000000000001000000000000000000000001001000100000
001000000001000000000000001000000000000000000100000000
100000000000100000000000001111000000000010001010000010
010000000000000101000111100000011100000100000100000000
110000000000000000100100000000010000000000001000100100
000000000001000111100000010000000001000000100100000001
000000000100100000000010010000001110000000001000000000
000000000000000000000000000000000000000000100100000010
000000000000000101000000000000001000000000001000000000
000000000000000000000110000101001101111000010000000000
000000000000000000000000000000001011111000010000000000
000000000000001000000000000000001110000100000100000000
000000000000000101000000000000000000000000001010000001
010000000001011000000000010101100000000000000100000000
000000000000100001000010000000000000000001001000000100

.logic_tile 11 4
000000000000000000000110101000000000000000000110000000
000000000000000000000010100111000000000010001000000000
001010000001010000000000000111100000000000000100000000
100001000000100000000000000000100000000001001001000000
110000000000000101000000010000001100111000010000000000
010010000000000000000010101001001010110100100000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001001010000000
000000000000000101100000010000001000000100000100000000
000000000000000000100011110000010000000000001010000001
000000100000001000000000001000000000000000000110000000
000001000000000001000000001111000000000010001000000000
000000000000000001100000000000000000000000000110000000
000000000000000000000000000111000000000010000000000000
010000000000000001100110010000000000000000100100000000
000000000000000000000010000000001011000000001010000000

.logic_tile 12 4
000000000000000011100000010000000000000000000000000000
000000000000001101100010000000000000000000000000000000
001000000000000000000000000000001010000100000100000010
100000000000000000000000000000000000000000000000000001
110000000000000111100111000111001010111000010000000000
010010000000000000100110110000111011111000010000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000001000000101001010000000000
000000000000000000000010110001001001110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000010101100000010110100000000000
000000000000100000000011100000100000010110100000000000
001001000000000000000000010000000000001111000000000000
100000000000001101000011100000001011001111000000000000
010000100000000101000011100101100000010110100000000000
110000000000000000000010100000000000010110100000000000
000000000000000000000010100111011001100101100100000001
000000000000000101000010100000111111100101100000000000
000000000000000000000011101011011100111100000110000000
000000000000000000000100000011110000000011110000000000
000001000000001101100111100101000000010110100000000000
000000000010000001000000000000000000010110100000000000
000000000001000000000110000000000001001111000000000000
000000000000000000000000000000001011001111000000000000
010000100000000000000000001001011000101001010000000000
000000001000000000000011110011100000111100000000000001

.logic_tile 14 4
000000000000000101000010110101111111001001000000000000
000000000000000000100010100101011110001100000000000000
001000000000001101000110000011111010101000010000000000
100000000000000011100010100001111001110000100000000000
010000000100000101000010000001100000010110100000000001
110010000000010000000010111011000000000000000000000000
000000000000000001100111001000001101111000010000000000
000000000000001101100100000111001101110100100000000000
000000100000000001100110101111001100101001010000000000
000001000000001101000010101111110000111100000000000000
000000000001000101100110111000001110111000010000000000
000000001010000001000010010011011110110100100000000000
000010100000000000000110000011001011110001010000000000
000000000000101001000010111001011001101000110000000000
110000000001001001000010110001111011100101100100000000
010000000000100001000110000000001001100101100000000000

.logic_tile 15 4
000000000000001111100110100000011101110000000000000000
000000000000000101110010110000011111110000000000000000
001000000000001101100110001101000000110000110100000000
100000000000000101000010110001001000001111000001000000
010000000001011001100011101011111110010111100000000000
110000000000001111000000001001011001001011100000000000
000000001110000011100111010111000001110000110110000000
000000000000000000000111100101101011001111000000000000
000000100000000000000000011111111101101000010000000000
000001000000000111000010001001111111111100110000000000
000000000000000101000110000111101100100101100110000000
000000000000000000100100000000001001100101100000000000
000000000001011000000110000111011110010010100000000000
000000000000000001000000000001001101000010100000000000
010000000000001001100010101001111010111100000110000000
110000000000000001000110111001010000000011110000000000

.logic_tile 16 4
000000000000001000000111100000000000000000100100000000
000000000000000001000100000000001100000000000000000000
001000000000101001100000001001100001100000010000000000
100000000000000111000000000001001011110110110000000010
110000000000000000000000000000000000000000000100000000
010000000000000000000000001111000000000010000000000000
000000000001000000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000001000000000001000001110111000100000000000
000000000000000011000011110001011000110100010000000010
000000000000001111000000001000000000000000000100000000
000000000000001011000000000011000000000010000000000000
000000000000000000000111011000000000000000000100000000
000000000000000000000110000011000000000010000000000000
000000000000000000000000000000000001010000100000000010
000000000000000001000000001001001110100000010000000100

.logic_tile 17 4
000000000000001000000000000111001010111100000100000000
000000000100000111000000000001000000000011110000000001
001000000000000000000000000011011100100101100100000000
100000000000000000000000000000011100100101100000000001
010000000000000000000111100000000000000000000000000000
110000000000001111000100000000000000000000000000000000
000000000000000111000110100101101100111101010000000000
000000000110000000100000000000110000111101010000000000
000000100000000001100000010000000000000000000000000000
000000000000000101000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000111100000000001000000001000000000
000000000000000000010100000000001001000000000000001000
001000000000001001100000010101100001000000001000000000
100000000001011111000011010000001000000000000000000000
110001000000001101000000001111001000001100110100100000
010010100000000101000000000101100000110011001001000000
000000000000000111000000000011100000101001010000000000
000000000000000000010000000101001110110000110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000000000001111011001100110100000000
000000000000000101000000000000101000110011001000100000
000001000000001000000000010000001000111100110010000001
000010100000000101000010000000011010111100110010000101
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 19 4
000000000000000000000000000111101111111000010000000000
000000000000000000000000000000001000111000010001000000
001000100000001000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
010000000000000000000010000011000000000000000100000000
110000000000000000000000000000100000000001000000000000
000000000001001000000000000000000001000000100100000000
000000000000100001000000000000001100000000000000000000
000000000000000000000110000000001110000100000110000000
000000000000000000000000000000000000000000000000000000
000011100010000001100000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000001101100000000000000000000000000100000000
000000000000000101000000000111000000000010001000000000
110000000001001111000000000000000000000000000000000000
110000000000100101100000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
001000000000001101000000000000000000000000000100000000
100000000000001001100000001101000000000010001000000000
010000000000000000000111010011000000000000000100000000
110000000000000000000010000000100000000001001000000000
000000000000000101000000010011100000000000000100000000
000000001000000000000010100000100000000001001000000000
000000000000000000000110001001100001101001010000000000
000000000000000000000000001111001010110000110000000000
000001000000000001100000011000000000000000000100000000
000000000000000000000010001101000000000010001000000000
000000000001000000000000001000000000000000000100000000
000000000000000000000000000001000000000010001000000000
110000000000000001000110001000000000000000000100000000
110000000000000000000000000011000000000010000000000000

.logic_tile 21 4
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110000000000000000000010110011000001001001000000000000
110000000000000000000010000000101001001001000000000000
000000000000100000000000000000000000000000000100000000
000000000000000000000000001101000000000010001000000010
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000000000000000000000000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000000000110100101000000000000000100000000
000000000000000000000000000000100000000001000000100000
110001000000000001100000000011001010111000000000000000
110000000000000000000000000000111101111000000000000000

.logic_tile 22 4
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000110100000000000000000100100000000
100000000000000000100000000000001011000000000000000001
110000000000000000000110110001100000001001000000000000
110000000000000000000010000000001110001001000000000000
000000000000000000000000011000000000000000000000000000
000001000000000000000010101001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000010110100000000000
000001000000000000000000001101100000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000001011000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000101000000010001101011111000010000000000
000000000000000000000010010000101101111000010000000100
001000000000000001100010110000001110100101100100000000
100000000000000000000010011111001011011010010000000100
110000000000000000000000001000011100111000010000000000
010000000000001101000010100101011001110100100000000000
000000000000000101000000000000001110111000010000000000
000000000000000101000000001111001011110100100000000000
000000000000000000000000000001011110100101100100000000
000000000000000000000010100000001111100101100000000001
000000000000000000000110011000011001100101100100000100
000000000000000000000010000101011000011010010000000000
000000000000000001100110011001101010111100000100000000
000000000000000000000010001011100000000011110000000001
010000000000001000000000000001011011100101100100000100
100000000000000001000000000000101101100101100000000000

.logic_tile 2 5
000000000000000000000110011000000000000000000100100000
000000000000000000000010001111000000000010001000000000
001000100000001011100000000000000001000000100100000000
100001000000000001100000000000001000000000001000000000
110000000000000001100000001000001000111000010000000000
100000000000000000000000000011011101110100100000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010100000001111000000000000000000
000000000000001101100000000111101001111000010000000000
000000000000000101010000000000111100111000010000000000
000000000000000000000010001000000000000000000100000100
000000000000000000000000000001000000000010000000000010
110010000001010000000110000000000000000000000100000000
100000000000000000000000001001000000000010001000000000

.logic_tile 3 5
000000000000000011100110110101001111100101100100000000
000000000000000000100010000000001010100101100000000001
001000000000000000000010100011101110111100000100000000
100000000000000000000110110001000000000011110000000001
110000000000001101100011110111101000111100000100000000
010000000000000101000010101001010000000011110000000000
000000000000001101100110101111001010111100000100000001
000000000000000101000000001001110000000011110000000100
000000000000000000000011100011101101101001010000000000
000000000000000000000010010101111110110000000000000000
000000000001010001100110011000011010100101100100000000
000000001010101101000010000011011011011010010000000000
000000000000001001100110001000011011100101100100000010
000000000000000001000000001011001001011010010000000000
110000000000001001000000000101011111110001100100000000
100000000000000001000000001011001101001101100000000000

.logic_tile 4 5
000000000000000001100110010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000001100110000000000001000000100100000001
100000000000000000000100000000001000000000000000000001
110000000000001001100000001001000000110000110000000000
010000000000001001000000001101001001110110110000000000
000000000000000000000010000000011111111000010000000000
000000000000000001000000000101011001110100100000000000
000000000000000000000000010111001000101001010010000000
000000000000000000000010000111110000111100000000000000
000000000000000000000000000000001010000011110010000001
000000000000000000000000000000000000000011110000100100
000000000000000101000000010000011011111100110010000000
000000000000000000100010100000001011111100110000100001
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 5 5
000000001110000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
001000000000010000000010111000000000000000000100000000
100000000000100101000010001011000000000010000010000000
110000000000000001100000000001100000000000000100000001
010000000100000000000000000000100000000001000000000000
000000000000001000000000000001100000000000000100000001
000000000000000001000000000000100000000001000000000000
000000000000000000000110000111000000000000000100000000
000000000000000000000010000000100000000001001000000000
000000100000000000000110000000000001000000100110000000
000001000000000000000000000000001010000000001000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011010000001110000000000000000010
010000000000000001100000000000000000000000100100000000
010000000000000000000000000000001101000000000000000001

.logic_tile 6 5
000000000000000000000110100101100000000000001000000000
000000000001000101000100000000100000000000000000001000
000010100000000111000000000000000001000000001000000000
000001000000000000100000000000001100000000000000000000
000000000000000000000010100001000000000000001000000000
000001000000000000000000000000100000000000000000000000
000010100000000000000000000000000000000000001000000000
000001000000000000000010100000001101000000000000000000
000010100010000000000110100000000000000000001000000000
000001000000000000000000000000001011000000000000000000
000000000000000101100000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000001010100101000000000001101000001100111000000100
000001001111000000000000000000000000110011000000000000
000000000000000000000000000111001000001100111000000010
000000000000000000000000000000000000110011000001000000

.logic_tile 7 5
000000000000000111000000010101100000001111000100000000
000000000000001101000011110011001000110000110000000001
001000000000000000000010110000000001000110000000000000
100000000000000000000111101101001101001001000000000000
010000000000000001100010100000000001111001110010000001
010000000000000101000010100111001001110110110000000000
000000000000000000000110000000000001001111000000000000
000000000010001101000010110000001101001111000000000000
000000000000001111000000000101111111100101100100000001
000000000000000001000000000000101111100101100000000000
000000000010010000000111000000000000001111000000000000
000000000000000000000100000000001100001111000000000000
000000000000000111000000000101001110000001000000000000
000000000000000001100000001101001010010110100010000000
110000000000001111000010101101100000001111000100000000
110000000000000001100100001001101000110000110000000100

.ramb_tile 8 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000010101000000010110100001000000
000000000000000000000011100000100000010110100000000000
001000100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000110000000000010100101011011000110100000000000
010000000000000001000010101101011100000011100000000000
000000000000010000000000000000001110000100000100100000
000000000000111111000010100000000000000000000001000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110001000000
000010000000001000000000001111000001110000110000000000
000001000000000111000000000101101111110110110010000000
000000000000000001000110001000001010000101110000000000
000000000000000000000000000011001011001010110000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 10 5
000000000000001000000111010101011100111100000100000000
000000000000000001000110010001100000000011110000000000
001000100000001001100111001000001010100101100100000000
100001000000000011000100000111001110011010010000000000
010000000000000001100111100001101010110001100100000000
110000001110000001000010001111101101001101100000100000
000000000000001101000110010000001110001100110100100000
000000000000001011000010000000011010001100110000000000
000000000001010001000000010101101001100101100100000010
000000000000100001000010000000011100100101100000000000
000010100001001101100000000000011101100101100100000000
000010000000100001000010000011011000011010010000000000
000000000000001000000110000000011010100101100100000000
000000000001000101000000000011011001011010010000000000
010000000000000000000000001101111010111100000100000000
010000000000000001000010001111010000000011110000100000

.logic_tile 11 5
000000000000000000000111000101111000101001010000000000
000000000000000000000110100011100000111100000000000000
001000000000000101100000010111001110101001010000000000
100000001010000000000010101001010000111100000000000100
010000000000101001100011000011101010111000010000000000
110000000001011011000010000000011010111000010000000000
000000000000000111100000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000001000000000001011000101001010000000000
000001000000000000000000000101110000111100000000000000
000000000000000101100110100101100000000000000100000001
000000000000000000000000000000000000000001001000100000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000001000000011110101001010100101100100000000
000000000000001111000010100000011010100101100000000010
001010100000001001100000010001001110100101100100000001
100001000000000011000011000000001101100101100000000000
010000000000001111000010000001001110111100000100000100
110000000000000001000010101001110000000011110000000000
000000000000001000000000001011111001101000010000000000
000000000000000001000010100101101111111000000000000000
000000000000000000000110000101111110010101010100000000
000000000000000000000000000000010000010101010000000010
000000000000000000000000011000011001100101100100000000
000000000000000000000010000001011011011010010000000010
000000000000000001100000011101111111110001100100000000
000000000000000000000010001011011000001110010000100000
110000000000000001000000001000011001111000010000000000
110000000000000000000010011101011000110100100000000100

.logic_tile 13 5
000000000001000000000000010101000000000000000100000000
000000000000001111000011000000100000000001000001000001
001000000000000000000010101101100000101001010000000000
100000000000001001000000001101101100110000110000000100
010000100010000000000000010011100000000000000100000000
010001000000000000000010000000000000000001000000000001
000000000000100000000110011000011101111000010000000000
000000000000000000000111101001001111110100100000000101
000000000000000001000000000000000000000000100100000000
000000000110000000000000000000001000000000001000000001
000001000000000001100000000000000000000000000100000000
000000000000001001000010010111000000000010001000000001
000000000000000000000000000111100000000000000110000001
000000000000000001000000000000000000000001001000000000
110000000000001111100000010011111001111000010000000000
110000000000000001000010000111101100110000000000000001

.logic_tile 14 5
000000000000101000000000000000000000000000001000000000
000000000000000011000000000000001100000000000000001000
000000000000001000000000000000001101001100111000000000
000000100000001011000000000000001111110011000000000000
000000000000000111100000000000001000111100001000000000
000000000000000000100000000000001010111100000000000000
000000000000010000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
001000000000001000000000010000001000001100111000000000
000000000000001001000010010000001110110011000000000000
000000100001000001100000000000001001001100111000000000
000001000100100000100000000000001100110011000000000000
000000000000000001100000000000001000001100111000000000
000000000000000000100000000000001000110011000000000000
000000000000000000000000010001101000001100111000000000
000000000100000000000010010000000000110011000000000000

.logic_tile 15 5
000000000001110000000111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
001000000000000001100111001011001011001100000000000010
100000100000000000000000000001011011110000000000000000
110000000000000000000111100000011000000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000000000000000000111100000000000000100000010
000000000000000000000010100000100000000001000000000000
000000000000000000000010010101111000000011110000000000
000001000000001101000011000011100000101001010000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000100000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 16 5
000000000000001111100010100011111111101011010000000000
000000000000000001100110111011001101000001000000000000
001000000000000101000111110000000000000000000000000000
100000000000001101100011010000000000000000000000000000
010000000000000000000011101001011000100000010000000000
110000000000001101000000001001001000000001010000000000
000001000000000101000010101011111011000001010000000000
000000000000000001100110110101001011101111010000000000
000000000000000000000000001011111011000000010000000000
000000000000000000010010000011101000000001110000000000
000000000000000001100110011101101110101110100000000000
000000100000000001000010000101111010011100000000000000
000000000000000000000110001101101000101000000000000000
000000000000000000000000000011011001100000010000000000
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001001000000000000000000

.logic_tile 17 5
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
001001000000000000000111000001100000000000000100000000
100000100000000000000111110000100000000001000000000000
010000000000000000000010001000011000101011110000000000
110000000000000000000100000111010000010111110000100100
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100010000000
000010000000000101000000000111000000101001010000000100
000000000000000000010000000101100000000000000100000000
000000000000000000000000000000000000000001000000000100
000000100000000000000000000000000000000000000100000000
000000000000001001000000000011000000000010000000000000
000000000000000001000000001000000000000000000100000000
000000000000000101000000000111000000000010000000000000

.logic_tile 18 5
000001000000000000000000010000000001000000100100000000
000000100000000000000011110000001100000000000000000000
001100000000011001100000000000000000000000000000000000
100010000100000111000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000100000000010010000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000001010000000010000101000000000000000100000000
000000100000100000000000000000100000000001000000000000
000010100000001000000000010011111110101001010000000000
000001000000000001000010101101100000111100000000000000
000000000000000000000110101001100000101001010000000000
000000000000000000000000000011001111110000110000000000
010000000000000101100000000000000000010110100010000001
010000000000000000000000001011000000101001010000100111

.logic_tile 19 5
000000000000000001100010111111001000111100000100000000
000000000000000000000011010011010000000011110000000000
001000000000011101000000000001101100100101100100000000
100000000000101111000010100000111000100101100010000000
010000100000000000000000000111011000100101100100000000
010000000000000000000010100000101111100101100000000001
000000000010001101100000000000011011100101100100000000
000000000000000101000000001011001010011010010000100000
000000000000000000000110010001101110101001010000000000
000000000000000000000010101111010000111100000000000000
000001000000001000000000010000011100111000010000000000
000000100000000001000010001001001110110100100000000000
000000000000001000000110011000001011100101100100000000
000000000000000001000110000111011101011010010000000000
010000000000000001100000000001101100111000010000000000
010000000000000000000000000000111000111000010000000000

.logic_tile 20 5
000000001100000101000010100001001100111000010000000000
000000000000000000000010100000101111111000010000000000
001010000000000101000000001001001100101001010000000000
100000000000000000000000001111100000111100000000000000
010000000000000000000111001001000000101001010000000000
110000000000000000000100001111001110110000110000000000
000000000000000000000110100111000000110000110100000000
000000000000000000000000000011101001001111000000000100
000000000000001001000000001001100001110000110100000100
000000000000000001000000000011001011001111000000000000
000000000000001000000000001011111010101001010000000000
000001001110000001000000000001010000111100000000100000
000000000000000001100110000000011110100101100100000100
000000000000000000000000001001011100011010010000000000
110000000000000111100110010111101110100101100100000100
110000000000000000100010000000101000100101100000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000011000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000101000000000001001100001000000001000000
000000000000000000000000001111001100000110100001000000
001000000000000000000000000000000000010110100000000000
100000000000000000000000001111000000101001010000000000
010000000000000000000010000011000000010110100000000000
110000000000000000000000000000100000010110100000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001101000110100001001100101111100000000000
000000000000000011100000000011001111011111100000000000
000000000001011000000000000000000000000000100100000000
000001000000000101000000000000001100000000000000100000
000000000000000000000010110011000000010110100000000001
000000000000000000000110101111000000111111110011000000
000001000000000000000000000011100000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 23 5
000000000000000000000110000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000001000000110000101001100001100111100000000
100000000000000001000000000000011100110011000000000000
010010100000000001100011010101001000001100111100000000
110001000000000000000010000000101110110011001000000000
000000000000000001100000010111001000001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000000011000000010011001001001100111100000000
000000000000000000000010100000001000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000001100110011001000000000
000000000000000011000000010101101000001100111100000000
000000000000000000000010100000101110110011001000000000
110000000010000011100000001111001000001100110100000000
110000000000000000000000001001000000110011000000000000

.logic_tile 24 5
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000001000000010110100000000001
100000000000000000000000000000100000010110100000000000
010000000000000000000111100000000000000000100100000000
110000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000010111001000000101001010000000000
000000000000000000000011010001101001110000110000000000
001000000000000000000110000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111001101100000111001110000000000
000000000000000000000000001001101101101001010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000001100000010110100000000000
000000000000000000000000000000100000010110100010000001
000000000000010000000000011000000000000000000100000000
000000000000100000000010001111000000000010000000100001

.logic_tile 2 6
000010000000001001100000000000011010000000110000000001
000000000000001001000011100000011101000000110000000000
001000000000000101000000000101000000110000110100000001
100000000000000000000000000001001100001111000000000000
010000000000000001000000000000000000000000100000000000
010000000000000101000000000000001100000000000000000000
000000000000000000000000001111000000101001010010000100
000000000000000000000011101101000000000000000000000100
000000000000001001000000000001101010101001010000000000
000000000000000001000011010001000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000001100000100000000000000
000000000000000000000000000000010000000000000000000000

.logic_tile 3 6
000000000000000101000110010000001100001100110100000000
000000000000000000000010000000011100001100110000000001
001000000000001111100110001101001010111100000100000000
100000000000000101100010100001100000000011110000000000
110000000000000001100110001011000000110000110100000000
110000000000000000000100000101001001001111000000000000
000000100000000111100111110111111010000011110100000000
000001000000000111000111001001110000111100000000000001
000000000000001101100110101011011100110101000100000001
000000000000000001000010000011101100001010110000000000
000000100000001111000000001000011001111000010000000010
000001000000000001000000001111011110110100100000000000
000000000000000000000010000101111000101001010000000000
000000000000000000000000001011110000111100000000000000
110010000000001111000110110000011001111000010000000000
110001000000001001100010000001001010110100100000000000

.logic_tile 4 6
000000000000000001100110000101100000000000000100100010
000000000000000000000100000000100000000001000000100001
001000000000001000000000010101111001101000010000000000
100000000000001001000010010101001010110000010000000000
110000000000001101100110110000011110000100000110000000
110000000000000101000010100000010000000000000000000100
000000100000011001100000010001100000000000000000000000
000001000000000101100011100000000000000001000000000000
000000000000010000000000000000000000000000000100000110
000000000000000000000000000101000000000010000000000000
000000100000000000000110000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000010000001011100101001010000000000
000000000000000000000000001101110000000011110000000001
000000000000000000000000010000011000000111100000000000
000000000000000000000011001101011000001011010000000000

.logic_tile 5 6
000000000000001000000011100000000000011001100100000001
000000000000000001000000000111001000100110010000000000
001000000000000111100111000000000001001111000000000010
100000000000000000100100000000001001001111000000100000
010000000000000000000110000000000000000000100000000000
110000000000000000000000000000001111000000000000000000
000000000000000111000000001111100000101001010000000000
000000000000010000100000000001000000000000000001000001
000000000000000000000010100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000000000101000011000111101100110101000100000000
000000000000000000000100000111111000000101110000000010
010000000000000001000000010011100000111111110000000001
110000000000000000000010001001100000010110100000000000

.logic_tile 6 6
000001000000001000000000010000001000001100111000000010
000010100000001101000010100000001111110011000000010100
001001000000001000000111010111101000001100111000000010
100000000000001111000010000000000000110011000000000000
010000000000001101000010100111001000001100111000000010
010000000000000101100100000000100000110011000000000001
000000000000000000000000010011001000001100111000000010
000001000000000000000010100000100000110011000000000001
000000000000000000000000000000001000001100111000000000
000000000000000001000010000000001000110011000010000100
000000000000100000000000000011001000101010100000000000
000000000000000000000010000000000000101010100010000001
000000000000000000000110101001100001110000110110000000
000000000000000000000010101001101101001111000000000000
010010000100000101100000000101001011101000010000000000
010001000000000000000000000101101011110000010000000000

.logic_tile 7 6
000000100000000000000000001111011100010110100000000000
000000000000000000000010101101110000111100000000000000
001000000000001000000110100101000000010110100000000000
100000000000001111000000000000100000010110100000000000
010000000000001111100010001000000000000000000100100000
010000000000000011000000001011000000000010000000000000
000001000000000000000010100000001010000011110000000000
000000000000000101000000000000000000000011110000000000
000000000001000000000010100000001110000100000100000000
000000000000000000000100000000010000000000001000000000
000000000000000000000110010000000000010110100000000000
000000000000000000000010000101000000101001010000000000
000100000000000000000000010011000000000000000100000000
000100001000000000000010000000100000000001000000000000
010000000000000000000000001000011101000111100000000000
010000000000000000000000001001011010001011010000000000

.ramt_tile 8 6
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 9 6
000000000000000000000010110000001010000100000100000001
000000000100010000000111110000000000000000000000000000
001000000000000101100000001000000000010110100000000000
100000000000000000100010101011000000101001010001000000
010000000000000000000011100000000000000000100100000000
010000000000000001000010100000001011000000000000000100
000000000000101000000110000101101110100101100000000000
000000001110000011000000000000101011100101100000100000
000000000001000000000000000001011011001000010000000010
000000000000100000000000000000101001001000010000000000
000000000000000000000110100101101110000011110000000100
000000001100000000000000001101100000010110100000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000001000000100100000000
000010000000000000000000000000001000000000000000000000

.logic_tile 10 6
000000000000000000000000000101100000010110100001000000
000000000000000000000000000000000000010110100000000000
001000000001010000000010100000011010000100000100000000
100000000000000000000010100000000000000000000001000000
010001000000000101000011100111100000000000000100000000
110010000000000101000100000000000000000001000000100000
000000000000001101000010000000000000000000100100000000
000000000000000001000000000000001010000000000001000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000001
000000000000000000000000000000000001000000100100000100
000000000000100000000000000000001001000000000001000000
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001010000000000001000000
000000000000000000000000000101100000000000000100000001
000010001000000001000000000000100000000001000000000001

.logic_tile 11 6
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
001010100000000000000000000101011110001100111100000000
100000000000000000000000000000010000110011000001000000
110000000000000001100110000111001000001100111100000000
110000000000000000000000000000100000110011000001000000
000000000000001001100110000101001000001100111100000000
000000001010000001000000000000100000110011000001000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000001000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000001
000000000000000000000011110000001001001100111100000100
000000000000000000000010000000001101110011000000000000
110000000000000111000010000101101000001100110100000100
110000000000000000100000000000100000110011000000000000

.logic_tile 12 6
000010000000010000000011010000000000000000000000000000
000001000000100000000010110000000000000000000000000000
001000000000001101100110110000000000000000000000000000
100000001010000101000010100000000000000000000000000000
010000000000000101100110110000001100000011110000000000
010000000000000000000010100000010000000011110010000000
000010100001011111000000001111011010110001100100000000
000001000000001011100000000101101100001101100000000100
000000000000000101100010000101011000000010000000000000
000000000000000000000000000101101011000000000010000000
000010000000000000000000001111001110101000010010000000
000001000000000000000000000101101001111000000000000000
000000000000000101100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000001111001000001000000000000
110000000000000000100000000000011001000001000010000000

.logic_tile 13 6
000000000000011111000110001000000000000000000100000000
000000000000100111000010110101000000000010001010000000
001000000000011000000110010000000000000000100100000000
100000000000101111000010000000001000000000001000000000
110000000000000000000000000001100000000000000100000000
010000000000000000000000000000100000000001001000100000
000000000000000001100000000000000000000000000100000000
000000000001010000000000000111000000000010001010000000
000000000001000001100000000000001001111000010000000000
000000000000000000000010000001011001110100100000000010
000001000110010000000000000000000000000000100100000010
000010000000100000000000000000001100000000001000000000
000000000000001000000000000111000001101001010000000000
000000000000000001000000001001001000110000110010000000
110000000000000111000000000000000000000000000100000000
110000000000000000100000001001000000000010001010000000

.logic_tile 14 6
000001000000000101000000000111101000001100111000000000
000000000000000000100000000000000000110011000000010000
000000000000000101000000000000001000001100111000000000
000000000000100000100000000000001000110011000001000000
000001000001010111000000000011001000001100111000000001
000010100000000000100000000000100000110011000000000000
000000000000000000000000000000001001001100111010000000
000000000000000000000000000000001000110011000000000000
000000000001000101100110100111001000001100111000000000
000000000000100000000000000000100000110011000000000001
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000001
000000000000000000000000010111101000001100111000000001
000000000000000000000010100000100000110011000000000000
000000000000000000000000010101001000101010100000000000
000000001100001111000011010000000000101010100000000001

.logic_tile 15 6
000000000000000000000000000111011111100101100100000000
000000000000000000000000000000001101100101100001000000
001000000000001111100000011000000000010110100000000000
100000000000000001000011101011000000101001010000000000
110000000010001111000000000000000001001111000000000000
010000100000000011000000000000001100001111000000000000
000000000000100111100010110111100000010110100000000000
000000000000010000100110000000100000010110100000000000
000000000000000000000000001000001110010101010100100000
000000000000001111000010010001010000101010100001000001
000010100000000000000010001001111110111100000110000000
000000001010001001000011111111100000000011110000000000
000000000000001000000000000001111010100101100100000000
000000000000000001000010000000011100100101100001000000
010000000000001001100010010101011010101001010000000000
110000000000000111000011100101010000101011110000000100

.logic_tile 16 6
000010100000001011100000000011100000000000000100000000
000000000000001111000000000000000000000001000000000000
001000000000000000000000000001000000000000000011000000
100000000100000000000000001101001000001001000011000100
110000001010000111100010000000000000000000000100000000
010000000000000000100110101111000000000010000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000001101000011000000001011000000000000000000
000000000000000101010000000000000000000000100100000000
000010000000000000100000000000001111000000000000000000
000000000001000000000010100000000000000000000100000000
000000000000100000000110110011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001000000000000010111111000000000010000000000000

.logic_tile 17 6
000000000000000101000000000000001100000100000100000000
000000000000100001010000000000000000000000000000000000
001000000000000000000010100000011000000011000000000000
100000001110001001000010100000011101000011000000000000
010000000000000111100111110001011000101001010000000000
110000000000000101100110110111011000110000000000000000
000000100100001000000000001111001010000000000000000000
000011000000000011000000000101101011100000000010000000
000100000000000001000010101011000000101001010000000000
000000000000000000000110111001100000000000000000000000
000000000000001000000000000111100000000000000100000100
000000000000000001000000000000100000000001000000000000
000000000000000101000011111000000000010110100000000000
000000000000000000100110000001000000101001010000000000
000001000000000000000110100011101100000110100000000000
000000000000100000000000000101011111000010000000000000

.logic_tile 18 6
000000000000001000000111000000000000000000100000000000
000000000000001001000100000000001110000000000000000000
001000001111010000000000010001100000000000000110000001
100000001110000000000010010000100000000001000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001000000000000000000011100000100000000000000
000000000000000000000000000000000000000000000000000000
000100000001000101010000000000000000000000000000000000
000000000000110000010000000000000000000000000000000000
000000000000000101000111100000001000000100000100000010
000000000000000000000100000000010000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000001000000000000

.logic_tile 19 6
000000000000000000000110010011001111100101100100000000
000000000000000000000011010000101100100101100000000100
001000000001100001100000011000000000011001100110000000
100000000000101111000010001111001100100110010000000000
010000000000000000000000000001111100111100000100000000
010000000000000000000000001011010000000011110000000100
000000000000100000000110000011100000101001010000000000
000000000000000000000000000111001101110000110000000000
000000000000000001100010110011111000111000010000000000
000000000000000101000010000000101101111000010000000000
000010100001011000000010101001101100101000010000000000
000010001000100001000000001111101100111000000000000000
000000000000001101000000001011011110110001100100000000
000000000000000001000000001001011100001110010000000100
010010000000000000000000000111011010111100000100000100
010001000000000000000010101001010000000011110000000000

.logic_tile 20 6
000000000000000000000110010111100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000000000000000101011100001100111100000000
100000000000000000000000000000010000110011000000000000
010000000000000001100011100000001000001100111100000000
110000000000000000000100000000001001110011000000000000
000000100000000111100000000000001000001100111100000000
000001000000000000000000000000001001110011000000000000
000001000000000000000000001000001000001100110100000000
000010100000000000000000000011000000110011000000000000
000000000000001000000000010001001011000010000000000000
000000100010000001000010001001101111000000000000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000001011000000101001010000000000
010000000000000000000000010000000000000000000000000000
110000001010000000000010000000000000000000000000000000

.logic_tile 21 6
000000000000000000000110000000000000000000000000000000
000000000000011111000000000000000000000000000000000000
001000000001111101100000001000000000010000100101100000
100000000000101001000000001101001001100000011000000000
010000000001010000000010000000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000001000000000000000001110001100110100000000
000000000000000101000011110000001001001100110001000000
000000000000000000000000000101111000100000000000000001
000000100000000000000000000000001000100000000011000001
000000000000000000000000000000001110000011000010000000
000000000000000000000000000000001001000011000000000000
000000000000000001100000001111100001101001010000000000
000000000000000000000000000001101110000110000001000000
110000000000000001100000000001000000101001010000000001
110000000000000000000010001101000000111111110010000101

.logic_tile 22 6
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010100000000101000000000000000000000000001000000000
000001000000000000000010100000001010000000000000000000
000000000000010000000010110000000000000000001000000000
000000000000100000000011110000001011000000000000000000
000000000000000000000110110000000001000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101100000000111000000000000001000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000001101000000000000000001001111000010100010
000000000000000001000000000000001000001111000010000110
001000000000001101000010101000000000010110100000000000
100000100000000001000000001001000000101001010000000000
110000000000000000000000000000011010000011110000000000
110000000000000000000000000000010000000011110000000000
000000000100000000000000000000000001001111000000000000
000000000000000000000010100000001000001111000000000000
000000000000001000000000000000000000000000100110000000
000000000000000111000000000000001000000000000000000000
000000000001010000000000010000000000001111000000000000
000000000000000000000010000000001000001111000000000000
000000000000100000000010100000001111001100000000000110
000000000001000001000000000000001000001100000000000100
000000000000000000000000000011101100111101010000000000
000010000000000000000000000000100000111101010000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110001000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000010
000000000000000000
000000000000000000
000000000000010001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000100100000000
000000000000000000000011100000001111000000000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000001111000000000010000000000000
010000000000001000000110000000000000000000000100000000
110000000000000011000100001001000000000010000000000000
000000000000000001000000010000000000000000100100000000
000000000000000000000011000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000100000000000010100000001011000000000000000000

.logic_tile 2 7
000000001100000000000011100011111000111000010000000000
000000000000000111000010100000011000111000010000000000
001000000000001000000011101011011010101001010000000000
100000000000000001000000000101010000111100000000000000
010000000000000000000000000001001111101000010000000000
010000000000000000000000001111101101110100000000000010
000000000000001000000110000011101110110101000100000000
000000000000001111000000000111111001001010110000000000
000000000000001000000000001111100000110000110100000000
000000001000000001000000000001101110001111000000000000
000000000000000001100000011001000001110000110100000000
000000000000000000000010000011001001001111000000000000
000000000000001001100110000001000001011001100100000000
000000000000001101000000000000101101011001100000000000
010000000000000000000000001011011010111100000100000000
100000000000000000000010000101010000000011110000000000

.logic_tile 3 7
000001000000000000000000010000000001100000010001000000
000010100000000000000011000111001000010000100001000000
001000000000001001100000001111000000000000000010000000
100000000000000111100000001011000000010110100000100000
010000001110000000000000000000001100000100000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011011011000000000010000000000000
000000000000000001000010000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110001001101110101001010000000001
000000000000000000000100001011000000101010100000000000
000001000000000001000000000000011000000011110000000000
000010100000000000100000000000000000000011110000000100
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000001000000010110000000000000000000100000000
000000000000000001000110000011000000000010000000000000
001000000000000101000000010000011010000100000100000000
100000000110001101000011010000000000000000000000000100
010000001100001111100011000000011010000100000100000000
110000000000000011100000000000000000000000000000000000
000000000000001111100000001000001001111000010000000000
000000000000001111000000000111011000110100100000000000
000000000001010000000000000001011101101001010000000000
000000000000000111000000000001101000110000000000000000
000010100000000001100000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000001010000100000100000100
000000000000000000000000000000000000000000000000000001
000000000000001000000000000000011000000100000100000000
000000000000000001000000000000010000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111000000000000000000000000000000
100000000110000000000100000000000000000000000000000000
010001000000000111100111100000000000000000100100000000
110010100000000000100000000000001111000000000000000100
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000100
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000010000000011000000100000100000000
000000000000010001000000000000010000000000000000000001
000000000000000000000000000000011100000100000100000100
000010000000000000000000000000010000000000000000000001

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000111000000000001000000000000000000100000000
100000000000000001000000001101000000000010001000000000
110010000000000000000000001000011110111000010000000000
110000000000000000000000000001001000110100100000000000
000000000000011011100000010000001110000100000100000000
000000000000001001000011100000000000000000001000000000
000011000010000000000000000101100000000000000100000000
000010100000000000000000000000000000000001000000000000
000000000001000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000001110000001100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000001100000000000000100000000
110000000000000101000000000000000000000001001000000001

.logic_tile 7 7
000000000000000000000000010000000000000000100100000000
000000000000000000000011110000001010000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000001000111100000011010000011110000000000
010001000000000101000100000000000000000011110000000000
000000000000001000000111110000011010000100000100000000
000000000000001111000111000000010000000000000000000000
000000000000000001000000001101001100111100000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000001100000100000100000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000

.ramb_tile 8 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000010100011100000010110100000000000
000000000000000000000010100000100000010110100010000100
001000000000000000000000000000000001100110010000000000
100000000000000000000000001001001010011001100010000100
110000000000000000000000000000000000000000000000000000
110000000000001101000000000000000000000000000000000000
000000000000000101000000011000000000000000000100000000
000000000000000101000010011111000000000010000000000000
000000000000000000000110000101100001010110100000000000
000000000000000000000000001001101010110000110000000000
000010100001010000000110000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
000000000000000000000111000000001100000011110000000000
000000000000000000000100000000010000000011110000000010
000000000000000000000000000000000000000000000100000110
000000000000000000000010100101000000000010000000000000

.logic_tile 10 7
000000000000000000000000011101100001101001010000000000
000000000000000111000010001001101010110000110000000000
001000100000001101000111000101100000000000000100000000
100001000000000101000011100000100000000001000000000000
110000001100001111000000000000011000000100000100000000
110000000000000001000010100000010000000000000000100000
000000000000000111000111000000001100111000010000000001
000000001010000000000110110101001110110100100000000000
000000000000000000000000000000000000000000100100000000
000000000000000001000000000000001000000000000000000000
000000000000000001100000001001101110000011110000000010
000000000000000000000000000001000000101001010000000000
000000000000000001100111100000000000000000000100000000
000000000000001101000000000101000000000010000000000000
000001000000000000000000000000001001010010110000000000
000000000000000000000000001101011100100001110000000000

.logic_tile 11 7
000000000000000000000011111001100001001111000000000000
000000000000001101000011100001101111101001010000000000
001000000000001001100110110101011010111100000000000000
100000000000000101000010101011010000000011110000000001
010000000000000111100110100000001010000100000100000000
010000000000000000100011110000010000000000000000000000
000000000000000011100110001001000001101001010000000001
000010000000000001100000000101001100110000110000000000
000000000000001000000110000000011000000100000100000000
000000000000000001000100000000000000000000000000000000
000000000000000101000000000000000000000000000100000000
000000000000000000100000001111000000000010000000000000
000000000000000000000000010000001001111000010000000000
000000000000000000000010001101011010110100100000000000
110000000000001001000110000001101101011110000000000000
110000000000001001000100000000101110011110000000000000

.logic_tile 12 7
000000000000000000000110010001101000111100000100000001
000000000000000000000010000011010000000011110000000000
001000000000000101100000001011000000101001010000000000
100000000000000000000000000001001001110000110000000000
010000000000100000000111010111101010111100000100000001
110000000001000000000110101001110000000011110000000000
000000000000001111000000010000001001111000010000000000
000000000000000101000010001101011111110100100000000000
000000000110001000000000000000000000000000000000000000
000000000001000001000010000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000101111100100101100100000000
000000000000000000000000000000111101100101100010000000
010000100000000000000110000111101111100101100100000000
110001000000000000000010100000101010100101100000000010

.logic_tile 13 7
000000000000000000000000010101100001101001010000000000
000000000000000000000011011001101111110000110000000000
001000000000000101000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000000000001000000010001000011001111000010000000000
110000000000001111000000000111001100110100100000000001
000000000001010001000010110001100000101001010000000000
000000000000000101100010101011101010110000110000000100
000000000000000000000110101101111100101001010000000000
000000000000000000000000001101010000111100000000000001
000000000000000000000111010011100000000000000110000000
000000000000001001000110000000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000010000000001111000000000000000000
010000000000000001100110000000000000000000000100000000
110000000000000000100000001111000000000010000000000000

.logic_tile 14 7
000000000000000000000110001000001011111000010000000000
000000000000000000000000001001001000110100100000000000
001000000000000011100111010000001110000011110000000000
100000000000001101000110100000010000000011110000000000
110001000000001000000011111111101110100101100100100000
010010100000000101000011011101111011001100110000000000
000000000000000111000110011000011110100101100100000001
000000000000000000100011101001001001011010010000000000
000000000000000011100000010111101100111100000000000000
000000000000000000000011110111000000010110100000000000
000000000000010000000000011000000000010110100000000000
000000000000100000000010001101000000101001010000000000
000000000000000101100111010001101011100101100100000000
000000000000000000000110000000011101100101100000100000
010000000000000111000000010101100001011001100100000000
110000000000000101100011010000101111011001100000100000

.logic_tile 15 7
000000000000000000000010101011000000110000110000000000
000000000000000000000110000001001001001111000000000001
001010000000000000000000000011100001110000110000000000
100000000000001101000000001001001010101001010000000000
010000000001000111000011111000011011100001110010000000
110000000000000000000011100111011011010010110000000000
000000000000001000000010111101000000110000110000000000
000000001110001011000111111011001011001111000000000100
000000000000000001100000000011101010101101000000000000
000000000000000000010000000000111010101101000000000000
000000100110001000000010100101111111100101100000000000
000000000000000001000000000000101011100101100000000001
000000000000000000000000001001011010111100000000000100
000000000000000001000000000011100000000011110000000000
000000000101000101000000000000000000000000000100000000
000000000000100000100000000111000000000010000000100000

.logic_tile 16 7
000000000001000000000000000111000000000000001000000000
000000001110100000000000000000100000000000000000001000
000000000000000000000000010111101100001100111000000000
000000000000000000000010010000110000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000010110000100000110011000000000000
000000000000010000000000010111001000001100111000000000
000000000000100000000010100000000000110011000000000000
000000000000000000000000010111001000001100111000000000
000000000000000000000010100000000000110011000000000001
000000000000001001000010110101101000001100111000000000
000000000000000101100010100000100000110011000000000001
000000000000000000000110100001101000001100111000000100
000000000000000000000000000000100000110011000000000001

.logic_tile 17 7
000000000000000101000000000000011100000011110000000000
000000000000000101000000000000010000000011110000000000
001000000000001000000010101001000000110000110000000000
100000000000000101000100001001001111001111000001100000
110000000000000000000000010000000000010110100000000000
010000000000000000000011000011000000101001010000000000
000001000000000001000010101001000000001111000000000000
000000100000000000000000001001001111010110100000000000
000000000000000101000000000111100000000000000110000000
000000000000000101000010000000100000000001001000000100
000000000000000000000010100001111010010110100000000100
000000000000000101000000001101011000111100110000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000010100011000000101001010000000000
010000000000000000000000010000000000001111000000000000
110000000000000000000011100000001100001111000000000000

.logic_tile 18 7
000001000000000000000110000001000000000000000100000000
000010100000000000000000000000100000000001001000000001
001000000000001000000000000101000000000000000100000000
100000000000000001000000000000100000000001001000000000
110000000000100000000111111111111100101001010000000000
010000000001010000000010000011100000111100000000000000
000000000000100001100000000101100000000000000100000000
000000000000000000000000000000000000000001001000000000
000000001100000001100000011101000001101001010000000000
000000000000000000000010111011101010110000110000000000
000000100000001101100000001000000000000000000100000000
000001000001010101000010111111000000000010001000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000010110000000000000000001000000000
110000000000100011100000010000011000111000010000000000
110001001011010000000010001111001001110100100000000000

.logic_tile 19 7
000000000000000000000000011101001100101001010000000000
000000000000000000000011111101000000111100000000000001
001000100000000000000010110000011010100101100100000000
100001000000000000000010100101011100011010010000000000
010000000000001101100010100101111110110001100100000000
010000000000000101000000001011111010001110010000000000
000000001100000011100110110000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000001100000010111111010101000010000000000
000000000000000000000010001011111010110000100000000000
000010000000000001100000001001100001110000110100000000
000000000000000000000000000011101110001111000000000000
000000000000000101100000000101111110010101010100000000
000000000000000000000000000000110000010101010000000000
010000000001001000000000011111001010101001010000000100
110000001010100001000010001001010000111100000000000000

.logic_tile 20 7
000000000000001000000000010000000001000000100100000000
000000000000000001000011010000001101000000000000000000
001000000000000011000000000000001010000100000100000000
100000000000000000000000000000010000000000001000000000
010000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111000110000101100000000000000100000000
000000000000000000100000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000010111000000000000000100000000
000000000000000000000010000000000000000001001000000100
000000000000000001100000000001100000000000000100000000
000000000000000000000000000000000000000001001000000000
010000000000000000000000000001000000000000000100000000
110000000000000000000000000000000000000001001000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001110000000000001000000

.logic_tile 22 7
000000000000000000000000000000001000111100001000100000
000000000000000000000011100000000000111100000000010000
001000000000001000000000000101000000000000000100000000
100000000000000001000000000000000000000001001000000000
010000000000000011000000000000000001000000100100000000
010000000000000000100000000000001011000000000000000000
000000000000010000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001100000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000001000000000001100000000000000100000000
110000000000000000000000000000000000000001000000000000

.logic_tile 23 7
000000000000000001100000010000000000011001100110000000
000000000000000000000010100011001010100110010000000000
001000000000000001100000001011001011101000010000000000
100000000000000000000000000001001010110000100000000000
110000000000000101100000001001001110111100000100000000
110000000000000000000000001101010000000011110000000100
000000000000001111000110100101100000101001010000000000
000000000000000101000000001111101000110000110000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001101001101110001100100000100
000000000000000000000000000001001010001110010000000000
000000000000000000000011010011011110111100000100000100
000000000000000000000010001001110000000011110000000000
010000000000000000000000010000000000000000000000000000
110000000000000000000010000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000010000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000111000000001010000011110000000000
000000000000000000000100000000010000000011110000000000
001000000000000101000010100000000000001111000000000000
100000000000000000000000000000001010001111000000000000
110000000000000101000010100001000000000000000100000000
110000000000000101000010100000100000000001000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000010000000000000000010000000000010110100000000000
000000010000000000000010000101000000101001010000000000
000000010000000000000000000000001010000011110000000000
000000010000000000000000000000010000000011110000000000
000000010000000000000111000000011000000011110000000000
000000010000000000000100000000010000000011110000000000
000000010000000000000000000011000000010110100000000000
000000010000000000000000000000100000010110100000000000

.logic_tile 2 8
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000110
001000100000000000000000000000000000000000000100000000
100001000000000101000000001111000000000010000000000000
110000000000001000000000000101000000000000000100000000
010000000000001011000000000000000000000001000000000100
000000000000001101000010100000011010000100000100000000
000000000000000011000000000000010000000000000000000001
000001010000000001100000010011000000010110100000000000
000010110000000000000010110000000000010110100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000011010000100000100000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000011010000100000100000100
000000010000000000000000000000000000000000000000000100

.logic_tile 3 8
000000000000000000000010101000000000010110100000000000
000000000000000000000010110011000000101001010000100000
001000000000000000000000000000000000001111000000000000
100000000100000101000000000000001101001111000000000000
010000000000000101000111101001001010010111100000000000
110000000000000000100110100011111010001111100000000000
000000000000000000000000000011001110010101010100100000
000000000000000000000010100000010000010101010000000000
000000010000000000000110100000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000010000001000000000000000011100000011110000000000
000000010000000101000010100000010000000011110000000000
000000010000001000000110010000001110000011110000000000
000000010000000101000010000000000000000011110000000000
110000010000000000000000000001011001100011010000000000
100000010000000000000000001111101011000110110000100001

.logic_tile 4 8
000000000000000011100000010000000001000000100100000000
000000000000000000000011010000001011000000000000000000
001000000000000000000010101011001010011001100000000000
100000000000000000000000001001011011001100110000000000
010000000000001011100010110101011000010110100000000000
010000000000000001100010011101010000000011110000000000
000000000000001000000111000000000000000000000100000000
000000000000000011000100000001000000000010000000000000
000000010000001000000000000000000000000000000100000000
000000010000000001000000000101000000000010000000000000
000000010000000101100000000000000001000000100100000000
000000010000000000000010000000001100000000000000000000
000000010000000000000000000101100000000000000100000001
000000010000000000000000000000000000000001000000000000
000000010000000000000000000011101011000100100000000000
000000010000000000000000000101111001010010000000000000

.logic_tile 5 8
000000000000000000000010100001111010100101100100000000
000000000000000000000010100000101100100101100000000000
001000100000001111000111000101101000000011110000000000
100001000000000011000110101101010000010110100000000000
010000000000000111100011110111000000101001010000000000
110000000000000000100010100101001110110000110000000001
000000000000001101100000011000001101111000010000100000
000000000000000001000010100101001001110100100000000000
000000010000001001100000000011111000101001010000000000
000000010000000001000010001011000000111100000000000000
000000010000000001100000001000001101100101100100000000
000000010000000000000010110001011100011010010000000000
000000010000000101100000000011001001001011010000000000
000000010000000101000000000000011101001011010000000000
010000010000000000000000011001100001001111000000000000
010000010100000000000010001111101011010110100000000000

.logic_tile 6 8
000000000000000000000110000000011011100101100100000000
000000000000001101000010100011001000011010010000000010
001010000000001001100110010101101000111000010000000000
100000000000001001100110010000111001111000010000000000
110000000000001000000110000001101100101000010000000000
110000000000001001000100001101111101111000000000000000
000010000000000011100010110101101000100101100100000000
000001000110000101100010000000111001100101100000000001
000000010000001001100110111001101011000110100000000000
000000010000000001000010100111001100001111110000000000
000000010000001000000000001111111001101000010000000000
000000010000000101000000000001011111111100110000000000
000000010000000000000111000011011010111100000110000100
000000010000000000000000000001010000000011110000000000
010010010000001101100000010000000001000110000000000000
110000011010000101000010100101001110001001000000000000

.logic_tile 7 8
000000000000000000000000010101000000000000001000000000
000000000000000000000011100000000000000000000000001000
000000000000001000000000000000000001000000001000000000
000000000000000111000000000000001011000000000000000000
000000000000000000000000010101001000001100111000000000
000000000000001111000011110000100000110011000000000000
000000000000000111100010110000001001001100111000000000
000000001010001111000111110000001010110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001000110011000000000000
000000010000000000000000000101101000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010000000000000000000000001000001100111000000000
000000010000000000000000000000001001110011000000000000
000000010000000000000000000101101000001100111000000100
000000010000000000000000000000000000110011000010000000

.ramt_tile 8 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 8
000000000000001000000010100000011000100101100100000000
000000000000001001000100000001011100011010010000000000
001000000000000101000111000000000000010110100000000000
100000000000000000100000000011000000101001010001000000
010000000000000000000011100000000001001111000000000000
110000000000000111000000000000001110001111000001000000
000000000000000000000000000000000000011001100100000000
000000000000000000000010111011001010100110010000000100
000000010000001101000110000000011000000011110010000000
000000010000000001000000000000000000000011110000000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000001001000000101001010001000000
000000010000000000000010100000000000010110100010000000
000000010000000000000000001111000000101001010000000000
010000010000000101000000001000000000010110100000000000
000000010000000000000000001101000000101001010001000000

.logic_tile 10 8
000000000000001000000111010001111010111100000100000000
000000000000000001000110000001010000000011110000000000
001001000000000111000000010101101000111100000000000000
100000001110000000000010000111110000010110100000000000
010000000000001101000011100000001111011010010100000000
110000000000000111000010001001001011100101100000000000
000000000000010001100110010011101110100101100100000000
000000000000100000000010010000011100100101100000000000
000000010000001001100000000111100000111111110000000000
000000010000100101000000000101000000000000000000000000
000000010001010000000000000011011010100101100100000000
000000010000000001000000000000001011100101100000000000
000000010000001000000110000001001011100101100100000000
000000010000001101000000000000101001100101100000000000
010010010000001000000000001001000001010110100000000000
000000010000001001000000000001001011001111000000000000

.logic_tile 11 8
000000000000000101100000000001000001101001010000000000
000000000000000101000011101101001000110000110000000000
001000000000001000000000010111000000110000110100000000
100000000000001011000010000011001111001111000001000000
010000000000000000000110101011001111101000010000000000
010000000000000000000000001011101001110000100000000000
000000000000000111000110000001000001100110010000000000
000000000000000000100000000000001111100110010000000000
000000010000000101100010000000011101110011000000000000
000000010000000000000000000000011100110011000000000001
000000010001011001100110010111000000101001010000000000
000000010000001001000110101111001100110000110000000000
000000010000001001100000011111001101110001100110000000
000000010000000111000010001011011001001110010000000000
010000010000000000000110111101111110111100000100000000
110000011010000000000010010011110000000011110000000001

.logic_tile 12 8
000000000000000000000000001011001110101001010000000000
000000000000000000000000001101110000111100000001000000
001000000000000000000000000000011100000100000100000000
100000000000000111000000000000010000000000001000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000001100010010000000000000000000100000000
000000010000100000000010100101000000000010001000000000
010000010000000000000000000111000000000000000100000010
010000010000000000000000000000000000000001001000000000

.logic_tile 13 8
000000000000001001100000010011100001101001010000000000
000000000010000001000011011001001111110000110000000000
001000000000010101000111000011011010011010010100000000
100000000000000000000000000000011000011010010000100000
110000000000001011100110000000011000100101100100000000
110000000000001001100000001011011011011010010000100000
000000000000000000000111000001001011111000010000000000
000000000110000000000100000000001110111000010000000000
000000010000000000000000010111100000110000110100000000
000000010000000001000010000001001010001111000001000000
000000010000000001100000010001011111100101100100000000
000000011011000000000010100000111100100101100001000000
000000010001010000000010000001101011111000010000000000
000000010000000000000000000000001101111000010000000000
010000110000001000000110000101101100110100100000000000
000000011000000001000000000000101000110100100000000000

.logic_tile 14 8
000000000000000000000010000011111101110100100000000000
000000000000000101000111100000011000110100100000000000
001000000000010111100000001000001100100101100000000000
100000000000100101000000001111001001011010010000000001
010000000000001000000000000011111101100101100010000000
010000000000000111000011110000101000100101100000100000
000100000000001111000000011000011100000111100000000000
000100000000000001000010000001001010001011010000000000
000000010000001000000000000111011011100101100101000000
000000010000000001000000000000001101100101100000000000
000000010000000101100111011011000000110000110000000000
000000010110000001000010011111001001101001010000000000
000000010000001101100000000000011011100101100100000000
000000010000001001000000000001011110011010010001000000
010000010000000001100000010000001110010101010000000000
110000010000000000100010101101000000101010100000000011

.logic_tile 15 8
000000000000001000000000000000000000000000001000000000
000000000010001111000000000000001011000000000000001000
000000000000000000000000000000001010001100111000000000
000000000000000000000000000000011110110011000000000000
000000000000000000000011100000001001001100111000100000
000000000000000111000100000000001010110011000000000000
000000000000111111100000010001001000001100111000000000
000000000000010111100011010000000000110011000000000000
000000010000000000000000000101101000001100111000000000
000000010000000000000011000000000000110011000000000000
000000010000000000000000000011001000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010000000000000000000101101000001100111000000000
000000010000000111000000000000100000110011000000000000
000000010000000000000000000000001000001100110000000000
000001010000000000000000000000001010110011000000000000

.logic_tile 16 8
000000000000000000000000000000001000001100111000000001
000000000000000000000000000000001110110011000000010000
000000000000000000000000000001101000001100111000000010
000000000000001101000000000000000000110011000001000000
000000000000000101100000000011001000001100111000000000
000000000000000000000000000000000000110011000000000001
000000000000001011100000000011101000001100111000000000
000000000000001111100010000000100000110011000000000001
000000010000000001000000001101101001001100110000000000
000000010000000000000000000111101010110011000000000100
000000010000000000000010101011100001110000110010000000
000000010000001111000011110101001101001111000000000000
000000011100000101100000000101100000010110100000000000
000000010000000000000000000000000000010110100000000000
000000010000000101000000001011101011000110110000000000
000000010001010000000000000101001101010011100000000000

.logic_tile 17 8
000000000000000000000110010011000001110000110000000000
000000000000000000000110001101101000001111000001100000
001010100000001101000000000000000000010110100000000000
100010000000000111000000001011000000101001010000000000
110010100000000000000010110001011010111100000100000000
110001000000000000000010011001100000000011110000000010
000000000000001001100111011000000000010110100000000000
000000000000001001100111110011000000101001010000000000
000010010000000000000010001000011001011110000000000000
000000010000000101000000001101001110101101000000000000
000000010000000101100000010001101010010110100000000000
000000010001010001000010001011010000111100000000000000
000010110000000000000111101000001011100101100100000000
000000010000000000000000001011011010011010010000100000
110000010000000001100000011011000001001111000000000000
010000010000000000100010101111001011101001010000000000

.logic_tile 18 8
000000000000000000000111100011000000000000000100100000
000000000000000000000000000000000000000001000000000000
001000000110000000000000001000000000000000000100000000
100000000000000000000000000101000000000010000000000000
010000000000001000000011101000000000000000000100100000
110000000000000001010000001101000000000010000000000000
000010101100100000000011100111001110010111100000000000
000001000000010001000100000101011110001111100000000000
000000010000000011100000000000000001000000100100000000
000000010000000001000000000000001100000000000000000000
000001010000100000000000000011000000000000000100000000
000000110000010001000000000000000000000001000000000000
000000010001001001100110100000001000000100000100000000
000000010000100101000000000000010000000000000001000000
000010110000000000000000001000000000000000000100000000
000001011000000000000010001111000000000010000000000000

.logic_tile 19 8
000000000000000000000010100000001100000100000100000000
000000000000000000000100000000000000000000000000000000
001000000000100001100111000101100000000000000100000000
100000001011000000100100000000000000000001000000000000
110000000000000000000010000101000000000000000100000000
110000000000000001000000000000000000000001000001000000
000001000000000001010010100101000000000000000100000000
000010000000000000000000000000100000000001000000000000
000000010000000001000010000000001100000100000100000000
000000010000000000000000000000010000000000000000000000
000010010001000001000000000000000001000000100100000000
000000010000100000000000000000001001000000000000000000
000000010000000000000011000001011001111000010000000000
000000010000000000000000000000101011111000010010000000
000000010000100000000000001000000000000000000100000000
000000010000000000000000000011000000000010000011000000

.logic_tile 20 8
000000000000000000000110000000001000000100000100000000
000000000000000000000011100000010000000000001000000000
001010100000000001100110000111011101111000010000000000
100000000000000000000000000000111011111000010000000000
010000000000001000000000000001100000000000000100000000
010000000000000001000000000000000000000001001000000000
000001000000000101000000011000000000000000000100000000
000000100000000000000010001101000000000010001000000000
000000010000000000000000010000011000000100000100000000
000000010000000000000010000000010000000000001000000000
000000010000000000010000010000011010000100000100000000
000000010000000000000010100000000000000000001000000000
000000010000000000000110100000000000000000000100000000
000000010000000000000000001011000000000010001000000000
110000010000000111000000000000000000000000000100000000
110000011000000000000000000101000000000010001000000000

.logic_tile 21 8
000000000000000001100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001001000000000000000000010101111011111000010000000000
100000100000000000000010100000011110111000010000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101100110001001000000101001010000000000
000000000000000000000000000011101000110000110000000000
000001010000000000000110000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000001100000010001000001110000110100000000
000000010000000000000010000001101100001111000001000000
000000010000000000000010001011000001110000110100000000
000000010000000000000000001001101101001111000001000000
110000010000001001000000001101111010111100000100000000
110000010000000111000000000111100000000011110001000000

.logic_tile 22 8
000000001100000000000000000000000001000000100100000000
000000000000001101000010100000001000000000001000000000
001000000000101101000000000001011010101001010000000000
100000000001010001100000000111000000111100000000000000
010000000000000000000111101000000000000000000100000000
110000000000000000000100000101000000000010001000000000
000010000000100001100000000000000000000000100100000000
000001000001000000000000000000001111000000001000000000
000000010000000001100000000000000000000000000100000000
000000010000000000000000001111000000000010001000000000
000000110000000000000000001000000000000000000100000000
000001011110000000000000000001000000000010001000000000
000000010000001000000110011011001110101001010000000000
000000010000000101000010001111010000111100000000000000
110000011101010011100110100000001000000100000100000000
110000010000100000000000000000010000000000001000000000

.logic_tile 23 8
000000000000000000000110110001101110111100000110000000
000000000000000000000011100011000000000011110000000000
001001000000001101100110011000001010111000010000000000
100000100000000101000010101101011111110100100000000000
010000000000001101100010111001000000110000110100000000
010000000000000101000010101001101101001111000000000100
000000000000001001100000000001111100100101100100000000
000000000000000001000010100000011101100101100000000100
000000010000000000000110011000001101111000010000000000
000000010000001101000010000001011101110100100000000000
000000010000000000000000010101100001110000110100000100
000000010000000011000010000101001010001111000000000000
000000011110001000000000011000001000111000010000000000
000000010000000001000010011001011101110100100000000000
110000010000000000000000000000001011100101100100000000
010000010000000000000000001101001001011010010010000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100100000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000101000010100000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000000101000000000000000000000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000010100000000000000000001000000000
000000000000001001000010100000001001000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000101101000001100111000000000
000000010000000000000000000000100000110011000001000010

.logic_tile 2 9
000000000000000000000010100101011010000011110000000000
000000000000000000000110100111010000010110100000000000
001000100010000000000000001101001100010111100000000000
100001000000000000000000001011011001001111010000000000
010000001110000101000111000000001110110011000010000000
110000000000001101100000000000011010110011000000000000
000000100000000000000000000011001011001110010010000000
000001000000000000000010101001101101110001100000000000
000000010000000000000000010000000000001111000000000000
000000010000000000000010010000001001001111000000000000
000000010000000000000010101000001110100101100000000001
000000010110000000000100001101001010011010010010000000
000000010000000001100010010000000000000000000100000000
000000010000000000000010011111000000000010000000000100
000010110000000000000000001000000000010110100000000000
000001010000100000000000001101000000101001010000000000

.logic_tile 3 9
000000000000000101100000000101000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000101000000000101011010001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101000000000001001000111100001000000000
000000000000000101000000000000000000111100000000000000
000000000000001011100000000000000001000000001000000000
000000000000000011000010100000001010000000000000000000
000000010000000101100000000101101000001100111000000100
000000010000000000000000000000100000110011000000000000
000000110000000000000000000000001000001100111000000110
000001010000000000000000000000001100110011000000000010
000000010001101000000000000001101000001100111000000010
000000010001000101000000000000000000110011000000000010
000000010000000000000000000000001000001100111000000100
000000010000000000000000000000001110110011000010000000

.logic_tile 4 9
000000000000000101000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
001010100001000101000000000000000001001111000000000000
100001000000100000000010100000001000001111000000000000
110000000000001011100000010001011001010000010000000000
110000000000001001000011010000001011010000010000000000
000010000000011000000010111011111111000101110000000000
000000000000000111000011011101101111101100100010100100
000000010000000000000000000101100000000000000100000000
000000010000000000000000000000000000000001000000000001
000000010001000000000000011101100000000110000000000000
000000010000100000000010100001101000010000100000000000
000000010000000000000010000101000000000000000100000000
000000010000000000000000000000000000000001000000000010
000000010000000001000000000000001010010101010000000000
000000010000000000000010001101000000101010100000000000

.logic_tile 5 9
000000000000100101000000001101011011001000100000000000
000000000000010000000011111011011110111011100000000100
001000000001001011100000011001001111110011000000000000
100000000000001011100011011011101100101001010000000000
110010100000001000000011110000001100000100000100100000
110001000000000011000010000000000000000000000000000000
000000000000001000000010101001111000000100010000000000
000000000000000101000010100011101111110111010000000000
000000010000000011100000010011111100110011000000000000
000000010000000000000010111001101110001100110010000000
000000010000000001100110010111111001011101110000000000
000000010000000000100110010001011000010001000000000000
000000010000000001100111111101101011001100110000000100
000000010000000000100010011101001111011001100000000001
000000010000000001000010000101001100111101010010000000
000000010000100000000000001101110000101001010000000000

.logic_tile 6 9
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000001000000000
001000000000010000000000010000011110000100000100000000
100000000000000111000010010000000000000000001000000100
010000000000001000000111000000001010000100000100000000
110000000000000001000010100000000000000000001000000000
000000100000000101000010101000011000101000000000000000
000000000000000101000000000111010000010100000000000000
000000010000000000000000001101101011010000100000000000
000000010000000000000000001101011010110000100000000000
000000010000000000000000000000000000000000100100000001
000000010000000000000000000000001111000000001000000000
000000010000000001100000010000000000000000000100000000
000000010000000000000010000111000000000010001000000000
010000110000000001100010011000000000000000000100000000
010000010000000001000010001111000000000010001000000000

.logic_tile 7 9
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000010101
000010000010000000000010100000001000001100111000000000
000000000000000000000110110000001110110011000010000000
000000000000001000000111100111101000001100111000000000
000000000000000111000010110000000000110011000000000100
000000000001000000000000000111001000001100111000000000
000000000100100000000000000000000000110011000010000100
000000010000000111000000000001101000001100111000000010
000000010000000000100000000000100000110011000000000001
000010010001010000000000000101001000001100111000000000
000001010000100000000000000000100000110011000001000000
000000010000000001000010001101001000110011000000000000
000000010000000001000000001001101111001100110000000110
000000110000000000000000000000000000010110100000000000
000001010000000001000000000101000000101001010000000000

.ramb_tile 8 9
000000000000000000000000010000000000000000
000000010000000000000011100101000000000000
001000100000000000000000011000000000000000
100000000000000000000011010101000000000000
010000000000000111100111100000000000000000
010000000000000000100011101101000000000000
000000000000001000000000001000000000000000
000000000000001111000011101101000000000000
000000010000000000000000001000000000000000
000000010000000000000000001001000000000000
000010010000000000000000000000000000000000
000001010000000000000000001101000000000000
000000010000000001000000000000000000000000
000000010000000000000010000111000000000000
110000010000000001000000000000000000000000
110000010000000000000000001111000000000000

.logic_tile 9 9
000000000000000011100010110000001110000100000100000000
000000000000001101000010000000000000000000000001000000
001000000010000000000111000001011011101000010000000000
100000000000000000000000001001001101110000010000000000
010000000000000001100111000001011000101010100000000000
110000000000000001000100000000010000101010100000000000
000000000000000011100010100101100000000000000100000000
000000000000000000000100000000100000000001000000000000
000001010000000001000000001000001010000111100000000000
000010110000000000000000001101001010001011010010000000
000000010000000000000010000000000000000000100100000000
000000010000100000000000000000001001000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000001001000000000000001000000000000000000000
000000010001010000000000000001000000100110010000000010
000000010100100000000000000000101100100110010000000001

.logic_tile 10 9
000000000000000000000000000000011001110011000010000000
000000000000000101000010100000011000110011000000000000
001000000000000111100111000101100000000000000100000000
100000000000000101000000000000100000000001000000000000
010000000000000011100111110000001011100101100000000000
110000000000000000100110100101011101011010010000000000
000000000000001000000111100000000001000000100100000000
000000000000000001000000000000001000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000001000000000010000000000000
000000010000001000000000010011100000000000000100000000
000000010000001011000010100000000000000001000000000000
000000010000000000000000001101111000111100000000000000
000000010000000000000000000001010000000011110000000000
000000010000000000000000000000001000000100000100000001
000000010000000000000000000000010000000000000000000000

.logic_tile 11 9
000000000000000000000010100101001101100101100000000000
000000000000000000000000000000101000100101100010000000
001010000000000000000111100000000000000000100100000000
100001000000000101000100000000001101000000000000100100
010000000000000000000010010000000001000000100100000000
110000000000000000000111010000001110000000000000000100
000000000010001000000000000000000001000000100100000000
000000000000000011000000000000001001000000000000000100
000000010000000001100110010000000000010110100000000001
000000010100000000000110001011000000101001010010000000
000010110000000111000000001000001100100101100000000100
000001010000000000000000000101011001011010010000000000
000000010000000000000000000011100000000000000100000000
000000010000000000000000000000000000000001000000000000
000001010000100001100000000000000001100110010000000000
000000010000010000100000001001001010011001100000000001

.logic_tile 12 9
000000000000000111100111000000001110000100000100000000
000000000000000000000000000000000000000000000000000010
001000000000000000000010100000000000000000100100000000
100000000000001101000100000000001000000000000000000010
010000000000000000000011101101111001000010000000000000
110000000000000000000000000101111000000000000000100001
000000000000000101000010100000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000010000000000000000001000000000000000000100000001
000000010000000000000000000111000000000010000000000000
000000010000000001100110000000000000000010000011100010
000010110110000000100100000000000000000000000010000010
000000110000000000000000000000001000000100000100000000
000000010000000101000000000000010000000000000000000010
000000011000000001000000001101100001101001010000000100
000000010000010000000000001011101100110000110000000000

.logic_tile 13 9
000000100001010000000110011001000000001111000000000000
000001000000100000000111100111101001101001010000000000
001000000000000000000000000000000000000000000000000000
100010001010010000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000000011000000000010000000100100
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000001000000000010011100000000000000100000000
000001010000000101000010100000100000000001000000100001
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010001000000000000001000101010100000000100
000000010000000000000000001001010000010101010000000000

.logic_tile 14 9
000000000000010000000000010111101101111000010000000000
000000001001100000000010000000101101111000010000000000
001000000000000000000000010000011101100101100000000000
100000000000001111000010000011011111011010010000000000
110001100000000000000011111011011010101001010000000000
110001000000000000000111101001110000111100000000000000
000000000000011000000110011101101010101001010000000000
000000000000100001000011100111110000111100000000000000
000000010000000101000110000101101010100101100100000000
000000010000000000000000000000011001100101100000000000
000000010000000000000000000001000001101001010000000000
000000010000000000000010001101101010110000110000000001
000001010000010000000111100101101101100101100100000000
000000110000000000000000000000111001100101100000000000
010000010100001000000000010101011011100101100100000000
010000010000000101000010100000111110100101100000000001

.logic_tile 15 9
000000000000001101100000000001011011110001010110000010
000000000010000101000010110000011100110001010000000000
001000000000000000000000000011011010001011010000000000
100000000000000000000000000000101100001011010000000000
010000000000000000000010010000011010100101100000000000
110001000000100000000010001001001000011010010000000000
000000000000000101000000000001001001000111100000000000
000000000000000111100011000000011010000111100000000000
000000010000001001100000010101011010101001010100000000
000000010000000001100010100011110000010101010000000000
000010110000001101100010000101101100000011110000000000
000000011010001011000100000011010000111100000000000000
000000010001010101100000001011111100000001010000000000
000000010000000000000000001111010000010100000000000000
000000110000100001100110001111011110111101010100000001
000001010001000000000100001101000000101000000000000001

.logic_tile 16 9
000000100001001011000110100000001000110011000000000000
000001000100000001100000000000011111110011000000000000
001000000000001000000110010000011001111000100100000000
100000000000000111000011110001011001110100010001000000
010010000000000011100111100000011011011110000000000000
110000000000000000100000000111011100101101000000000000
000000001100001000000000010001001011110100010110000000
000000000000000101000010000001001010010001110001000000
000000010000000101100110100000000001001111000000000000
000000010000000000000000000000001000001111000000000000
000000010000000000000000000000011110100101100000000100
000000010000001101000000001011001100011010010000000100
000000010000000111100010100000001000011110000000000000
000000010000000000000100000101011111101101000000000000
000000010000000001000000001011101110000011110000000000
000010010001010000000000001101000000111100000000000000

.logic_tile 17 9
000000000001010000000010101111101011110110000000000000
000000000000001101000111101111101001011100100001100000
000010100000000101000000010001000001100110010000000000
000000000000000000000010010000001010100110010000000000
000000000000000000000011111001100000110000110010000000
000000000000000001000011111101001101001111000001100000
000000000000000111000111001101001000000011000000000000
000000000000000101000011111101111011001100000000000000
000001010000001000000000010101100001001111000000000000
000000010000000101000010100001001010101001010000000000
000000010000000000000000000111011100000011110000000000
000010110000000000000010001001110000010110100000000000
000000010000000000000110000000011001011110000000000000
000000010000000000000100001011001011101101000000000000
000000010010000000000110000011000001100110010000000000
000000010000001001000010100000001110100110010000000000

.logic_tile 18 9
000000000000000000000010100011111111000111100000000000
000001000000000000000000001111001111000011000000000000
001000000000001101000010101001111011000110100000000000
100000000000001001000000000101001000001111110000000000
010000000000000001100111000000001100000100000100000000
110000000000000000100000000000000000000000000001000000
000000001100000001100110000101101111000001010000000000
000000000000000101100000001001101111001001010000000000
000000010000000101100110100011000000000000000100000000
000000010000000000000000000000100000000001000000000000
000000010000000001100000000000001011110000000000000000
000000010010000000000000000000001001110000000000000000
000000010000000001100110001000011010000010100000000000
000000010000000000000000000001000000000001010000000000
000010010000001000000010111101101011101000010000000000
000001010110000001000010000001001001111100110000000000

.logic_tile 19 9
000000000000001001100110000001001000111000010000000000
000000000000000001100100000000011110111000010000000000
001000000000000001100110000000001110100101100100000000
100000000000000111000011101001001000011010010000000000
010000000000001000000011100111001010100101100110000000
110000000000001001000010000000101000100101100000000000
000001000000101000000110010001101110100101100100000000
000010100001011001000110000000111011100101100000000000
000000010000000000000000000001111011100101100100000100
000000010000000000000000000000001100100101100000000000
000000010000011000000000001000011011111000010000000000
000000010000100001000000001101011001110100100000000000
000001010000000001100110011001111010111100000100000100
000000110000000000000010001101110000000011110000000000
010000010000000000000000000001000000101001010000000000
010000010000000000000000001111001010110000110000000000

.logic_tile 20 9
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000001
001000000000000001100000010000000000000000100100000000
100000000000000000000010000000001110000000000000000000
010000000000000000000010010101100000000000000100000000
110000000000000000000010000000000000000001001000000000
000000000000001001000000000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
000000010000001001100000001000011000111000010000000001
000000010000000101000000001111001100110100100000000000
000100011110000000000000000000000000000000100100000000
000000010000000000000000000000001100000000000000000000
000001010000001000000000000000001010000100000100000001
000000110000000001000000000000010000000000000000000000
010000110000100000000110101000000000000000000100000101
110001010001000000000000000001000000000010000000000000

.logic_tile 21 9
000000000000000101100000011111011100111100000100000000
000000000000000000000011000101010000000011110001000000
001000000000001001100000000000011100000011110000000000
100000000000000011000000000000000000000011110000000000
010000000000000101000000010101101010100101100100000000
010000000000000000100010100000011101100101100000000010
000000000000001101100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000010000000000000000010101101010010110100000000000
000000010000000000000010001011010000000011110000000001
000000010001010000000110000000001011100101100100000000
000000010000100101000000000001001000011010010000000100
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
010100011110010000000000001000001010111000010000000000
010000010000000000000000000001001000110100100000000000

.logic_tile 22 9
000000000000000000000000010001111111111000010000000000
000000000000000000000011010000011100111000010000000000
001001000000000001100110001000000000000000000100000000
100000100000000000000000001001000000000010001000000000
010000000000000001100000010000000000000000100100000000
010000000000000000000010000000001010000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000001000000000000000000000000000000100000000
000000011010000101000000001101000000000010001000000000
000000010000000000000000000101000001101001010000000000
000000010000000000000000001011101111110000110000000000
110000010000000001000110110000011010000100000100000000
110000010000000000000010000000010000000000001000000000

.logic_tile 23 9
000000000000001101000110010000001101100101100100000000
000000000000000001000010000001001011011010010000000000
001000000000000001100000010000011111111000010000000000
100000000000000000000010000001011000110100100000000000
010001000000000101100011110000001001111000010000000000
110010100000000000000110100101011001110100100000000000
000000000000000101100110110001101010111100000100000000
000000000000000000000010101001100000000011110000000000
000000010000000001100000000111111011100101100100000000
000100010000000000000000000000011010100101100000000000
000000010000000000000110000111100001110000110110000000
000000010000000001000000000001101000001111000000000000
000000010000000000000000001000001100111000010000000000
000000010000000000000000001101001000110100100000000000
110000010000001000000110001000001000100101100100000000
010000010000000001000100001011011011011010010000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000010010000
001010000000011000000110000000001001001100111000000000
100001000000101001000110110000001001110011000010000000
010000000000000000000111000000001001001100111000000000
110000000000000000000100000000001000110011000000000100
000000000000000000000011100000001001001100111000000000
000000000000001101000000000000001111110011000000000001
000000000000000000000000010000001001001100111000000000
000000000000000001000011000000001111110011000000000001
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001100110011000000000001
000000000000000000000000000101101000110011000000000001
000000000000000000000000001011001100001100110000000010
000000000000000000000110110000011010000100000100000000
000000000000000000000010100000010000000000000000000000

.logic_tile 2 10
000000000000000000000000000000011100000100000100000000
000001000000000101000000000000000000000000000000000000
001000000000000000000000000000011100000100000100000000
100000000000001001000010100000000000000000000000000000
110000000000000101000000000000011010100101100000000000
110000000000000000100000000001001010011010010010100000
000000000001001000000000010001100000000000000100000000
000000000000101011000011000000000000000001000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000101001000110000110000000000
000000000000000001000010000000000001001111000000000000
000000000000000001000000000000001101001111000000000000
000000000000000000000111001000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001011001111000000000000

.logic_tile 3 10
000000000000000000000011100111101000001100111000000000
000000000000000000000000000000000000110011000010010000
001010000000001001100000000111001000001100111000000000
100001000000001001000000000000000000110011000010000000
110000000000000011100111000111001000001100111000000000
110000000000001101100000000000100000110011000000100100
000000000000000000000000000101001000110011000000000000
000000001110000000000000000101001101001100110000100100
000000000000000000010010011000000000010110100000000000
000000000000000000000110110001000000101001010000000000
000000000001010000000110011011001010111100000100000100
000000000000100000000010000001110000000011110000000000
000000000000000101100010010000011000111000010000000000
000000000000000000000010101011001011110100100000000000
110000000000001000000000001000011100100101100100000000
100000000000000001000000001011011001011010010000000000

.logic_tile 4 10
000000000000000011100110001001001110101111100000000010
000000000000000000100110111101001011010000010000000100
001000000000000101000110001000000000010110100000000000
100000000000000000000010100101000000101001010000000000
110000000000000101000010100111000000010110100000000000
100000001010000000100010100000000000010110100000000000
000000100000001000000010110001011001110010100000000000
000001000000001011000011001001111001010100110000000000
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000100000000001000000100000
000000000000000000000000001001101000110011000000000010
000000000110000000000000001001111001001100110000000001
000000000000001000000000000001101010110010010000000010
000000000000001101000000000000011010110010010000000001
000000000000000000000000000000001011010010100000000000
000000000000000000000000001101001000100001010000000000

.logic_tile 5 10
000000000000001000000010101001100000111111110000000000
000000000000000001000010100101000000000000000000000000
001000000000000011100000000000001000000100000101000111
100000000000000000000000000000010000000000000011000001
110000000000000101000110100011000000110000110000000000
010000000000000000000000000001101011001111000000100100
000000000000000101000000000001001010101101000000000000
000000000000000000000000000000011101101101000000000000
000100000000000000000010101011111000001100110000000000
000000000000000000000110010101001110110011000011000000
000000000000000001100000001011101010010011100000000000
000000000000000000000010011111101001000110110000000000
000000000000000111100000000011111001001100110000000000
000000000000000000100000000111001010101001010000000000
000000000000000000000000011101011100110011000000000000
000000000000000000000010011111011001001100110010000001

.logic_tile 6 10
000000001010000000000010100111111010101001010000000000
000000000000001101000000000001010000111100000000000000
001000000000000011100010101000011110111000010000000000
100000000000000101100000000001001011110100100000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000111000000000000001101000101110000000000
000000000000000101000010101001001010001010110000000001
000000000000001000000000000111111010100101100100000000
000000000000000101000000000000011000100101100000000000
000000000000000000000000001111100000110000110100000000
000000000000000000000000000001001011001111000000000000
000000000000001000000000001111101000000110100000000000
000000000000000001000000000001111100000111000000000000
010000000000001001100110000111100001110000110100000000
110000000000000001000010000111101001001111000000000000

.logic_tile 7 10
000000000000000000000000001000000000000000000100000000
000000000000001111000010000011000000000010000000000000
001000000000000101000111000000000001000000100100000000
100000000000000000000100000000001010000000000001000000
010000000000000000000000000000000001000000100100000000
010000000000000000000010110000001011000000000000000000
000100000000001000000110100000000000000000000000000000
000100000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000000011000000000000001001000000000000000000
000000000000000001100000000001101010101001010000000000
000000000000000000000000000111010000000011110000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000010

.ramt_tile 8 10
000000000000000111100111100001100000000000
000000000000000000100110000111000000000001
001000000000000111100011110101000000000000
100000000000000000100010111101000000100000
110000000001001111000011100001000000000000
110000100010000111000010001011000000000001
000000000000001111000111100101100000000000
000000000000001111000010000101100000000100
000000100000000000000000011101100000000000
000000000000000000000011111001000000000001
000000000001010000000000001011100000000000
000000000000000000000011111101100000100000
000000000000000111100011100001000000010000
000001000000000000000000001001100000000000
010000000000000000000000001101000000000000
110000000000000000000000001001100000000100

.logic_tile 9 10
000000000001001101000111000101101010110101000100000000
000000000000001111000111100011111000001010110000000000
001000000000001111000110000000001011001100110000000010
100000000010101001000000000000001000001100110000000001
010000001010000101000111101000000000010110100010000000
110000000000000000100110000001000000101001010000000000
000000000000000000000110010101100000010110100010000000
000000000000000000000111010000100000010110100000000000
000000100001001000000000000001001111000000110000000100
000000000000000001000000001001101110110000000000000000
000000001000000000000000000000001000100001110000000000
000000000000000000000000000111011001010010110000000000
000000001010001001000000000111000000001111000001000100
000000000000001101000000001001001010010110100000000000
010000000000000111000000000111000001110000110100000000
000000001000000000000000000001001001001111000000000000

.logic_tile 10 10
000000000000000000000000000101000000000000000100000001
000000000000000101000010100000000000000001000000000000
001000000000001101100000000101011001101000110000000000
100000001000000101000010101111011100110001010000000000
010000000000000111100011100101111001101101000000000000
110000000000000001100010100000101111101101000000000000
000000000000000111100000011001001100000011110000000000
000000000000000101000010010101010000101001010000000000
000000000000000000000011110101100000010110100010000000
000000000000000000000110000000100000010110100000000000
000011100000000001100000000001011001100011010000000000
000010100000000000000000001011101000000110110000000000
000000000000000000000000010101011000101010100000000010
000000000000000000000010000000100000101010100000000001
010001000001000000000110000011011000101010100000000100
110010000000100000000100000000110000101010100001000000

.logic_tile 11 10
000000000000000000000010100000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
100010000001000000000000000000000000000000000000000000
010000000000000000000011100001000000010110100000000001
110000000000000000000000000000100000010110100001000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000101011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000001000000000000000100000000
000010100000100000000000000000100000000001000010000000

.logic_tile 12 10
000000000000000000000000010101000000000000001000000000
000000000001000000000010000000100000000000000000001000
001000000000000001000110010000000001000000001000000000
100000000000000000110010000000001000000000000000000000
110000000000000000000110000000001000001100111100000001
010000000000000000000011100000001001110011000011000001
000000000000100011100000000101001000001100111111000000
000000001100000000100000000000100000110011000000100001
000000000010000000000000000000001001001100111100000000
000000000000000000000011110000001100110011000010000000
000000100000001001100000000000001001001100111100000000
000011001111000001000000000000001100110011000001000000
000000001000000000000000000000001001001100111100000000
000100000000000000000000000000001001110011000001000000
010010000000000000000000000000001001001100110110000000
110100000000000000000000000000001001110011000000000000

.logic_tile 13 10
000000000000000000000000000101001110100101100100000000
000000000000000000000000000000111100100101100000000010
001000000000011000000000001000011000111000010000000000
100010100000000001000000000101001010110100100010000000
110000000000000000000000000000000000000000000000000000
010000000000000111000010000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000001000000000000101101011100101100100000100
000010100000000001000010000000001000100101100000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000001010001000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000001000000000001000000000000000000100000000
000000000000000111000000001111000000000010000000000100
001000000000101000000111100000011110000011110000000000
100000000000011111000100000000010000000011110000000000
110010000001010111000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000001111000000001111000000101001010000000000
000000000001000000000111000000011010000100000100000000
000000001000000000000000000000000000000000000000000001
000000000000000000000000000001011000100001000000000100
000000000000000000000000001011001110000100100000000000
000010100000001001000011100000001111011110000000000000
000001000000001001000010100001001000101101000000000001
000000000000000000000010101111001010000000110000000000
000000000000000000000000001001001101110000000000000001

.logic_tile 15 10
000000000000000101100110100000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000010101000000000000001010001100111000000000
000000001110101101100000000000001000110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000100000000000001000110011000000000000
000010000000000000000000000000001001001100111000000000
000001000010000000000000000000001110110011000000000000
000000000001000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000001010000000000000000001001001100111000000000
000000001110100000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000100000000001000010000111101000001100111000000000
000001001010001101100000000000100000110011000000100000

.logic_tile 16 10
000000000000000001100111000101101001100101100000000001
000000000000000000100110000000011111100101100000000000
001000100101010000000000011000011101011010010010100000
100000000000100000000011000011011101100101100000000000
010000000000000111000110000001000000000000000000000000
010000001110000000000111100011001011110000110000000000
000000100001001101000110010101001100000010100000000000
000001000000101001000010100001100000010100000000000000
000000000001010001100000010000001011111000100100000100
000000000000100001100011000101011011110100010000000000
000000000000000001000010110000011001001011010010000000
000000000000000000010010100011011011000111100000000000
000000000000000000000000001000000000011001100010000000
000000000000000000000000000101001101100110010000000000
000000000000000000000110100001100001001111000000000000
000000000100000000000000000011101011110000110000000000

.logic_tile 17 10
000000000000000000000000000000000001000000100100000000
000000000000000000000011100000001110000000000000000000
001000000001000011100110000000000000000000100100000000
100000000000100101100000000000001101000000000000000100
110000000000000011100000010101100000010110100000100000
110000000000000000000011010000000000010110100000000000
000010001110001000000010100011111011011110000000000000
000010100000001001000110100000111000011110000000000000
000000000000000000000010100001101011010010110000000000
000000000000000000000000000000111000010010110000000000
000000000000000000000000011101000001110000110010000000
000000000010000000000010001101001111001111000001000000
000001000000000101000010000000000000000000000100000000
000010000000000000000000000111000000000010000000000000
000001000010000001000000000000001000000100000100000000
000000000000000000000010010000010000000000000000000000

.logic_tile 18 10
000000000000000000000010111011111010111100000000000000
000100000000000000000010000011000000000011110001100000
001000000000000000000010000000000000000000000110000000
100000000000100101010100001111000000000010000000000000
110010000000000000000000001001000001011001100000000000
010000000000000000000000000101101111001111000000000000
000001000000001101000000000111100001110000110000000000
000010000000000001000000000111001110001111000001000000
000100000000000000000000001111011110000011110000000000
000000000100000000000010000111000000010110100000000000
000100000000001001000010011011101110000011110000000000
000000000001001101100010011001110000101001010000000000
000000000000001000000010000011100001010000100000000000
000000000000000011000011101001101000000110000000000100
000000000001101001100110100000000000010110100000000000
000000000111110101000000000111000000101001010000000100

.logic_tile 19 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000010010010000000000000000000000000000
110000000000001011000011000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000000000000001100000010000000000
000000000000000000000000000101001110010000100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000001101000000000000010000000000000000000000

.logic_tile 20 10
000000000000000001100000000000000000000000001000000000
000000000000000000100000000000001101000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000110110000000001000000001000000000
000000000000000000000010100000001110000000000000000000
000000000000001000000000010011100000000000001000000000
000000000100000101000010100000000000000000000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000101100110100011101000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 21 10
000000000000000101000010110000000001000000100100000000
000000000000000000100111000000001110000000000000000000
001000000001000000000000000000001100111000010000000000
100000000000000000000000001001001000110100100000000000
010000000000001000000000000000000000001111000000000000
010000000000000001000000000000001101001111000000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000001000000000010111000000010110100000000000
000000000000001001000010100000000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000010000000001101100000000111100000010110100000000000
000001000000000101000000000000100000010110100000000000
000000000000000111000110110000011110000011110000000000
000000000000000000000010100000010000000011110000000000

.logic_tile 22 10
000000000000000000000110010101000000000000000100000000
000000000000000111000111010000000000000001000000000000
001001000000001000000110000000000000000000100100000000
100000100000001001000100000000001100000000000000000000
010000000000001001000000000000000000000000000100000000
010000000000001001000000000001000000000010000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000001000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000100000000000000001100000000000000100000000
000000000001010000000000000000000000000001000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000001000000100100000001
000000000000000000000010110000001111000000000010000000
001010000000000101000000000000000000000000000000000000
100001000000000000000010110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001000111100000000000
000000000000000000000000001001001001001011010000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001011001111000000000000
110000000000000000000110001000000000000000000110000000
100000000000000000000000000011000000000010000010000000

.logic_tile 2 11
000000000000000000000111000000000000000000100100000000
000000000000000000000100000000001100000000000000000000
001000000000001000000000001000000000000000000100000000
100000000000000011000000001011000000000010000000000000
010001000000000000000011100111101001100101100000000001
110010100000010000000000000000111010100101100010000000
000000100000000111000010000000000000000000100100000000
000001000000000101100000000000001100000000000000000000
000000000000000001000110000001011111011110000000000000
000000000000000001100000000000111010011110000000000000
000000000000000000000010001000011000100101100000000000
000000000000000000000000000101001101011010010010000000
000000000000000000000000001011011010010110100000000000
000000000000000000000000000001100000111100000000000000
000000000000000000000000010000011010000100000100000000
000000000000000000000010000000010000000000000000000000

.logic_tile 3 11
000010100000001000000000010000000001000000100100000000
000000001010000101000011010000001111000000000000000000
001000000001001000000110101000011001100101100000000000
100000000000101011000000001011001001011010010000000001
010001000000000000000000010111111011111000010000000000
010000100000000111000011000000111011111000010000000000
000000000000001000000010100101100000000000000100000000
000000000000000101000010100000100000000001000000000000
000010000000001000000000000101101010111100000000000001
000001000100001101000010000001010000000011110000000000
000010100000000000000110010011101100011110000000000000
000000000000000000000010000000111010011110000000000000
000000000000100000000000000000000000000000100100000000
000000000001000000000000000000001100000000000000000100
000010000000000000000010011001000000001111000000000000
000000000000000000000111100101001011010110100000000000

.logic_tile 4 11
000000100000000000000000000000000000000000001000000000
000000000000000000000010000000001001000000000000001000
000000000000000000000000010000001000001100111000000000
000000000000000000000011100000011101110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000010000000001000000000000111001000001100111000000000
000001000000000101000000000000100000110011000000000000
000000000000000000000010000111001000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000001111000000000000000000110011000000000000
000000000000000000000011110101101000001100111000000000
000000000000000000000111100000000000110011000000000000
000000000000010000000000000101001000001100110000000000
000000000000100000000000000000000000110011000000000000

.logic_tile 5 11
000000000000000111000010100111001001101101000000000000
000000000000000000000100000000111010101101000000000000
001000000000001000000000000000000001000000100110000000
100000000000000001000010100000001110000000000000000010
010001000000001111000010101000011010100001110000000000
100010100000001011000000000001001011010010110000000000
000000000001011101100000000000011010100101100010000000
000000000000000101000000001001001111011010010000000000
000000000000000000000000000101000000111111110000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000111100111111000001100110000000000
000000000000000000000100000001111010110011000010000001
000000000000000000000000011101011100001001110000000000
000000000000000000000010001001011010010011100000000000
000100000000000000000111100001101011100101100000000001
000000000000000111000100000000011010100101100010000000

.logic_tile 6 11
000000000000000000000010110101011110111000010000000000
000000000000000000000010000000111001111000010000000000
001000000000000001100000000000000000100110010000000000
100000000000000000100010101011001001011001100010000000
110001000000000101000010010101100000101001010000000000
010010100000000000000011010101001011110000110000000000
000000000000011011100000000001101101100101100000000000
000000000000100001000000000000101000100101100000000100
000000001100000000000010010101100000110000110100000000
000000000000000001000011000101001011001111000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000111101010100101100100000000
000000000000000000000000000000111001100101100000000000
010000000000000000000000010000000000000000000000000000
110000000000000000000010000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000011001101100000011110000000000
000000000000000000000011111011000000010110100000000000
001010100000001101000000010000000000000000000000000000
100000000000000101000011100000000000000000000000000000
010000000000000000000000000101111100000111100010000000
010000000000000000000000000000001110000111100000000000
000000000000000000000000010111100000000000000100000000
000000000010001101000010100000000000000001000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000001
000000000000000001100000011000000000000000000100000001
000000000000000000000010011101000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000011000000100000100000000
000000000000000000100000000000010000000000000000000000

.ramb_tile 8 11
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000010100000000001000000001000000000
000000000000000000000010100000001110000000000000001000
000000000000001111100000000000011111001100111000000000
000000000000000111100000000000001011110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000000001000000111110001001000001100111000000000
000000000000001001000011000000100000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000001000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000001000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000001000000001000001000001100110000000000
000000000000000000000000000001000000110011000000000100

.logic_tile 10 11
000000000000000000000110010001101100100101100000000010
000010000000000101000011110000101010100101100000000000
001000000000000101000111100101011110010101010000000000
100000000000000111000100000000100000010101010000000100
010000000000001101000010101000011000010101010000000000
010000000000000011000000000011000000101010100000000001
000000000000000011100010000011011000111100000000000000
000000000001010000100000000101100000000011110000000000
000010000000000001100000010001111100010110100000000000
000000000000000000000010110101101011110011000000000000
000000000000001001100000000101100000100110010000000000
000000000000001011000000000000101001100110010000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000010000000
010000000000000001100000000101101010110100100000000000
110001000000000000000000000000111001110100100000000000

.logic_tile 11 11
000000000000000000000000010011100000000000001000000000
000000000000000000000011010000100000000000000000001000
001000000000001001100110100101011110001100111100000001
100000000000000001000000000000010000110011000000000001
110000001100000001100000000111001000001100111110000001
010000000000000000000000000000100000110011000000000000
000000000000000111100011100111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000011000001000001100110100000000
000001000000000000000011010001000000110011000000000000
000000000000000000000110001101100000111111110000000000
000000000000000000000000000101100000000000000000000000
000000000000000000000110010001111000101101000000000000
000000000000000000000010000000101001101101000000000000
010000000000000000000110001000000000010110100100000000
110000000000000000000000001011000000101001010000000010

.logic_tile 12 11
000000000000000111100000000001001110100101100100000010
000001000000000000100010010000001010100101100000000000
001000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000001001100100000000110000101111100100101100110000000
000010100000010000000000000000101101100101100000000000
000100000000000000000110000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000110000111000000000000000000000000000000000000
000000001100001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000001000000000000001010111000010010000000
110000000000000000000000000001001110110100100000000000

.logic_tile 13 11
000000000000000101000000010101111100111001010000000000
000000000000000000100011101111011110110100010000000000
001000000000000000000111101000000000000000000100000000
100000000100001101000100001001000000000010000000000000
010000000000001000000110011001011101000110000000000000
010000000000000001000010000111001100000011000000000000
000000000000011101000011101111111010000110100000000000
000000000000101011100000000101101101001111110000000000
000000000000000000000110100000000000100000010000000000
000000000000000000000000000111001111010000100000000000
000000001010011101100110000101100000000000000100000000
000000001100000001000000000000100000000001000000000000
000000000000000001100010000101001011010000110000000000
000000000000000001000000001101011000100000010000000000
000000000000000001100110000000000000000000000100000000
000000000000000000000000000111000000000010000000000000

.logic_tile 14 11
000000000000001000000000000101100000011001100010000000
000010000000001101000010000000001111011001100000000000
001000000001010000000000000001101010001000010010000000
100000000000100000000011100101111111010010000000000000
010000000000000111100011100101100000010110100000000000
010000001000001111100100001111001010001111000000000000
000000000000001000000111010000000001000000100100000000
000000000000001111000111010000001111000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000101000000000000001100001111000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000100
000000000000000000000110110101100001100000010000000000
000000000000000000000010000001101011001001000000100000
000000000001000000000010000101011000010110100000000000
000000000000000000000010101111110000111100000000000000

.logic_tile 15 11
000000000000000000000110011000001000001100110000000001
000000000000000000000110010101000000110011000000010000
001000000000000000000000010001100000010110100000000000
100000000000001111000010010000100000010110100000000000
010000001110001001100010000111111100011010010000000000
110000000000101001100110000000001010011010010000000000
000000000000000001000000001000001000000001110000000000
000000000000000000000011111101011001000010110000000000
000000000000000101000000010000000000001111000000000000
000000000000000000000010100000001110001111000000000000
000011000001011101000000000011000000010110100000000000
000010000110001111000000000000100000010110100000000000
000001000000000101100000001011001010111100000100000000
000010100000000000000010100001010000000011110000100010
110000000000001101100000000111100000001111000000000000
010000000000100101000000001111001010110000110000000000

.logic_tile 16 11
000000000000000101000010100101011000000011110000000000
000000000000000101000010100001100000010110100000000000
000001000000100001100110000111001010000011110000000000
000000100001011101000000000101110000111100000000000100
000000000001001101000010100101101100111100000000000001
000000000010100001100110111011110000000011110000000000
000000000000011101000000001101100000001111000000000000
000000000000100001100010110101001000010110100000000000
000000000000000000000110011001100001101001010000000000
000000000000000000000010101011101000001111000000000000
000000000000001011000000010001001010010100000000000000
000000001100000101000010001001100000101001010000000000
000000000000000000000110100101000000001111000000000000
000000000110000000000000001111001011101001010000000000
000000000000000000000010001011111110111100000000000000
000000100000000000000000000011010000000011110000000000

.logic_tile 17 11
000000000000000101000010101000011110111000100100000000
000000000000000000000011101001001010110100010001000000
001000000000000000000000010111101110000011110000000000
100000001110000000000011110011000000111100000000000000
010010000000000001100000011001001010111100000000000000
010000000000000000000011001011110000000011110000000100
000000001010000000000000001011000000001111000000000000
000000000000000101000000000101001111110000110001000000
000000000000001001000010100101101110000011110000000000
000000000010000011000000000011010000101001010000000000
000000000000001000000000000000000000000000000000000000
000000001100000001000010010000000000000000000000000000
000000000000000111100000000000001100000011110000000000
000000000000000000000010000000010000000011110000100000
000000001100101001100010000111111100011110000000000000
000010000001001001100000000000101000011110000000000000

.logic_tile 18 11
000000000000000011100000011000001101111000010000000000
000000000000000000100011010001011010110100100000000000
001000000000001000000110000011001100111100000100000000
100000000000000111000000000011100000000011110000000000
010000000000000000000000000001011111000100010000000000
010000000000000000000000000000001111000100010000000000
000000001010000111100000000001111010111100000100000000
000000000000000000000000001011000000000011110000000000
000000000001001001100110010000001110000100000000000000
000000000000000001000010100000010000000000000000000000
000000000000100001100000001000001111100101100100000000
000000000000010000000000000011001001011010010000000100
000001000000000101100000000001111100111000010010000000
000010100000000000000011000000101110111000010000000000
110000000000001001000111000011001100111000010000000000
110000000000001111000100000000101100111000010000000000

.logic_tile 19 11
000000000001000000000000000101001100111100000010000001
000000000000000000000010000011010000000011110001000000
001000000000000000000110000000000000000000000100000000
100000001010001001000100001111000000000010000000000000
010000000000000000000011100000011110000100000100000000
110000000000001001000000000000010000000000000000000000
000001100000000111000000011001101001010110100000000000
000011100001000000000010011001011011001111110000000000
000000000000001001100110000000011010110011000000000001
000000000000000101000000000000011001110011000001000000
000010100000000000000000001001011001001010110000000100
000010100110100000000000001001101011110101000011000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000101000000
110000000000000000000010000011000000000010000000000000

.logic_tile 20 11
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000010000
001000000000000000000110000111101000001100111000000000
100000000000000000000000000000100000110011000000000000
110000000000001000000110110000001000001100111000000000
010000000000000001000011110000001110110011000000000000
000000000000000000000010000000001001001100111000000000
000000000000000000000110110000001101110011000000000000
000000000110000000000000000111001000001100111000000000
000000000000000101000010010000000000110011000000000000
000000000000001101100110100101101001110011000000000000
000000000000001101000000001101101011001100110001000000
000000000000001101000000001101000000010110100000000000
000000000000000101000000000011001011110000110000000000
110001000000100011100010101011000000000000000100000000
110000100001010000000000001001000000111111110000100000

.logic_tile 21 11
000000000000000001100110000011000000010110100000000000
000000000000000000000011000000100000010110100000000000
001000000100100011100000010111011001110100100000000000
100010000000000000000010000000011000110100100000000000
110000000000000011100110010000000000001111000000000000
110000000000000000100111110000001011001111000000000000
000000000000000001100000000000001010100101100100000000
000000000000000000100000001001001000011010010001000000
000000000000000000000110110101011110111100000100000000
000000000000000000000010101001100000000011110000000100
000000000000001000000000000101100000010110100000000000
000000000000001111000000000000000000010110100000000000
000000000000000001000010000000011001011010010100000000
000000000000000000000000000111001001100101100000000001
110000100000001000000000000000001100000011110000000000
010001000000000001000000000000010000000011110000000000

.logic_tile 22 11
000000000000000000000010101011100000110000110000000000
000000000000000000000011100101101101001111000010100000
001000000000000000000000001011011010000011110000000000
100000000000000000000010101011100000010110100000000000
010000000000000001000010000000000000000000100100000000
010000000000000000000000000000001010000000000000000100
000000000000000101000010000101000000000000000100000000
000000000000000000000000000000100000000001000000000001
000000000000000000000000000011101001001110010000100000
000000000000000000000010101111011001110001100001000100
000000000000000101000110000101100000000000000100000100
000000000001010000000000000000100000000001000001000000
000000000000000000000010100011101000101010100000000000
000000000000000000000000000000010000101010100001000010
000000000000000000000000000111011001010111100000000000
000000000000000000000000001001111100000111110000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000011100000000001000000100100000000
000000000000000000000000000000001111000000000000000000
001000000000000000000000000011100000000000000100100000
100000000000000000000000000000000000000001000000000000
110000000000000000000000000000011110000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000001000000001000001100100001110000000000
000000000000000000000000001101001110010010110000000000
000000000000000000000111110000000000000000000100000000
000000000000000000000111001001000000000010000000100000

.logic_tile 2 12
000000000000000000000000000111001101000111100000000000
000000000000000000000011100000011110000111100000000000
001000000000001000000010100000000000000000000000000000
100000000000000001000100000000000000000000000000000000
010010001100100000000000011000011000000111100000000000
010000000001000000000010010001011111001011010000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000001000000010000101101010111000010000000000
000001000000001001000000000000011100111000010000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000001000000111000000001110000100000100000000
000000000000000101000110000000010000000000000000000000
000000001110000001100000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000

.logic_tile 3 12
000000000001010101000011110011101110101001010000000000
000000000000001001100010101101110000101010100000000000
001000000000001101000000000001100000000000000100000000
100000000000001011000010110000100000000001000000000100
110000000000000111000010101001111010001100110000000000
110000000100000000000010111101011011100110010000000100
000000000000000011100111011101011010000100010000000000
000000000000000000000010101101001001111011100000000000
000000000000100001100010100001001101000011000000000000
000000000001000000010100000101111010000000110000000000
000000000000000000000110100000011000110100100000000000
000000000000000000000100000001001100111000010000000010
000000000000000000000011110000001010000100000100000000
000000000000000000000010000000010000000000000000000001
000000000000000000000000000001001000100001110000000000
000000000000000000000000000000011011100001110000000000

.logic_tile 4 12
000000000000001000000111000011111010100001110000000000
000000000000001001000000000000111000100001110000000000
001010100000010111000010110000001101110100100000000010
100001000000100000000010010101001001111000010010000000
110000000000001000000000011101001110111100000100000000
010000000000001011000010000011110000000011110001000000
000000000000000111100000000011000001110000110000000000
000000000000000000100010100101001001001111000010000000
000000000000001001000000001111101101001100110000000000
000000000000000001000010001001001010110011000010000000
000000000000000000000110001101111000011100100000000000
000000000000001111000000000111011100110110000000000000
000000000000000000000000010101111100100101100000000100
000000000000000000000010010000111000100101100000000000
110000000000001000000000000000000001100110010000000000
100000000000001101000000001001001000011001100000000000

.logic_tile 5 12
000000000000001101100010110001000000000000000100000000
000000000000000011000011110000000000000001000010000000
001000000000001111000111110000000000000000100100000000
100000000000000111000110100000001001000000000000000000
010000000000001101000000000000000001000000100100000000
010000000000000001100000000000001001000000000000000000
000000000000001101000000000001001100101010100000000000
000000000000001111100000000000000000101010100000000000
000000000000000000000000011001111101010100000000000000
000000000000000001000010000101111101011101000010000000
000000000000000001100110011000000000000000000100000000
000000000000000000000010000001000000000010000000000000
000000000000000001100000000101011011100000010000000000
000000000000000000000000001011001000100000100000000000
000000000000000000000000001101001111101111010000000000
000000000000000000000000000101001100000001010000000000

.logic_tile 6 12
000000000000000011100010101101100000000000000000000000
000000000000000000100000000011000000111111110000000000
000000000000000000000000001111000000110000110000000000
000000000000000111000000001111101111010110100000000000
000000000000001101000111001011011010111100000000000000
000000000000000111000000000011000000010110100000000000
000000100000001000000000000001100000101001010001000000
000001000100100001000000000101000000111111110000000000
000000000000100101100000000011101000101001010000000000
000000000000000000000000000111010000000011110000000000
000000000000001001100010000000001010000000110000000000
000000000110001101000000000000001000000000110000000000
000000000000000101100110110111011110010101010000000000
000000000000000000100010000000110000010101010000000000
000000000000000000000000011101001110111100000000000000
000000000000000000000010111011101000001100110000000000

.logic_tile 7 12
000000000000000101100010100001000001010110100000000000
000000000000000000000000000101101111110000110000000000
000010100000000011100000000101111010111100000000000000
000001000000001101100000000101010000000011110000000100
000000000000000011100111000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000111000010100111101010111100000000000000
000000000000000101000000001001100000000011110000000100
000000000000001000000000000000011010101101000000000000
000000000000000001000000001101001100011110000000000000
000000000000000000000000000000000001011001100000000000
000000001100000000000000000001001000100110010000000000
000000000000000000000000001001011000111100000000000000
000000000000000000000000000001000000101001010000000000
000000000000000000000110000101111010010010110000000000
000000000000000000000000000000101010010010110000000000

.ramt_tile 8 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 9 12
000000000001000000000110000001011111101101000000000000
000000000000000000000110100000111000101101000000000000
000000000000000000000011100001001101110100100000000000
000000000000000101000011100000111010110100100000000000
000001000000000000000010101011000000110000110010000000
000010000000000000000000001001001011001111000000000100
000000000000000000000111100000011001100101100010000000
000000000000000111000110101001001111011010010000000100
000000000000000001100000001101100001110000110000000000
000000000000000000000010001011101011010110100000000000
000000000000000101100000011000000001100110010000000000
000000000000000000100010101001001100011001100000000000
000000000000100000000000001000001100101101000000000000
000000000000010000000000001001001011011110000000000000
000010000000000000000000010011111011100101100010000100
000000000000000000000010000000111011100101100000000000

.logic_tile 10 12
000000100000001001100110011111100001001001000000000001
000001000000000101100110010001001011000000000000000000
000000000000001001100110010011000001010000100000000000
000000000000001001110011110000001101010000100000000100
000000000000000001100000000101011000000001010000000010
000000000000000000000010000101110000101011110001000000
000000000000000001000110011101111100100001000000000000
000000000000000101100111100101011110001000010000000100
000000000000001000000000000001001000000010000000000000
000000000000000001000000000000011001000010000000000000
000000000000000001100111011001000001110000110000000000
000000000110000000100010100011001000001111000001000100
000000000000001000000000000011111000110100100000000000
000000000000000111000000000000001000110100100000000000
000000000000001000000000000001111001001101000000000000
000000000000000001000000001001101011001111010000000000

.logic_tile 11 12
000000000001000011100111001001000000110000110000000000
000000000000000000000011101001001101010110100000000000
001000000000000011100000001011101011010100110000000000
100000000000000000100010101011011100110010100000000000
010000000000000000000011100001001110011110000000000000
010000000000000000000000000000111100011110000000000000
000000000000000111000111000000001110100101100110000000
000000000000000000100011100111011101011010010000000000
000000000000001001100010001101101101011100100000000000
000000000000000001000010001101101001110110000000000000
000000100000001111100110000000000000100110010000000001
000000000000001001100100001001001111011001100000000000
000000000000001000000110000001100001011001100000000000
000100000000000101000010000000001111011001100000000000
010000000000000000000110000101111000010101010000000000
110000000000000000000100000000110000010101010000000000

.logic_tile 12 12
000000000000000000000111000000000001000000100100000000
000000000000000000000100000000001101000000001000000000
001000000010100000000000000011000000000000000110000000
100000000010000000000000000000000000000001001000000100
110000000000000000000110100011000000010000100010000001
110000000000000000000000000000101101010000100010000000
000000001000000111100000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000001000110010000000000000000000000000000
000001000000000000000000010101001100111000010000000000
000000000000000000000010110000101001111000010000000100
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000110000111111010000011100010000000
000000000000000000000011100000111101000011100000000000
001000000000001000000000011101101110101001010000000000
100000000000001111000011111011111001110000000000000000
010000100001010011100110000000000000000000000000000000
010000000000000000100100000000000000000000000000000000
000000100000000000000110000001100000000000000100000000
000001000100000000000010100000100000000001000000000000
000000000000000000000000001111101110111001010000000000
000000000000100000000010100111111011110100010000000000
000000000000000000000010100111000000000000000100000000
000000000100000000000000000000000000000001000000000000
000000000000000001000010100000000001000000100100000000
000000000000000000000010100000001000000000000000000000
000001000000010001100000010000001010000100000100000000
000000100110000000000010000000000000000000000000000000

.logic_tile 14 12
000000000000001000000111111011101000000101010000000000
000000000000001011000011111101011000011110100000000000
001000000000010000000010011011011110101000000000000000
100000000100100000000110011001110000000001010001000000
010000100001010000000010110111101000110010100000000000
010001000000100111000010010111011100110001100000100000
000010100000001000000110100000001010000011110000000000
000000000000000111000100000000010000000011110000000001
000000000000001000000110100101000000000000000100000000
000000000000000001000011100000100000000001000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000101001001000000000000001110000100000100000000
000000000000000101000000000000000000000000000000000010
000000000000001101100011100001111110101000010000000000
000000000000000001000100001011101010110000100000100000

.logic_tile 15 12
000000000000000000000000000001111011100101100000000000
000000000000000000000000000000111100100101100000000000
001000000000001000000110011011011000101001010000000000
100000000110001011000111001111110000111100000000000000
110000000000000111100110001011111000001000010000000000
110000000000000001100000001101111010010010000000000000
000000000000000000000111110101011110110000000100000000
000000000001000000000110011011101010001111110000000000
000000000000000000000011000111011110111100000100000000
000000000000000000000010000111000000000011110000000000
000000000000101000000110000111100000000000000100000000
000000001000010101000100000101000000111111110000000000
000000000000000001100010000111100001110000110100000000
000000000000000001000000001011101001001111000000000000
010010000000001001100000011101000001010110100000000000
010000000000000001000010001001001101001111000000000000

.logic_tile 16 12
000000000000001000010000000000000000000000001000000000
000000000000001101000000000000001100000000000000001000
000000000000000000000000000011001100001100111000100000
000000000000001111000000000000100000110011000000000000
000000000000000111000111100000001001001100111000000000
000000000000000000100000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000001000000000000001010110011000000000000
000000000000100000000000000000001000001100111000000000
000000000000010111000011100000001000110011000000000000
000000000100000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000001110000000000000000000001000001100111000000000
000000000000000000000010010000001011110011000000000000
000001000000000000000000000000001000001100110000000000
000010000001010000000000000000001111110011000000000000

.logic_tile 17 12
000000000001000000000110000000000001000000001000000000
000000000000100000000010100000001011000000000000001000
001010000010000000000000000111011010001100111100000000
100000001110000000000000000000010000110011000000000000
110000000000000000000000010101001000001100111101000000
110000000010000000000010000000100000110011000000000000
000000000000011000000110010000001000001100111100000000
000000000000100001000010100000001001110011000000000000
000000100000000000000110000101101000001100110100000000
000000000110000000000100000000000000110011000000000000
000000000110100000000000001000001000110100100000000000
000000001101000000000000001101011101111000010000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110000001000000000101100000010110100100000000
110000000000000000000000000000100000010110100001000000

.logic_tile 18 12
000000000000000000000000000000001100000100000100100000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
100000000000010111000000000000000000000000000000000000
110000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001010000001000000000000011000000100000100000000
000000000000000000000000000000000000000000000000100010
000000000000000001000000000000000000000000100100000000
000000000100000000000000000000001011000000000000100000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000100000101000000000010000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 12
000000000001000000000000011111101111101101110100000000
000000000000100000000010000011011111000100100000000001
001000000000000000000000000111111011110000000100000000
100000000000000000000000001111111110111111000000000001
110000000000000000000000001111101111110100010100000000
110000000000000000000000001111011010100010110000000001
000000000000100001100110000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000000000000001000000000001111001111101101110100000000
000000000000000001000000001011011111000100100000000001
000000000000001000000000010111111110100101010100000000
000000000000000001000010001111011110101010010000000100
000000000000000000000010011111101110110100010100000000
000000000000001001000010011111011001100010110000000100
000000000000000111000111100111101100110000000100000000
000000000000001001000100001111101110111111000000000001

.logic_tile 20 12
000000000000000001100010101001000000110000110001000000
000000000000000000000010101011001001001111000001000000
000000000110000000000000000101001111010010110000000000
000000000010000000000000000000001011010010110000000000
000000000000000101000110001001000000001111000000000000
000000000000000000000000001011001001101001010000000000
000001100100000000000000000011000000110000110000000000
000001000000000101000010101111001001101001010000000000
000000000000000000000010100101101100000011110000000000
000000000000000101000000001101010000111100000011000000
000001000000000000000000000011000000110000110000000000
000000100000000000000010101001001111001111000011000000
000000000000000101000000010101101100010110100000000000
000000000000000000000010001101010000000011110000000000
000000000000100000000000001111001010111100000010000000
000000000100010000000000001101000000000011110001000000

.logic_tile 21 12
000000000000000000000000001000000000000000000100100000
000000000000000000000010111011000000000010000000000000
001000000000000000000000000000001110000011110000000000
100000000000000000000000000000000000000011110000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001001111000000000000
000000000000000000000010100000001111001111000000000000

.logic_tile 22 12
000000000000001001100111001111100000010110100000000000
000000000000000001000011101011001010110000110000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001001000000000000000000
010000000000000101000111000001001100000011110000000000
010000000000000000000100000001000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001111100000110000110000000000
000000000000000000000000001011001010001111000010100100
000000000000000000000000010001000000110000110000000000
000000000000000000000010000001001100001111000000100100
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000001000000000011100000000001011111101101000000000001
000000000000001111000000000000011011101101000000000000
001000000000000001100111001011011010010111100000000000
100000000000001111000110100001101110000111110000000000
110000000100000000000000000000000001000000100100000000
110000000000000101000010100000001000000000000000000000
000000000000000011100110001000011000011010010010000000
000000000000000000100010001101011011100101100000000000
000010101110000000000000011001101110001110010000000000
000000000000000000000010000101001101110001100010000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000001000000000001100111000101011000100101100000000000
000010100000000001000100000000011110100101100010000010
000000000000000000000000010000001111011110000000000000
000000000000000000000011000101001001101101000000000000

.logic_tile 2 13
000000000000001011100111010001011000111100000000000000
000000000000001001100111110001000000000011110000000100
001000000000000101000110100101001110000111100000000000
100000000000000101000000000000011011000111100000000000
010000001100000111000111010101000000001111000000000000
110000000000000101000011000101101111110000110000000000
000000000000000101100010100101100000100110010000000000
000000000000000000000000000000001001100110010000000000
000001000000000000000000001011101010111100000000000000
000010100000000000000000001101000000000011110000000000
000000000000000001000110001101100000101001010000000000
000000000000000000000000000011101010001111000000000000
000000000000000000000111001001100000110000110000000000
000010000000000000000100001111101001001111000000000000
110000000000000101000111000001111111100101100100000000
100000000000000000100000000000001101100101100000000000

.logic_tile 3 13
000000000000000101100010110001000000110000110000000000
000000000000000000000010000101001110001111000000000000
001000000000001101100111011101100001010110100000000000
100000001100001111000110100001001011001111000000000000
010000000000001111100111100111001110000011110100000000
110000000000000101100110111001100000111100000000000000
000000000000000111000010101000001111100101100100000001
000000000000000101000010100111011001011010010000000000
000000000000000000000000011000011111111000010000000000
000000000000000000000010111101011000110100100000000000
000000000000000000000000000011000001000000000000000000
000000000000000000000000001001101010110000110000000000
000001000000000111100110011000011111100101100100000000
000010100000000001000010011101011000011010010000000000
110000000001011000000000010001100000101001010000000000
100000000000000001000010001101101010001111000000000000

.logic_tile 4 13
000000000000001011100111001001100000001111000000000000
000000000000000011000111101001101101110000110000000000
001000000000000011100111010101101001001100110000000000
100000000000000000000011010001011000101001010000000000
010000000000000000000111010011001000101001010000000000
110000000000000000000011001111010000111100000010100000
000000000000000101000000000000011100000010010000000000
000000000010000000000000001011001011000001100000000000
000000000000000001100110010001001100000011110010000001
000000001110000000000110011111100000111100000010000000
000000000000001000000000000011100000110000110000000000
000000000000001001000000001101001101001111000000000000
000000000000000000000011000111100000000000000100000010
000000000000000000000000000000000000000001000010100000
000000000000000000000000000001011011110011000000000000
000000000000000001000000000001001000001100110010000000

.logic_tile 5 13
000000000000000011100000010000011010000100000100000000
000000000000000000000011110000010000000000000000000000
001000000000000001000110011001011001000001010000000000
100000000010000000100110000001111010011111100000000000
010000000000001000000111101001101011110011000000000000
110000000000000111000000001011101010000000000000000000
000000000000001101100010010101100000000000000100000000
000000000000000001000011000000100000000001000000000000
000000000000000000000110000001000000000000000100000000
000000000001000000000100000000000000000001000000000000
000000000000000000000000001111001000000000100000000000
000000000000000000000010000001111110101000010000000000
000000000000001101000110000011000000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000000001000001110010101010000000011
000000000000000000000000001001000000101010100000000010

.logic_tile 6 13
000000000000000001100110000011101001110011000000000000
000000100000000101100110111111011001010110100000000000
000000000000000101000110000000001110101010100010000000
000000000000000000000010100111000000010101010000000000
000000000000000101000000000000011011001100110000000000
000000000000000101100000000000011011001100110000000000
000010100000010001100010110000000000011001100000000000
000001000000100001100011010001001010100110010010000000
000000000000000000000110101111101110000000110000000000
000000000000000000000100000101001110110011110010000000
000000000000000001100010101001011100000001110010000000
000000000000000000000110111011011000000011100000000000
000000001100001001000010000011011000000011110000000000
000000000000000001000000001001110000111100000000000000
000010100000001000000000001101000001010110100000000100
000001000000000101000000000101001000001111000000000000

.logic_tile 7 13
000000000000000000000010100001000001011001100000000000
000000000000000000000000000000101101011001100010000000
000000000000000101000000001000011100010101010000000000
000000000000000101000010100001000000101010100000000001
000000000000000000000010001000000001011001100000000000
000000000000000101000011101001001010100110010000000000
000000000001011011100000010101011000011010010000000000
000000000000000101000011000000101110011010010000000000
000000000000000000000110010101101010100101100000000000
000000000000000000000010000000101110100101100000000000
000000000000001000000000010111001101010100110010000000
000000000000000001000010011101111010110001010000000000
000000000000001001000110001000001101100001110000000000
000000000001011101000000001001011010010010110010000000
000000000000000000000000000011000000000000000000000000
000001000000000000000000001011100000111111110000000010

.ramb_tile 8 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100001000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000111101111001010000011110000000001
000000000000000000000100000111000000111100000000000000
000000100000000111100000011111011010000011110000000000
000000000000100000000011001011000000010110100000000000
000000000000001000000110001011100000111111110000000000
000000000000001111000000000101100000000000000000000001
000000000000000011100011100101100000110000110000000000
000000000000000101000000000011101001001111000000100000
000000000000000001000000000101111001100001110000000000
000000000000000000100000000000001001100001110001000001
000000000000001000000111100101011101001011010000000000
000000001100000111000100000000101111001011010000000000
000000000000000101100000000001111011100101100000000001
000000000000001111000000000000001001100101100001000000
000000000000100001000000000011100001011001100000000000
000000000000010000000010000000001111011001100000000000

.logic_tile 10 13
000000000000000000000111010000000001000000001000000000
000000000000000000000111010000001110000000000000001000
000000000000010000000110010011011110001100111010000000
000001000000100000000110010000000000110011000000000000
000001000000000000000000010001001000001100111000000000
000010000000000000000010010000100000110011000000000000
000001000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000001000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000001001100100000000000000000001001110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000001
000000000000000001100000010000001000001100110000000000
000000000000000000100010100000001011110011000000000000

.logic_tile 11 13
000000000000000000000000000001101110110000000000000000
000000000000000000000011101101101010001100000000000000
001000000000000101000010111011111010111100000010000000
100000000000000101000010000101010000000011110000000000
110000001100000101000111100000000000000000000110000001
010000000000000101000010101001000000000010001000000000
000000000000001111100011110111111001111001000000000000
000000000010000101100011100101001000101100010000000000
000000000000000000000110001101100001110000110000000000
000000000010000101000010000011001011010110100000000000
000000000000000000000000000001111001001000010000000000
000000000000001001000010000111011011010010000000000000
000000000000010111100000001101000000000000000000000000
000000000011100101100000001011000000111111110000000000
010000000000000111100000000011001110001000010000000000
110000000000000000100000001011001011100001000000000000

.logic_tile 12 13
000000000000000111100011100101100001111001110010000011
000000000000001101110011100000101101111001110000000100
001000000000000000000011100000000001000000100100000000
100010000000000000000100000000001101000000000000000000
010000000000000000000110100001000000000000000100000000
010000000000000000000000000000100000000001000000000000
000000000000000001000000000101100000000000000100000000
000000000000000000000011100000000000000001000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000100000010010000000
000000000000000000000010001101001000010000100000000101
000000000000000000000000010001101110000000110000000000
000000000100000000000010011101111000010000100000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000011100000010111111110000100000000000000
000000000000000111000010101001101010010110000000000000
001000000000001000000010101001111110110011000000000000
100000000000000011000100000101011111010110100000000000
110000000000000001100111000000000000001111000000000000
010000000000000000000110000000001000001111000000000000
000000000001001111000000000000000000010110100000000000
000000000000100001000000000001000000101001010000000000
000000000000000101000110101011001100010110100000000000
000000001000000000000010000101011011001111110000000000
000000000001110000000000001000000000000000000100000001
000000000000000000000000001001000000000010000000000010
000000100000000011100000000000000001000110000000000000
000010000000000000000010100111001110001001000000000000
000000000000000101000110010000000000001111000000000000
000000000000000101000010000000001011001111000000000000

.logic_tile 14 13
000010000000000000000000000000000001001111000000000000
000000000000000111000010010000001111001111000000000000
001000000000000001100111100000001110000011110000000000
100000100000000000100000000000010000000011110000000000
010001000000000000000110010101100000000000000100000000
010010100010000000000110010000000000000001000000000000
000000000000001000000111000000000001000000100100000000
000000000000001001000000000000001000000000000000000000
000010100000000000000000010000000000010110100000000000
000001000000000001000010001011000000101001010000000000
000000000000000000000000000011011110101010100000000000
000000000001000000000000000000000000101010100000000000
000000000000000000000110001101011000000100000000000000
000000000010000000000000001101111000000000000000100000
000000000000000001000110000101000000000000000100000000
000001000000000000000000000000100000000001000000000000

.logic_tile 15 13
000001000001000111100000001000011010111000010000000001
000000100010100000000011110101001010110100100000000000
001000000001011101100111000011001111110000000000000000
100000000001001011000111110001101011001100000000000000
010010000000001101000110000101011001001011010000000000
010000000000001011000000000000011001001011010000000000
000000000001010001000010111000001010100101100110000000
000000000000000101000011010011011111011010010000000000
000100000000000000000000011001100000110000110000000000
000100000000000000000010001001001110000000000000000000
000000000000001001000000000001111010010101010000000000
000000000100001111000000000000010000010101010000000000
000000000000010111100000000011101110101001010000000000
000000000000000000000011101101010000111100000010000000
110000000000000000000000000011000001001111000000000000
010000000100000000000000000001101011101001010000000000

.logic_tile 16 13
000000000000000000000000011000001111000111100000000000
000000001010000111000011010011001101001011010000000000
001000000000001001100000000011111100000000110000000000
100000000000000001100000000111101101110000000000000000
110000000000000000000000000000011100000011110100000000
010001000010000000000000000000000000000011110000000000
000000100000000000000010110001100000010110100100000000
000001000000000000000011010000000000010110100000000000
000100100000000000000111001001111010111100000000000000
000000000000000000000110001101010000000011110000100000
000000000000000001100110011101100001010110100000000000
000000000000000001000110000001101011001111000000000100
000000100000000000000000000011101110011110000000000000
000000000000001001000010010000111000011110000000000000
000000000000000000000000000001000000000000000100000000
000010000000000000000000000000100000000001000000000000

.logic_tile 17 13
000000000000000101000110100001101010101001000000000000
000000000000000000000010100011111001100000000000000000
001000000000100111100010111001100001000000000000100000
100000000001000101100010001001101000100000010011000100
110000000000001000000010110101011101010100100000000000
010000000000000001000010101101111000011110100000000000
000000001110000111100110100111000000000000000100100000
000000000000000101000000000000100000000001000000000000
000000000000000000000000001001101000010000000000000000
000000000000001111000010001101111001010110000000000000
000000000010001000000110010111011011010100000010000001
000000000000000001000011101111001000000100000010000000
000000000000000001100010010001011010000100000000000000
000000000010000000000010001001001011000000000000000000
000000000000000000000000000011111100001001100000000000
000000000000000000000000000101101000001001010000000000

.logic_tile 18 13
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000111100000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000100000000000011000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000000000011000000000000000100000100
000000000001000000000000000000000000000001000000000000
000000000000000000000000000000011000000100000110000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000100000

.logic_tile 19 13
000000000000000000000110100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
001000000000000000000000001000011111111000010000000001
100000000000000000000000001011001010110100100000000000
110000000000100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000100000001001000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000100000000010001000011111100101100100000000
000010000001000000000000001011001010011010010000000001
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
010000000000000001100000000000000000010110100000000100
110000100000000000000000001001000000101001010011000000

.logic_tile 20 13
000000000000001000000000000000011000000100000100100100
000000000000000111000010000000000000000000000000000000
001001101100001111100000000000011010000100000100100000
100011000000001011100000000000000000000000000000000000
010000000001010000000000001000000000000000000100100000
010000000000100000000000001101000000000010000000000000
000001000001010111000011100001100000000000000100000000
000000100000000000000000000000000000000001000000000010
000000100000000000000010000000001100010100000010000000
000001000000000000000000000001010000101000000001000001
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000010000000001000000100100000000
000000000000000000000011100000001011000000000000000000
001001000000001000000000010000000001000000100100000000
100000000000100101000011010000001100000000000000000000
110000000000000000000111000111000000111001110010100000
010000000000000000000100000000001011111001110001000100
000000000000000000000111100000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001010001000000000000000000001000000100100000000
000000001100000101000000000000001111000000000000000000
000000000000000000000011000001101000111101010000000000
000000000000000000000100000000010000111101010010000000

.logic_tile 22 13
000000000000000000000000000000000000000000100101000000
000000000000000000000011100000001011000000000001000000
001000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110010000000000000000111101111111100000011110000000000
110001000000000000000010100111010000101001010000000000
000010100001010000000000000001111100100101100001000000
000001000000100000000000000000001011100101100001000000
000000000000000000000000011000001011011110000000000000
000000000000000000000010000011011000101101000000000000
000000000001000000000010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000011100011111111100101100000000000
000010100001010000000110100000101110100101100001000000
000000000000001101000000000011001000100101100000000000
000000000000000001000000000000111111100101100001100000

.logic_tile 23 13
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011110000100000100000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000010000000100100000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000001000000
001000000000000001100000011011111000111100000000000000
100000000000000000000010000101010000000011110000000100
110000000000001000000110001000011011101101000000000000
100000001010001001000000001001001100011110000000000000
000000000000001011100000001000000000000000000110000000
000000000000001001100000000001000000000010000000000000
000000100000000000000110100000000000000000100100000000
000001000000000000000000000000001011000000000000000001
000000000000001000000000000101100000000000000100000000
000000000000000101000000000000000000000001000000000010
000000000000000101000000000011001010010010110000000000
000000000000000000000000000000101110010010110000000000
110000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 2 14
000001000000000000000000000000000000000000001000000000
000000100000000000000000000000001011000000000000001000
000000000000000000000000010000001011001100111000000000
000000000000000000000011010000011110110011000010000000
000000000000001000000010100000001001001100111000000000
000000000000001001000010100000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010010000001010110011000000000000
000000000000000000000110000000001000001100111000000000
000000000000000000000100000000001111110011000000000000
000000000000001000000000000001101000001100110000000001
000000000000001001000000000000100000110011000000000000

.logic_tile 3 14
000000000001010101100110011000001110100101100010000001
000000000000110000000010001011001001011010010010000000
000000000000001111100010100011011101000111100000000000
000000000000001011000000000000101001000111100000000000
000000000000001101000110010001101000101001010000000000
000000000000001011000111011111010000111100000000000000
000000000000000101000000000001100000100110010000000000
000000000100000000000000000000001101100110010000000000
000000000000000000000110110101000000111111110000000001
000000000000000000000110010101100000000000000000000000
000000000000001001100000011011011100111100000000000000
000000000000001001100010011001100000000011110010000000
000000000000001000000110101101011100111100000000000000
000000000000001001000000000111000000000011110000000000
000000000000000001000000000101011010010100000000000000
000000000000000000000000000001100000010110100000000000

.logic_tile 4 14
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000000001101001100000011110010000000
100001000000000000000000001101000000111100000010000000
110001000001010101100000000000000000000000000000000000
110010100000100000000000000000000000000000000000000000
000000000000000101000110010011100001001001000000000000
000000000000000000000010101001001100001111000000000000
000000000000001000000000000111100001100000010000000000
000000000000001001000000000000001011100000010000000000
000000000000000001100000000011001011001011010000000000
000000000000001001100000000000001011001011010000000000
000000000000010000000010001111100000000000000110000001
000000000000100000000011111101000000111111110000000000
110000000000001011100000000101100000011001100000000100
110000000000001101100000000000001111011001100000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100000000001001111000000000001
100000000000000000000000000000001011001111000000000000
110000000000000000000110100001100000000000000100000000
010000000000000000000010100000100000000001000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000100000000001000000000000101000000001111000000000000
000000000000001001000011111101101100110000110010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000010000000000000000000000101000000100000010000000000
000000000000000000000000001101101100001001000000000000
000000000000000000000000000101001100010100000000000000
000000000000000000000000001101100000000001010000000000

.logic_tile 6 14
000001000000000000000111000000000001000000001000000000
000010100000000000000000000000001010000000000000001000
000000000000010000000000010000011010001100111000000000
000000000000000000000011110000001001110011000000000000
000000000000000000000110000000001000001100111000000000
000000000000000000000100000000001101110011000000000000
000000000000001111000000000011101000001100111000000000
000000000000001001000000000000100000110011000000000001
000000000110100000000000000101101000001100111000000000
000000000000010000000010000000000000110011000000000100
000000000001010001000000000101001000001100111000000000
000000000000100000000010000000100000110011000000000100
000000000000000000000000000000001001001100111000000001
000000000000000000000000000000001001110011000000000000
000000000000000000000000001000001000001100110000000100
000000000000000000000000000011000000110011000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000001000000000
000000000000001111000000000000001101000000000000001000
000000100000000000000000000000001100001100111000000001
000000000000000000000000000000011101110011000010000000
000000000000000101000000000101001000001100111000000000
000000001110000101000000000000000000110011000000000000
000000100000001000000010100101001000001100111000000000
000000000000000111000011110000000000110011000000000000
000010100000000000000110010000001001001100111000000000
000001001100000000000110010000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100110000000001
000000000000000000000000000000001010110011000000000000

.ramt_tile 8 14
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000001011000010101101111100111100000000000000
000000000000001111000011111111010000000011110001000000
001000000000000111100111100101001100000001010000000000
100000000000000000100000000000010000000001010010000000
010000000000000111100010100001111011001011010000000000
010000000000000000000100000000111010001011010001000000
000000000001000101000010100000001010000100000110000000
000000000000100111000010000000010000000000000000000010
000000001110000000000000001001111010000011110010000000
000000000001000000000010000101110000111100000000000000
000000000000000000000110001001011110110000000000000000
000000000000100000000000000001001000000000110000000000
000000000000000000000000001101101001001110100000000000
000000000000000000000000001101011111010111000000000000
001010000000100001000111000000011010001100110010000000
000001000000000000100100000000011001001100110000000000

.logic_tile 10 14
000000100000000111000010100011111000010001000000000000
000001100000001111100010100101101101000100010000000001
001000100000100111100000000111011011111111110100000000
100000000000001111100010100001001011111101111000000010
010000000000000101000111110011001010101101000000000000
110000000000000000000111110000011001101101000000000000
000000000000000101100010111000011010101101000000000000
000000000000000000000011010111011101011110000000000100
000000000000010001100011111000011101011110000000000000
000000000000100000100110011011001001101101000000000000
000000000000000011100111110001000000110000110000000011
000100000000000000100010101111001001001111000000000000
000001001110000111100000011111101100111100000000000100
000000100000000000000010001101010000000011110000000000
010100000000001000000000000000001000100101100000000010
010000000000000001000000001101011100011010010000000001

.logic_tile 11 14
000000000000100000000111101101111111111111110100000001
000000000000000101000111111101111001111111100000000000
001000000000000101000000000001011101101011110100100000
100000000000000101000010111011011010101111110000000000
110000001010001111100111010001011000111111110100100000
010000000000100011000110100011101001111111100000000000
000000000000000111100010110111101010110111100100100000
000000000000001111000011100111011010010110100000000000
000000000000000111000110100111000000111111110100000000
000000000000001101000010100111101010101111010000100000
000000000000000001100000000101101110100001110000000000
000000000000000101100010000000011011100001110000100000
000000000000001101000110001011011100111100000000000000
000000000000000101000110110001000000101001010000000000
110000000000000101100000000001100001001111000000000101
010000000000000000000010010011001100110000110000000000

.logic_tile 12 14
000000001100101000000000001111011100000000000010000001
000000000001011101000011101111110000010100000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
110000001110000011100110000101101011000100000010000000
110000000000000001100000000001101001000000000000000000
000000000000011000000000001111100000000000000001000000
000000000000100011000010101011101111010000100000100000
000000000000000000000011010011000000000000000100000000
000010000000000000000011100000100000000001000010000000
000000000000000000000110000101001101100000000000000000
000000000000000000000000000111111111010000100000000000
000100000000011000000010000000000000000000000000000000
000100000000101011000010100000000000000000000000000000
000001000000000000000010010001001011000100000000000000
000000100000000000000010100000101010000100000000000000

.logic_tile 13 14
000000100000000000000111001111111010010111100000000000
000000000000000111000100000111101110001011100000000000
001000000000000000000110000111100000101001010000000000
100000000000000000000000001011100000000000000000000000
110000000000000000000010100101001101000011000000000001
110000000000000101000100000011001010000011100000000000
000000000000001001100111100000011011111000010000000000
000000000000001011000011101001011001110100100010000000
000000000000001001100110000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000001000000000000000010001111011110101000010000000000
000010100000001001000000001111011101111100110000000000
000000000000000001100010000011111010000011000000000000
000000000000000000100000000001111011000011110000000000
110000000000000101100110110000011011100101100100000000
010010000000000000000010101001011001011010010000000000

.logic_tile 14 14
000000000000000101000000000001000000000000001000000000
000000000000000101000000000000000000000000000000001000
000000000101000000000000000001001010001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000010101000000000000001001111100001000000000
000000000000000000000000000000001010111100000000000000
000001000110000101100000000111100000000000001000000000
000010000000000000100000000000100000000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000010000000001000001100111000000000
000000100000000000000000000000001111110011000000000000
000000000000000000000110010011101000001100111000000000
000001000000000000000110010000100000110011000000000000
000000000000000000000110000001101000001100111000000000
000000000000000000000100000000000000110011000000000000

.logic_tile 15 14
000000000000000111100000010000011111001011010000000001
000000000000001001110011010101001110000111100000000000
001010100000000111000000001011011101001100000000000000
100000000000000000000010110001111100110000000000000000
010000000000000011100011100011111000011110000000000000
010000000000000000100010000000001101011110000000000000
000000000000000000000010110011111010100001000000000000
000000000000000000000011110001011011001000010000000000
000000000000000000000111001101011011000001000000000000
000000000000000000000010000011111011000110100001000000
000000000000000101100000010111101011001000010000000000
000000000000000001100011011011001110010010000000000000
000000000000000000000000001000000000110110110000000000
000000000000000000000000001001001000111001110011000010
000000000000001111100000000000001010000100000100000000
000000000000000111100000000000010000000000000000000000

.logic_tile 16 14
000000000010000101000111011001001011001001010001000000
000000000000000000000010001001101100000010000000000000
001000000000000101000000000000000001000000100100000000
100000000000000000100011100000001011000000000000000000
010001000000000001000010011001001011001000010000000000
110000000000000101100011111001101100010010000000000000
000000000000001001000000010000000000000000100100000000
000000000000001111000011100000001011000000000000000000
000000000110000001100000000101111000001000000010000000
000000000000000000100000000000001001001000000000000000
000000000000000001100000001101011001010010100000000000
000000000000000001100000000111011100001001010000000010
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011100101111110000000000010000000
000001000000001001000100000001011100001000000000000000

.logic_tile 17 14
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000011000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000001010000000000001101111110000000000000000000
110000000000000000000000000001110000111110100000100010
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000000000000010000000011110000100000100000000
000000000100000000000000000000000000000000000001000100
000000000001001000000000000000000000000000000000000000
000000000000001101000010000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001001100000001001100000101001010000000000
100000000000000111000000000001001011110000110000000000
010000000000000000000010011101111110101001010000000000
110000000000010000000011010111100000111100000000000000
000000001010000000000110010000001110100101100100000000
000000000000000000000010000011001101011010010001000000
000000100000000001100110001111111010111100000100000000
000000001010000000000000000111010000000011110000000000
000000001110000000000010001000011000100101100100000000
000000000000000001000000000001001011011010010001000000
000000000000000001000000010011001100101001010000000000
000000000000000000000010000111100000111100000000000000
110100000000101111000000000000011011100101100100000000
010000000000010001100000001111011101011010010000000000

.logic_tile 19 14
000000000000000001100000010001001010101001010000000000
000000000000000000000011001001010000111100000000000000
001000000000001001100000001101111110101001010000000000
100000000000000011000000000001010000111100000000000000
110000000000001000000110010001001010111100000100000000
110000000000000001000010001001010000000011110000000000
000000000000000111000000011101000000110000110100000000
000000000000000000000010000011101010001111000000000000
000000000000000000000000000011111011111000010000000000
000000000000000000000000000000111000111000010000000000
000000000000000001000110000101111111100101100100000000
000000000000000000000000000000011000100101100000000000
000000000000000000000010001101111100111100000100000000
000000000000000000000100000001110000000011110000000000
110001000000000111000111100101000001101001010000000000
110000100000000000000100000101101100110000110000000000

.logic_tile 20 14
000000000001000011100111000001011110111000010000000000
000000001000000000100100000000001011111000010000000000
001000000000001000000000000111000001110000110100000000
100000000000000101000000001001001011001111000000000000
110000000000000111000110001000001110100101100100000000
110000000000000000000000000001011010011010010000000000
000000000000100000000011111101000000110000110100000000
000000000001010000000010000111101000001111000000000000
000001000000000000000000000111000001101001010000000000
000000100000100000000000000101101000110000110000000000
000000000000000001100000001000011010100101100100000000
000000000100000000000000000011011110011010010000000000
000000000110001001100011010111011101111000010000000000
000000000010000001000010000000001011111000010000000000
110000000000001111000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000010000000000000000000000000000000100000000
100000000000000000000000001101000000000010000000000001
010010100000000000000000010000000001000000100110000000
010000000000000000000010000000001011000000001000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 22 14
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000001000001110100101100100000000
100000000000000000000000001111001000011010010000000100
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000001110111000010000000000
000000000000000000000000001111001000110100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000011110000000000000000000000000000

.logic_tile 23 14
000000000000100000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000001000000000000011110000100000100000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100100000
000000000000000000000000000000100000000001000000000010
000000000000000000000000010000000000000000000000000000
000000000110000001000011000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000010
000000000000110101100010100000001000011010010000000000
000000000000000000000000000011011110100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000110000000000000000000100100100000
000000000000000000000110100000001111000000000000000000
001000000000001000000110010001000001001111000000000000
100000000000001001000110011001101001010110100000000000
010000000000000000000011101000001111011110000000000000
110000000000000000000010001001011010101101000000000000
000000000000000101000010100011011001101011000000000000
000000000000000000000010100011101011001101010000000000
000100000000000001000110011011011010110011000000000100
000000000000000000000010000001011101001100110000000000
000000000000000000000000000101111000000011110000000000
000000000000000000000000001111010000111100000000000100
000000000000000001100111111011001010111100000000000000
000000000000000000100110011101110000000011110000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000000000000011110000000000

.logic_tile 3 15
000000000000000000000110001001001100000011110000000000
000000000000000000000000000101100000101001010000000000
000000000000000001100010101101001100000011110000000000
000000000000001101100000001001110000111100000000000100
000000000000000011100010101000000000010110100000000000
000000000110000000100000001101000000101001010000000000
000000000000000101000110000001100001010110100000000000
000000000000001001100100001011001100110000110000000000
000000000000000001000010010001111011110011000010000000
000000001010000000000010010101001100001100110010000000
000001000000000101100000001101011101010111000000000000
000000100000000001000000000101001000001101010010000000
000000000000000000000000000011001001011010010000000000
000000000100000000000000000000011010011010010000000000
000000000000000000000000001000011000011010010000000000
000000000000000000000000000011001101100101100000000000

.logic_tile 4 15
000000000010000001100111100101101100111100000010000000
000000000000000000000110000111000000000011110000000000
001000000000001000000110100101111000011110000000000000
100000000000000001000000000000001111011110000000000000
010000001100000000000111000001011000101100010100000001
010000000000000000000000000000111100101100010000000001
000000000000000001000000010011001101101000110100000010
000000000000000101000010100000101011101000110000000001
000000000000001101000000010011011010000111100000000000
000010000000000011100010000000001110000111100000000000
000000000000000000000000000101001110010010110000000000
000000000000000000000000000000111000010010110000000000
000000000000000101100010100001000000001111000000000000
000000000000010000100110111111001011110000110010000000
000000000000000000000000000001100000111111110000000000
000000000000000000000000001111000000000000000010000000

.logic_tile 5 15
000100000000000000000000000000000000001111000100000000
000100000000000000000000000000001100001111000000000000
001000000000000101000000011000000000000000000100000000
100000001100000000000011111111000000000010000000000000
010001000000001001100111101101011111110000010000000000
110010000000000001000110101001101101111001100000000000
000000000000001001100000001001101011000110000000000000
000000000000000111000000000101101000000001010000000000
000000001110000000000010100111000000000000000100000000
000001000000001001000000000000000000000001000000000000
000000000000010000000000010000000000000000100100000000
000000000000100000000010000000001101000000000000000000
000100000000000101000000001101101011101000000000000000
000100000000000101000000001001001010111001110000000000
000000000000001000000000000000001110000100000100000000
000000001110000001000010100000000000000000000000000000

.logic_tile 6 15
000000000000000111000110000111111100010110000000000000
000000000000000111010110100000111010010110000000000000
000000000001010000000000000111011000001011010000000000
000000000000000101000011100000101101001011010000000000
000000000000000001100010111000011010100101100000000000
000000000000000000100010011111001000011010010010000000
000000000000000000000110000000001011010010110000000000
000000000000000001000000000011011110100001110000000000
000000000000000101100110100001000001010110100000000000
000000000000000000100100001001001001110000110000000000
000000000000000000000110000101111100101101000000000000
000000000100001111000110010000111001101101000000000000
000000000100001000000110001001000001110000110000000000
000000000000000001000000001101101101001111000000000000
000000000000001000000111110011100000001111000000000000
000000000000000001000110010111001011010110100000000000

.logic_tile 7 15
000000000000000001100000011001000001110000110000000000
000000000000000000000010100001001010001111000000000000
000000000000000101100010101111100001001111000000000000
000000000000001111000000000001001010010110100000000000
000000001010001000000000001001000001110000110000000000
000000100000000101000010100101001000101001010000000000
000000000000000101000000001000011111011010010000000001
000000000000000101000010100101001000100101100000000000
000000000000100000000000000111011010100001110010000000
000000000000010000000000000000111001100001110000000000
000010100000001000000000001001000000110000110000000000
000001100000000001000000001101101111001111000010000000
000000000000000111100000010111111001011010010000000000
000010100000000000100010000000011100011010010000000010
000000000000000011100000000000001110011010010000000000
000000001000001101100000001101001010100101100000000100

.ramb_tile 8 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000001111100111111001011011010110100000000000
000000000000001111100110000011011110001000010000000000
001000000100000000000011100000000001100110010010000000
100000000000000000000000001111001010011001100000000000
110000000000001111100010101101001101100101010100000101
110000000000001011100000001011011011010101100000000000
000000000011000000000011100101000000010110100010000111
000000000000000111000010010000100000010110100000000011
000001101000000000000011110001000001011001100010000001
000000100000000000000111100000101110011001100000000000
000001000000001000000000000000001100000011110000000000
000010100000010101000010000000010000000011110000000000
000010100000001111100111010000001110100001000000000000
000001000000000011000110110101001000010010000000000000
000000000000000111000000001111001000101000000110000000
000000000000000000000000001001010000111101010000100100

.logic_tile 10 15
000000000000000000000000011101011111110000000000000000
000000000000000111000011111011101100000000110000000000
001000000000000101100111010001000000011111100100000000
100000000000000011100110101111001010111111110001000000
010000000000001111100111111011111000001001010000000000
110000000000000101100111010011011101000010000000000000
000000000000010011100000011001011110000011110000000000
000000000000000000100010011101100000111100000000000100
000010100000000000000110110011000001100000010000000000
000000000000000000000110010101101010000110000000000000
000000000000000001100000010000011101100001110000000000
000000000000001111000010011101011110010010110000000000
000000001000000000000000000001101111110111110100000100
000000001110000011000010000101001001110110110000000000
010000000000001001000000000011000001011001100000000000
010000000000001001000000000000101001011001100000000000

.logic_tile 11 15
000000000000001101000110001001000000110000110100000000
000000000000000001100010011011101000001111000000000100
001000000000001101100110000101101100110101000100000001
100000000000001011000000000011001111001010110000000000
010000000000000000000110000011100000110000110100000000
010000000000000000000100001011001111001111000000000000
000000000000000001100110100111100001101001010000000000
000000000000000000000000000001101001110000110000000000
000000000000001001100000010111011100111000010000000000
000000000000000101000010000000011110111000010000000000
000000000000000101100110010000011010001100110100000000
000000000000100000000110100000001111001100110000000000
000000000000001101000110100001111111000011100000000000
000000000000001001100010101101011011000001110000000000
010000000000000000000110100000011111100101100100000000
010000000000000000000010010001011001011010010000000001

.logic_tile 12 15
000000000000001000000000000000000000000000000100000000
000000000000000101000010111001000000000010001000000000
001000000000010000000110000101101101000000100000000000
100000000000000111000000000000101010000000100000000000
110010000000001000000110101011101100101000000000000000
010000000000000001000000000101000000111100000001000001
000000000010001111000010101000000000000000000100000000
000000000110001111100100001111000000000010001000100000
000000000000000001000000011000011101111011110000100000
000000000000000111000011101111001010110111110000000000
000000000000010101100000001001001010101001010000000000
000000000000000000000000001111010000111100000000000000
000000100000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001001000000000
010000000000000000000110110000000000000000000100000000
010000000000100000000010000101000000000010001000000000

.logic_tile 13 15
000000000000001000000010101111111101001000010000000000
000000000000001011000111110111111001010110100000000000
001000000000001111000000000101111100000000100001000000
100000000000000001100011101111111010000000000000000000
010000000000001000000011110001100000001100110110000000
010000000000000001000110000000001101110011000010100001
000000000100000111100111010011000001000000000010000001
000000000000000000000011011001101000000110000000000010
000000000000000000000000010001101010101000000001000000
000001000000000000000010000000010000101000000010000000
000000000000000011100010010000001011000000110000000000
000000000000000000000011000000011011000000110000000000
000000000000010000000000001000000001100000010000000000
000001000010000000000010011111001000010000100010000110
010000000000000001000110011001001101000010000000000000
110000000000000000000110000001011100000000000000000000

.logic_tile 14 15
000000000000101000000000000000001000001100111000000000
000000000001011101000000000000001011110011000000010000
000000000000000111100000000011001000001100111010000000
000000000000000000000000000000100000110011000000000000
000001000000000111000010000101001000001100111000000000
000000100000000001100000000000000000110011000010000000
000000000000000000000000000101001000001100111000000001
000000000000000001000000000000000000110011000010000000
000010100000000000000000000111001000001100111000000000
000000000000000000000010000000100000110011000010000000
000000000000000000000000000001001000001100111000000000
000000000110000000000000000000000000110011000010000000
000100000000000000000000000001101000001100111000000000
000000000000000000000011110000000000110011000010000000
000000000000000000000000001000001000101010100000000000
000000000000000000000000000101000000010101010000000010

.logic_tile 15 15
000000101110001101000110011101111010000011110000000000
000000000000000101000010111011010000101001010000000000
001000000000001101000111111001001111111000000000000011
100000000000000001100011101111101000111100000000000000
110000000000001011100110000001100000001111000000000000
110001001000000101000100000001101011101001010000000000
000000000000000101000111110101011010001000010000000000
000000000000000001000011101011111010010010000000000000
000100000000100101000111101000011010101010100000000000
000000000000000000100000001011000000010101010000000000
000000000000000000000000010101011010000010000000000000
000000000000000000000011010111001001000000000010000000
000010000000000101100010000001111110000001010100000000
000000000010000111000000000000010000000001010000000001
110001000000010111100000010001111000001110000000000000
110010100000000000100010000011011000001011000000000000

.logic_tile 16 15
000000000000000101000000010001001010011110000000000000
000000001100000111000010010000011101011110000000000000
001001000001001111100110101101011111010011110000000001
100000000001010111100100001101101100100001010000000000
010000000000000101000110011111011101000000110000000000
010000000000000000000010100001111111110000000000100000
000000000110001000000000011000000001100000010000000000
000000000000010001000010101001001000010000100001000000
000000000000000111000110010000011010000011110100000001
000000000000000000000111110000000000000011110001100101
000000000000100111000110000001001110000000000000000000
000000000001000111100100000011011101000010000000000000
000000000000010000000110110111101010001000010000000000
000000000000100000000010011011011010100001000000000000
110000000000000101000010101001100000010110100000000000
010000000000000101100100001011001111110000110000000000

.logic_tile 17 15
000000000000000000000000010101000000010110100000000000
000000000000000000000010000000100000010110100010000000
001100000000000000000000000011011000000011110000000000
100000100010011111000000000011100000101001010000000000
010010100110001000000011110101000001001111000000000000
110000000000000101000011110111001101101001010000000000
000000000000000000000111001001101100001000010000000000
000000000000001101000100000101011100010010000000000000
000000000000000101000000000101101011001000010000000000
000000000000000000000010100111001101100001000000000000
000001000000000000000000010000001000101010100000000000
000000100000000000000010101111010000010101010000000000
000000000000000111100111110000000001000000100100000000
000100000000000000100110100000001011000000000010000000
000001100000100000000000000001001110110100100000000000
000000000001010000000000000000111111110100100000000000

.logic_tile 18 15
000000000000000000000000000000001100000011110001000000
000000000000000000000010100000000000000011110000000000
001000001010000000000000000001011011111000010000000000
100000000000000101000000000000111010111000010000000001
010001000000000000000010000000000001000000100100000000
110000100000000000000000000000001011000000000000000000
000000100000101000000010100000011100000011110000000000
000000000001010111000000000000000000000011110001000000
000010000000000101100110110011000000010110100000000000
000000000000000000000010100000100000010110100001000000
000000000000001000000000000000000001001111000000000000
000000000000100101000000000000001111001111000001000000
000000000000010000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000010000001100000011110010000000
000000000000000000000010100000010000000011110000000000

.logic_tile 19 15
000101000001000000000110001000000000010110100010000000
000010100000000000000110101101000000101001010000000000
001000000000000001100000000000000000000000000100000000
100000000000000000100010101001000000000010000000000101
110000000000000000000010110000001010000100000100000000
010000000010000000000010010000010000000000000000000100
000000101010000101000110000000001000000100000100000000
000000000000000000000000000000010000000000000000000100
000000001100000000000000000000000001000000100100000000
000000000000000000000010100000001010000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000001
000010000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000100

.logic_tile 20 15
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001000000000110000000011100000100000110000000
010000000000100000000000000000010000000000000001000000
000000000000000111100000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001010000100000100000100
110000000000000000000000000000010000000000000000000000

.logic_tile 21 15
000000000000010000000000010000000000000000100100000000
000000000000000000000010110000001110000000000001000100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000010100001011000100101100100000000
000000000000000000000000000000111100100101100000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000011100001011000111000010000000000
110000100000000000000100000000111100111000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000011000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000010111101011110100110110000000000
000000000000000000000111011011111110010000110000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000000000011110000000001000000100100000000
110000000000000000000010000000001001000000000000000000
000000000000000000000000010111101100111000010000000000
000000000000000000000010010000101101111000010000000000
000000000000001000000110100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000000000001000000100000100000000
000000000000001011000010010000010000000000000000000000
000001000000000101100000010101100000010110100100000000
000000000000000000000010100000100000010110100000000000
000000000000000000000110010011100000101001010000000000
000000000000000000000010001001001111110000110000000000

.logic_tile 2 16
000000000000000001100010110101100000010110100000000000
000000000000000000100010000000000000010110100000000000
001000000000001101100110101101011101011100100000000000
100000000000001111000000000001101101011100010000000000
110010000000000000000010100011011100111100000100100000
010000000000000000000100001001100000000011110000000000
000000000000000101000010000111001111100101100100000000
000000000000000101000000000000011001100101100000000000
000000100000000000000010101000000000010110100000000000
000001000000000000000111100101000000101001010000000000
000000000000001011100010011000011010000111100000000000
000000000000000011100110011111011001001011010000000000
000000000000000011100110000000000001001111000000000000
000000000000000000100000000000001101001111000000000000
010000000000000000000000000000000000001111000000000000
010000000000000000000010000000001000001111000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001001000000000000001000
000000000000001000000000000101101000001100111000000000
000000000000000101000000000000110000110011000000000000
000000000000001000000000000101101000001100111000000000
000000001010000101000000000000100000110011000000000000
000000000000000101100110110000001001001100111000000000
000000000000000000000010100000001101110011000000000000
000000100000000000000000000000001001001100111000000000
000001000000000000000000000000001000110011000000000000
000000000000000000000110010000001000001100111000000000
000000000000000000000110010000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 4 16
000001000000001000000000010000000000000000100100000000
000010100000000011000011000000001111000000000000000000
001000000000000000000110001101101000000011110000000000
100000000000000000000100001111110000111100000000000001
110000000000000000000110010000011010011010010000000010
010000000000000000000110010001011100100101100000000000
000000000000000000000110110000000000010110100010100000
000000000000000000000010100111000000101001010010000111
000000000000001000000011101001101101001000000000000000
000000000000001001000010000111111101000110100000000000
000000000000001000000111001011101010010000100000000000
000000000000000001000110001011011011100010110000000000
000000000000001000000110000101100000001111000000000000
000000000000000001000000000011101000010110100000000000
000000000000000111000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 5 16
000000001110001000000110010000000001000000001000000000
000000000000000101000011110000001111000000000000001000
001000000000000000000000000111011110001100111100000000
100000000000000000000000000000010000110011000000000000
010000000100000000000000010101001000001100111100000000
010000000000000000000010000000100000110011000000100000
000000000000000111100000000000001000001100111100000000
000000000000001101000000000000001001110011000000000000
000000000000100000000000001000001000001100110100000000
000000000001000000000000000011000000110011000000000000
000000000000001000000000011011100000101001010000000000
000000000000000001000010000101100000111111110000100000
000000000000100001100000000111100000001001000010000000
000000000001010000000000000000001000001001000000000010
010000000000000000000110101001000000101001010000000001
110000000000000001000000000111000000111111110010000001

.logic_tile 6 16
000000000000000101000010100001001010011010010000000000
000000000000000000000000000000011101011010010000000000
001000000000001011100000000101101010000011110000000000
100000000000000111000000001111010000111100000000000000
110000000000001011100111010001001010001011010000000000
110000000000000011000011000000011101001011010000000000
000010100000000001000110001101000001001111000000000000
000000000000000101000000000101001101110000110000000000
000000000001001000000000011111111000111100000000000000
000000000000101101000010111111000000010110100010000000
000010100000000000000010000101011010000011110000000000
000001001100000000000000001111100000010110100000000000
000000000000000000000011110001001010011010010000000000
000000000000000000000110000000101100011010010000000000
010010000000000000000010000101100000010110100100000000
010001000000000001000100000000100000010110100000000000

.logic_tile 7 16
000000000000100000000010110000000001001111000000000000
000000000000010000000011010000001011001111000010000000
001010000000000000000000000000000000000000000100000000
100000000000000000000000000101000000000010000000000000
010000000000000000000000000101100000010110100100000000
010000000000000101000000000000100000010110100000000000
000000000000000101000010100000011100000100000100000000
000000000000000000000010100000010000000000000000000000
000000001010000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000010101100000000000000100000000
000000000000000000000010010000000000000001000000000000
000000000000000000000000000000001010000011110000000000
000000001110000000000000000000000000000011110010000000
000000000000000000000000000000011100000011110010000000
000000001010000000010000000000010000000011110000000000

.ramt_tile 8 16
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100000000000000000000000000000000
000010000001010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 16
000001000000000001000110011000000000010110100000000000
000000000001011111100111111101000000101001010000000000
001000000001010000000000000000000000011001100000000000
100000000010100101000000001101001010100110010000000001
110000000000100000000000001011101000000011110000000000
010000000000000001000011101011010000111100000000000000
000000000000001000000111100011100001001111000000000000
000000000010000111000100001001101100101001010000000000
000000000000000000000000011000000000010110100000000000
000000000000000111000011000001000000101001010000000000
000000100000000101100000010001000000101001010100000010
000001000000000000000010001111001000100110010010000000
000000000000000000000010110111100000001111000000000000
000000001110000000000010001111001001010110100000000000
000000000000001111100000001111101100000011110000000000
000000000000000101100000000101000000101001010000000000

.logic_tile 10 16
000000001001010111000000000000000001000000001000000000
000000000000100000100000000000001000000000000000001000
000000000000001000000111100000011001001100111000000000
000010000000000101000000000000001100110011000000000000
000010000000001000000000000001101000001100111000000000
000000000000100101000000000000100000110011000000000000
000000000000000000000110100000001000001100111000000000
000000000110000000000000000000001010110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000100000111100000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000010100000000000000000000111101000001100111000000000
000001000000000000000000000000100000110011000000000000
000000000000010001100000000101101000001100111000000000
000010000100100000100011110000100000110011000000000000

.logic_tile 11 16
000000000000000101100111010001011010111100000000000000
000000001111001101000010101001100000000011110001000000
001000000001010000000011100101101101101000010000000000
100000000000000000000000000101011011110000100000000000
010000000000001011100011100000001111111000010000000000
110000000000001001100010110001011100110100100000000100
000000000000000101000010101101000000001111000010000000
000000000000000101000110001001001000110000110000000000
000000000000000000000000011111001010101001010000000000
000000001000000000000010101101010000111100000000000000
000000000000001000000000000001000001010110100000000000
000000000010000001000000001001101010001111000000000000
000000000000000000000000010000011010000100000100000000
000000000000001111000011100000010000000000000000000010
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 12 16
000000000010100111000110101000000000000000000000000000
000000000000010000100111111111000000000010000000000000
001000000001001101000111101101011000000011100010000000
100000000000100011000000000011001000000001110000000000
010000000000000111100010100000011000000100000100000000
010000000000000000000011100000010000000000000000000000
000000000001010000000000001011111110100001000000000000
000001000000100000000000000011001011000100100000100000
000000000000001000000000011001001110001000010000000000
000000000000001111000010011011111100101001010000100000
000000000100001001010000001011001010101001010000000100
000000000000000011000010000001110000111100000000000001
000010000000000000000000010000000000000000100000000000
000011000000000000000011000000001101000000000000000000
000000000000000011100111101011111110000001000000000000
000000000000000000100100000011001011000110100000000000

.logic_tile 13 16
000000000000000000000000000000000001000000100100000000
000000000000000000000011100000001010000000000010000001
001000000001010111000000000101100000010110100000000000
100000000000000000000000000000100000010110100000000001
010001001110000001000111010000000000000000000000000000
010000100000010111000011110000000000000000000000000000
000000000001010111000110001101000000001001000010000000
000000000000000000100000000001101010000000000000000000
000000001100000000000000000101011110000001000000000000
000000000000000000000000000000111010000001000001000000
000000000000000000000000000000000001000000100000000000
000000000000000000000010000000001000000000000000000000
000001001110000000000000001000000000000000000100000000
000000100000000001000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011000111000000000010000000000000

.logic_tile 14 16
000000000000000000000110110001101011010000000000000000
000000000000000000000011110000001001010000000010000001
001000000000000101100111110000011100110000000000000001
100000000000000000000111100000001001110000000000000011
010000000000000111100111000000000000000000100100000000
110000000000001001100000000000001001000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000001000000000011000000000000000100000000
000000000000100000000000000000000000000001000000000000
000000000000001000000000000000000000000000000100000000
000000000000001001000000000111000000000010000010000000
000000000000000000000000000101011001100000000000000000
000000000000000011000000000000001001100000000010000001
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.logic_tile 15 16
000000000000101101100000000001111011000001000001000000
000000000001000101000000001111111011000000000000000000
001000000000001101000010101011000000010110100000000000
100000000000101001100010100001001010110000110000000000
110000001110000011100000011101011010001000010000000000
010000000000000101000010101111101010010010000000000010
000000000000000101000011110011011010001000010000000000
000000000000001101100010010001001010010010000000000000
000000000000000000000000000101101010001011010000000000
000000000000000101000011100000011010001011010000000000
000000000000000001100010000000000001000000100110000001
000000000000000000010100000000001111000000000000000010
000000000000000000000010001000011100101010100000000000
000000000000010000000100001001000000010101010000000001
000000000000000000000110011001011000000000000000000000
000000000000000000000010001011000000000001010000100000

.logic_tile 16 16
000000000000000000000110110001011010000000000000000000
000000000000001001000011100111101011000100000001000000
001000000000001001100110110011011010100001110000000000
100000000000001001100010000000111011100001110000000000
010000000000001111100010000101011001000110100000000000
010000000000000111100010010101001100010110000000000000
000000000001011111100010110001001111100101100100000000
000000000000000001100011110000011110100101100000000000
000000000000100000000010111101111101001110000000000000
000000000000000000000111101011101000000111000000000000
000000000110001111100000010001001111111000010000000000
000000000000000101000011010000011110111000010000000000
000000000000000001000110010001101011001000010000000000
000000000000000000000010001011111011100001000000000000
010000000000000111000000000001111110010000000000000000
110000000000000001100000001011101111000000000000000010

.logic_tile 17 16
000101000000010101000000010011111001111000010000000000
000010000000101111000010000000101001111000010000000000
001100000000001101100000011111100000101001010000000000
100000001000000001000010000111000000000000000010000000
010000100110001000000111100101000000110000110100000000
110000000000000001000110111011001001001111000000000000
000000000000000001000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000011000000000001101100000000000000000000100
000010100000000101000010010011001000001001000000000000
000000000000001001110010011000011100100101100100000000
000000000000001001000011000011011011011010010000000000
000000000000010000000000000011111001100101100100000000
000000000000000000000011110000101001100101100000000000
010000000000001111100000000011011000001100000000000100
110000000000001011000000000001001111110000000000000000

.logic_tile 18 16
000000000000000000000000000000001110000100000100000000
000000000000000111000000000000000000000000000000000000
001000000000000000000011100000000001000000100100000000
100000000000001101010011110000001001000000000000000000
010000000001000000000111101000011111010010110000000000
110000000000100000000100000001011111100001110000000000
000000000000101001100000001001111111001000010000000000
000000000001010101000000000101011111010010000000000000
000101000000000000000000001101111101100001000000000000
000000000000000000000000000111011010001000010000000000
000000000000000111000110000001000000000000000100000000
000000000000000000000110010000000000000001000000000000
000000000000001000000000011000001111100000000010000000
000000000000000101000010101011011001010000000000000000
000000000000000111000110011000011011000111100000000000
000000000000000000000011010011001101001011010000000000

.logic_tile 19 16
000000000000001000000010100111001100100101100100000000
000000000000001101000000000000001100100101100000000000
001000000000001000000000000011111000001000010000000000
100000000000000011000010101111011010010010000001000000
110000000000101001000000001101101111000110100000000000
010000000001010111000000000111011101100001010000000000
000000000000000001100000010011111000000011110000000000
000000000000000101000011100101010000101001010000000000
000000000000001101100000000101101001010010110000000000
000000000000000001000010000000111010010010110000000000
000000000000101000000000011001001010010110100000000000
000000000001000001000010000101000000111100000000000000
000000000000001000000000000000000000100110010000000000
000000000000000101000011110001001010011001100000000000
010000000000000001000000001000011010101010100000000000
010000000000000000000000001101000000010101010000000000

.logic_tile 20 16
000000000000000101000000000001011101111000010000000000
000000000000000000100000000000011011111000010000000000
001000000000000000000000011000000000000000000100000000
100000000000000000000010001011000000000010000000000000
010000000000000000000111000111100000000000000000000000
110010000000000000000010100000100000000001000000000000
000000000000000011100010100000000000000000100100000000
000000000000000000100100000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
010000001100000000000000000001100000000000000100000000
110000000000000000000011010000100000000001000000000000

.logic_tile 21 16
000000000000000000000000001000000000000000000100000000
000000000000000000000011100001000000000010000001000000
001000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000001000000
000000001111010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100101000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000010111100000000000000100000000
000000000000000000000011110000000000000001000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000111000000000000000000000000000000
010000000000000001000100000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000001000000000000101000000000000000100000000
110000000000000001000000000000100000000001000000000000

.logic_tile 23 16
000000000000000000000000000101011010111000010000000000
000000000000000000000011100000001101111000010000000000
001000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000001000000000000101011010100101100100000000
010000000001000101000000000000001101100101100000100000
000000000000001111000000010000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000100000000000000000000010101101111111000010000000000
000000000000000000000010000000111000111000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111011011100101100110000000
000000000000000000000010010000111000100101100000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000000000010100111000000011001100100100000
000000000000000000000000000000001100011001100000000000
001000000000000101000110001111000000110000110100100000
100000000000000000100000000001001001001111000000000000
110000000000000101000010100111001111100101100100100000
010000000000001101100110110011011010001100110000000000
000000000000000001000010100101101100101000010000000000
000000000000000000100100000111001111110000010000000000
000000000000001000000000000001101000111000010000000000
000001000000001011000010010000011110111000010000000000
000000000000000001100000011101000001110000110100000000
000000000000000111000010000011001110001111000000100000
000000000000001001100000011101000001110000110100000000
000000000000000001000010001011001011001111000000100000
110000000000001000000000000101000001110000110100000000
010000000000000001000000001101101001001111000000100000

.logic_tile 2 17
000000000000001101000011101001101100101000010000000000
000000000000000001100110111101101001001000000000000000
001000000000001101000010100011000000000000000100000000
100000000000000001100100000000100000000001000000000000
010000000000000000000111111001011000101001000000000001
110010000000000111000111000001101111000001000000000000
000000000000000101000110000101100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000000000001001100000000001011100100010110000000000
000000000000001001000010000001001100100000010000000000
000000000000000001100000001001011111010100000000000000
000000000000000000000000001001101111100000010000000000
000000000000000000000110000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000101100000010000000000000000000100000000
000000000000000000000010000101000000000010000000000000

.logic_tile 3 17
000000000001000111000010111000001000001100110010000001
000000000000100000000111000111000000110011000001010000
001000000000000001100111101101101011000100000000000000
100000000000001101100100000001011010010100100000100000
110000000000000011100111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001101000000001000000000000000000000000000
000000000000000001100000001011000000000010000000000000
000000000000000000000010001000001000000010100000000000
000000000000000000000000000001010000000001010000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000110000001100000111001110000000000
000000000000000000000000000000101010111001110001000000
000000000000000001100000000001000000000000000010000100
000000000000000000100000000001100000010110100000000000

.logic_tile 4 17
000010000000000000000000010011100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000000000000000000000001000000001000000000
100000000000001001000010100000001011000000000000000000
010000000000000000000011100000001000001100111100000000
110000000000000000000000000000001001110011000000000000
000000000000001000000000010111001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000000011000000000101101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000111111000000000000010000011
000000000000000000000000000011110000010101010010000000
000000000000000000000110000011111010001100110100000000
000000000000000000000000000000110000110011000000000000
010000000000000000000110000000000001001111000100000000
010000000000000000000100000000001101001111000000000000

.logic_tile 5 17
000000000000000101000010100000000000000000100100000000
000000000000100000000011100000001011000000000000000000
001000000000000111000000011001111000000110100000000000
100000000000000101100011100101011000000000100000000000
010000000000000101000010001011101000000001000000000000
010001000000000000000010100001011010000000000000000000
000000000000001001000110000001101111100010110000000000
000000000000001111000100001001001000010000110000000000
000000000000001001000110010000001110101000000011000000
000000000001001001000010001011000000010100000000000000
000000000000000001100000000000011010000010100000000000
000000000000100000000000001101010000000001010000000000
000001000000001001100000000011001100011101000010000001
000000100000011001000000000011101101101000000010100000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000001

.logic_tile 6 17
000000000000000000000010100001100000010110100000000000
000000000000000101000000000000100000010110100000000100
001000000000000101000111000000000000001111000000000000
100000000000000000000110100000001001001111000000000000
110000000000000101000111000000000000001111000000000000
110000000000000000000100000000001010001111000000000000
000000000000000001000000000000011000000011110000000000
000000000000100000000000000000010000000011110000000000
000001000000000000000000000000011001100101100000000000
000010100000000000000000001101001010011010010000100000
000000000000000001100000000101101011000111100000000001
000000000010000000000000000000011000000111100000000000
000000000000000000000010000000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000001100000000000000001000000000010110100100000000
000000000000000000000000000011000000101001010011000000

.logic_tile 7 17
000000000000000000000010101101001101111100010000000000
000000100000000000000010101111101000101000100000000000
001000000000000001100110000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010001000000001101000111111011011001111001010000000000
110010000000000001000111100101001111011001000000000000
000000000000001101000000010111101000110000010000000000
000000000000000111000011001001111010110110010001000000
000000000110000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000011001101110111000000000000000
000000000000000000000010001111111010110101010001000000
000000000000000000000110001000000000000000000100000000
000000000000000000000100000101000000000010000000000000

.ramb_tile 8 17
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000010100101000001001111000000000000
000000000000000000000000001101101011110000110000000000
001000000000101000000010111000000000010110100100000000
100000000011011001010010011001000000101001010011000000
110001000000000000000010011011001000010110100000000000
110000000000000000000010001001010000111100000000000000
000100000000100000000110001001100000001111000000000000
000000000000010000000100000111001101110000110000000100
000000001010000001000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000111100001001101011010010000000100
000000000000100000000100000000101001011010010000000000
000000000000000000000000000101011010000100010000000000
000000000000001111000000000000111011000100010000000000

.logic_tile 10 17
000000000000000000000111011000001000001100110000000000
000000000000000000000011101111000000110011000000010000
001000000100010001100111010001100000000000000100000000
100000000000000000100011010000100000000001000000000000
010000000100000011100010100001111000000011110000000000
010000000000000000100000001101010000111100000000000100
000000000000000000000000001101000001001111000000000000
000000000000000000000000000001101001010110100000000000
000000000000100000000010000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000010000000000000000000001000000100000100000100
000000000000010000000000000000010000000000000000000000
000000000000000000000110000101000000000000000100000000
000000000110000000000100000000000000000001000000000000

.logic_tile 11 17
000000000000101111000010100101101010111100000110000000
000000000001010001000111100001000000000011110000000000
001000000000000111100110010000000000011001100100000000
100000000000001101100011110011001000100110010000000000
010000000000001111100110001001011000101001010000000000
010000100000001001100010100101100000111100000000000000
000000000010000001100000010111001010110101000100000000
000000000000000101000010000001111100000101110000000000
000011100000000001100000011111111110111100000100000000
000011000000000000000010000001100000000011110000000000
000010000000001000000000001101100000110000110100000000
000001000000001101000000000001001001001111000000000000
000000000110000000000011100101101011100101100100000000
000000000000000000000100000000111001100101100000000000
110000000000001000000000000101001101100101100100000000
010000000000000001000010010000011001100101100010000000

.logic_tile 12 17
000000000000000000000110100011111011101001000000000000
000000000000001101000011101101111101010101000000000000
001000000000001101100110001000000000000000000100000000
100000001000000001000000000101000000000010000000000000
010000000000001000000110000000000001001111000000000000
010000000000000011000000000000001011001111000000000000
000000000000001000000110011111011101001001010000000000
000000000000000101000010001011011100010110100000000000
000000000000000001100000001101011000010111100000000000
000000000100000000000000001111011000000111110000000000
000000000000000001100110110000000001000000100100000000
000000000000000000000010100000001000000000000000000000
000010000000000101100000000011011111010010110000000000
000001000000000000000000000000011000010010110000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000110111001000000000010000000000000

.logic_tile 13 17
000010000000000001100000000000000000001111000000000000
000000000000000000000000000000001010001111000000000000
001000000000001000000010100000000000000000000100000000
100000000000000001000000001111000000000010000000000000
110000100000000101100000001000000000000000000100000000
110001000000000000000000001011000000000010000000000000
000000000000000101100000000000011010000011110000000000
000000000000000000000010100000000000000011110000000000
001000100000000000000000010111100000000000000100000000
000001001100000000000010000000100000000001000000000000
000010000000000000000000010001100001000110000000000000
000001000000000000000010010000001001000110000000000000
000000000000000000000011100001011011111001010000000000
000000000000000000000111111011011010111000100000000000
000000000000000000000000011001101101010111100000000000
000000000000000000000011011101011001001011100000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000001000110000000000011110000000000000000000000000000
001000000000001011100110000011100000010110100000000000
100000000000001001100100000000100000010110100000000000
010010000000010011100010100101011001001100000000000000
010001000000100101100010001101111000110000000000000000
000000000000000111000111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000010000000011100000100000100000001
000000000000000000000100000000010000000000001010000000
000000000000000000000110011000011110010000000000000000
000000000000000000000010010001001010100000000000000101
000000000000000000000000001011000001101001010000000000
000000000000000000000000001101101111110000110000000100
010000000000000111000111000101000000000000000100000000
110000000000000000100000000000000000000001001010000000

.logic_tile 15 17
000001000000000001100000011001000001010110100000000000
000010100000000000100011110011001011001111000000000000
001000000000000000000010100101111111000000110000000000
100000000000001101000000000101011001110000000000000001
010001000000001101000011100000011101001011010000000000
010000000000000001000100000101011000000111100000000000
000000000000000011100111000101011001001000010000000000
000000000000000000000000000011001101010010000000000000
000000000000000001100000001000001011011110000000000000
000000000000000000100000000101001111101101000000000000
000000000000001000000110100101000000000000000100000000
000001000000001001000000000000100000000001000000000000
000000000000100000000111001001011001110000000000000001
000000000000000000000100001101011100001100000000000000
000000000000000000000110000000001110000100000100000000
000000001000000000000100000000010000000000000000100000

.logic_tile 16 17
000000000000000000000010110000001000000100000100000100
000000000000000000000010100000010000000000000000000000
001000000001000111100000010000000000000000000000000000
100000000000000000000010010000000000000000000000000000
110001000000000000000000011000011100010010110000000000
110000100000000000000010010111001001100001110000000000
000000000000000001100000000000011010000100000100000100
000000000000010000100000000000000000000000000000000000
000000000000000101100000000011000000010110100010000000
000000000000000000000000000000000000010110100000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001011000000000000100000
000000000000000000000111101001111100001000010000000000
000000000000000000000000000111001001100001000000000000
000000000000000101000000000001100000000000000100000001
000000000000000000100000000000100000000001000000000000

.logic_tile 17 17
000000000000000000000000000000011100000100000100000001
000000000000000101000000000000010000000000000000100000
001000000000000000000000010000000000000000100100000000
100000000000000000000010100000001110000000000000000000
010000000000000000000010001000001010111000010000000000
110000001010000000000010100111011000110100100000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000010010001001101100000010000000000000
000010000000000000000000000101101101000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000100000001010000000010101011011111001000010000000000
000000000000100000000000001101001100100001000000000000
001000000000100000000110001111111100000110100000000000
100000000001010000000110111001111100010110000000000001
110000000001000111000110011011001100001000010000000000
110000000100000000100010100101011010100001000000100000
000000000000101111100011100011001110000011110000000000
000000000001000111100100001111101100000011000000000000
000000000001000001100110100101100000000000000100000000
000000000000100000100010000000000000000001000000000000
000000001100000001100000000000011001111000010000000000
000000000000000001100010001101011100110100100000000000
000000000000010011000011111001000000010000100000000000
000000001000000000000110100111101011000000000000100000
000000000000101101000011100000000000000000000000000000
000000000001000101000000000011000000000010000000000000

.logic_tile 19 17
000000000000000111100010111001101001001000010000000000
000000000000000000000011101001111101100001000000000100
001000000000001000000110110001000001010110100000000000
100000000000001011000011001011101101110000110000000000
010000000000100001100111010011100000100110010000000000
110000000001011111000011110000101001100110010000000000
000000000000000000000000010101001110000011110000000000
000000000000000000000011000101010000101001010000000000
000000000001000000000010001101101000010110100000000000
000000000000100000000000001011110000111100000000000000
000000000000000000000110011111001010001000010000000000
000000000000000000000010001001101010010010000000000000
000000000000000000000010000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000001001100000001111000000000000
000000000000000001000000000111001011010110100000000000

.logic_tile 20 17
000000000000001000000010100101001001111000010000000000
000000001010000001000011100000011000111000010000000000
001000000000001000000010101111101110111100000100000000
100000000000000001000010101001100000000011110001000000
010010000000001000000000001000001110100101100100000000
010000000000001111000000001001011000011010010001000000
000000000000000011100000001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000010100001000000000000000001001011100101100110000000
000000000000000000000000000000101000100101100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000110000001011000111000010000000000
110000000000000000000000000000011111111000010000000000

.logic_tile 21 17
000000000000000000000000010000000000000000000000000000
000000000000001101000011000000000000000000000000000000
001000000000000000000011110000011000000100000100000000
100000000000000000000011110000010000000000000001000000
010000000000001000000000010000001010000100000100000000
010000000000000111000011110000000000000000000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010100101000000000000000110000000
000000000000000000000100000000100000000001000000000000
000000000000100101000000000000000001000000100100000000
000000000000000000000000000000001011000000000001000000
000000000000000000000000000111101100101000000000000000
000000000000000000000000000000010000101000000000000100
000000000000000000000010101001011111001000010000000000
000000000000000101000100001001011100010010000010000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000011000000000000000100000000
100000000000000000000000000000100000000001000000000000
010000000000000000000111000101100000000000000100000000
110000000000000000000000000000100000000001000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000100001100000010000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000010101100110011111001000111100000100000000
000000000000000000000011011001010000000011110001000000
001000000000000001100000010011101010100101100101000000
100000000000000000000010100000101010100101100000000000
010000000000000001100000010000000000000000000000000000
010000000000000101000010100000000000000000000000000000
000000000000000111100000011000011100111000010000000000
000000000000000000100010000001001000110100100000000000
000000000000000000000000000101101011111000010000000000
000000000000000000000000000000111111111000010000000000
000000000000001000000000010011100001110000110100000000
000000000000000001000010010001001000001111000001000000
000000000000001000000000000101000001101001010000000000
000000000000000001000000000101001101110000110000000000
010001000000000000000110001000011110100101100100000000
110000000000000000000000001101011011011010010001000000

.logic_tile 24 17
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000010
000000000000000000
000001011000000000
000000000000000001
000000000000111110
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000001100110000000000000000000000100000000
000000000000000000000010011011000000000010001000000000
001000000000000000000000000111100000000000000100000000
100000000000000111000000000000000000000001001000000000
010000000000000000000000000001000000000000000100000000
010000000000000000000010110000000000000001001000000000
000000000000000101000010100000011011111000010000000000
000000000000000101000000000001001010110100100000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010001011000000000010001000100010
000000000000001000000000010000011100000100000100000000
000000000000000001000010000000000000000000001000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000001000100010
010000000000000001100000000011011010101001010000000000
010000000000000000000000001001110000111100000000000000

.logic_tile 2 18
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000001000000000000111011010001100111100000000
100000000000000001000000000000010000110011000000000000
010000000000000000000010010101001000001100111100100000
110000000000000000000010000000100000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000000001000110011000000000000
000000000000001000000000000000011000000011000000000000
000000000000000011000000000000001001000011000000000000
000000000000000001100000000001001011000000100000000000
000000000000000000000000000111111000000000000000000000
110000000000000000000000000101100000010110100100000000
010000000000000000000000000000100000010110100000100010

.logic_tile 3 18
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
001000000000000000000000000101011110001100111100000001
100000000000001111000000000000010000110011000000000000
010001100010000001100011110101001000001100111100000001
110001000000000000000110000000100000110011000000000000
000000000000000000000000010000001000001100111100000000
000000000100000000000010000000001101110011000000000000
000000000000000000000110000000001001001100110100000000
000010000000000000000000000000001100110011000000000000
000000000000011000000000000101011111000000100000000100
000000000100000001000000000000011011000000100000000000
000010100000000000000000001011001010000000000000000000
000000000000000000000000000011110000000010100000000000
010000000000000000000110000111100000010110100100000000
010000000000000000000000000000100000010110100000000010

.logic_tile 4 18
000000000000000000000000010000000000000000000100000000
000000000000000000000010001011000000000010000011000000
001000000000000000000000000001101101000101010010000000
100000000000000101000000000101001111000110100000100000
110000000000001000000010100101101010000010100000000000
110000000000000011000010101101110000000000000000000000
000000000000000000000010100011011110111100100000000000
000000000000000101000010100000001010111100100000000000
000000000000001000000110100011000000010110100001000000
000001000000000001000110100000100000010110100000000010
000000000000000000000000000001011011000000010001000000
000000001010000000000000000111111010000000000010000101
000000000000001000000110001101011010111000110000000000
000000000000000001000000001101111011110000110000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 5 18
000001000000100000000000000000000001000000100100000000
000000100001000101000011100000001010000000000000000000
001000000001001001100011100000001100000100000100000000
100000000000100001000000000000000000000000000000000000
010000000000000000000011100000011000000100000100000000
010000000000000000000100000000010000000000000000000000
000000000000001111000000010000000001000000100100000000
000000000000001011000011100000001010000000000000000000
000000001110000001100110000000000000000000000100000000
000000001010000001010000001101000000000010000000000000
000000000000000000000000000001001110010100110000000000
000000000000000000000000001011001111011000110000000000
000000000000000101000000000000011010000100000100000000
000000000000000000100010110000010000000000000000000000
000000000000000000000000001001101110101011100000000000
000000000000000000000000000001001100010110000000000000

.logic_tile 6 18
000000001110000000000010100101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000000000101111010001100111000000000
000000000000000101000000000000100000110011000000000000
000000001010000101000000000000001000001100111000000000
000000000000000101000010100000001010110011000000000000
000000000000000111000111000000001000001100111000000000
000000000000000000000110100000001001110011000000000000
000000001100000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 7 18
000000000000000001000011101000011010111101010000000000
000000000000000000000010010111000000111110100001000111
001000000000001000000000010001101010000011110000000000
100000000000000001000011110001010000101001010000000000
010000000000000101100110111101001100111100000000000000
010010100000000000000010101101110000000011110000000000
000000000000000000000110000011100000111111110000000000
000000000000000001000000000111000000000000000001000000
000010001000000000000010001101001100010110100000000000
000001000000000000000110111101110000000011110000000000
000000000000000000000000000001100000011001100100000001
000000000000000001000000000000101001011001100010000000
000000000000000000000000001001000000001111000000000000
000000000000000011000010000001001011110000110000000000
110000000000000111100000000101001100101100010000000000
110000000000000000000000001111011110111001000000000000

.ramt_tile 8 18
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 18
000000000001011000000000010001111000110100010100000001
000000000000101001000011110001011110100010110001000000
001000100000000111100010101001001011111000100100000000
100001000000000000100000000001011001011101000000000100
010000000000000000000110000001111000110100010100000001
010000000000000101000000000001011100100010110000000000
000001000001000000000110001111000000111001110110000000
000000000000000000000000000001101010100000010000000000
000000000000001000000000010001111001110000000100000000
000000000000000001000010000001101101110011110000000000
000000000001000000000000011001001101111000100110000000
000000000010100000000010000001011001011101000000000000
000000000110000001100010001001111000101001100100000000
000000000000000000000100001101101000010101100000000000
000100000000000001100000001001011111110000000100000000
000000000000000000000000001001001000111111000000000000

.logic_tile 10 18
000000001000000101000111010011011000100110110000000000
000010000000000000000110000111101010010000110000000000
001000000000000101000010101101101110010100110000000000
100000000000000000000010101001001111100100110000000000
110000000000000001100000000000000001000000100100000000
110000000000000000000000000000001101000000000000000000
000000000001000001100000000000000000000000000100000000
000000001000100101000000001001000000000010000000000000
000000000000001000000110010101101110000001010000000000
000000000000000001000010111001011110000010010000000000
000000000001011000000110010011000000000000000100000000
000000000000000001000010110000100000000001000000000000
000000000110000101000010100111111101000001000000000000
000010101110000000100010110011111100010111100000000000
000000000000100000000000000001101110100000010000000000
000000000000000000000010110001101111100000100000000000

.logic_tile 11 18
000000000111000111000010100000000000000000000000000000
000000000000100000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000100101000010110000000000000000000000000000
110000000000000101000000000101111011111000010000000000
110000001110000000000000000000011011111000010000000100
000000000000001111100010000001111100111000010000000000
000001000000001011000110100000001101111000010000000000
000000000000000000000010000001001001111000010000000000
000000001100000000000110000101011010110000000000000000
000000000000001000000000000001100000000000000100000000
000000000000100001000000000000100000000001000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000010000000000000000001100000100000100000000
000000001010000101000011010000000000000000000000000001
001000000000000001100000001001011011001011010000000000
100000000000000000100000000001001100001111110010000000
010000000000000000000000000101100000010110100000000000
010000001010000000000000000000000000010110100000000000
000000000000001101100000010000000000010110100000000000
000000000000000001000011100111000000101001010000000000
000000000000000001100000001000000000000000000100000000
000000001110000011100000000111000000000010000010000000
000000100000000001100011101000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000010000001001000000000000000011100000011110000000000
000000000000100001000000000000000000000011110000000000
000000000000000111000000011000001101000000100000000000
000000000000100000000010011011001011000000010000100000

.logic_tile 13 18
000000000000000001100010110000000000000000001000000000
000000000000000101100010100000001011000000000000001000
000000000000000000000000010000001010001100111000000000
000000000000000000000010100000011111110011000000000100
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001000110011000000000100
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000010000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000001000000000000000010000001001001100111000000001
000000000000000000000010010000001001110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000100

.logic_tile 14 18
000000000000000000000000000111001110001011010000000000
000000000000000000000000000000101101001011010000000001
001000000001001101000000000000001010000011110000000000
100000001000000111000010100000000000000011110000000000
110000000001010011100000010111011000001100000000000000
110000000000000000100011000011101101110000000000000010
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000010000011100000100000100000000
000000000100000111000011000000010000000000000000000001
000000000000000000000110000001111011111000010000000000
000000000000000000000000000000101101111000010000000000
000001000000001000000010000000000000000000000000000000
000000100000000111000011110000000000000000000000000000
010000000000000000000000000000000000000000100100000000
010000001000000000000000000000001011000000000000000000

.logic_tile 15 18
000000000000000000000111011000011011111000010000000000
000000000000000000000110000101011000110100100000000000
001000000000001000000010110000000000000000000000000000
100000000000000101000111100000000000000000000000000000
110001000000100101000000001001001111100001000000000000
010010100001010000100000000111101101001000010000000000
000001000000001101100111101111101010010110100000000000
000010000000001111010010110101100000111100000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000010011100000010000000000000000000000
000000000000000101000000010000000001000000100100000000
000000000000000000000010000000001001000000000000000000
000000000000001000000000011000000000000000000100000000
000000000000000101000010011001000000000010000000000000
000000000000000111000010000001011011000010000000000000
000000000000000000100100001111111100000000000000100000

.logic_tile 16 18
000000000000001001100010100001011001100001110000000000
000000000000001111100010100000001101100001110000000000
001000000000000001100000000000011101110011000000000000
100000000000000000000011100000011000110011000000000000
110000000000001101000000000001001101001110000000100000
110000000000001111100000000001001011001011000000000000
000000000000000000000010100101001000000000110000000000
000100000000000000000100001001011010110000000000000000
000000000000000001100110001111001101000010000000000000
000000000000000000000000001001111110000000000000000010
000000000000000000000000010001001010000011110000000000
000000000000000000000010001001100000101001010000000000
000000000000000101000010010111100000000000000100000000
000000000000000000100011000000100000000001000000000000
000000000000000101000011110111011110101010100000000000
000000000000000000100010100000010000101010100000100000

.logic_tile 17 18
000000000000000000000110000111101110111000010000000000
000000000110001101000000000000111000111000010000000000
001000001110000101000111000000000000000000000000000000
100000000000000111100000000000000000000000000000000000
110000000000000101000000000000011011001000000010000000
110000000000000000100000000111001000000100000000000001
000000000000101101000000000011000001110000110100000000
000000000000000011000000001001001000001111000001000000
000100100000001000000011100001100001100000010010000000
000000000000000001000100000101101010000000000000000000
000000000000000000000000001001101110000000000000000000
000000000000001011000000000101000000101000000010000000
000000000000000011100011000111011110111100000100000000
000000000000000000000110110001110000000011110000000000
110000000000000000000000010000011001001000000000000101
010000001000000000000010001011001010000100000000000000

.logic_tile 18 18
000000100001100000000000000101100000000000000100000000
000001000000000000000011100000100000000001001000000000
001000000000000001100000000101101011010110100000000000
100000000000010000000000001101001110010010000000000000
010000000000000101000000010000000000000000000000000000
010000000000100000100010100000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000100000000000001100000000000001100000100000000000000
000010000000000000000000000111001111001000000000000010
000000000000000000000000000000000000000000000100000000
000000000000000111010000001111000000000010001000100000
000000000000001101000010100000011000000100000100000000
000000000000000001000110000000000000000000001010000000
110000000000000000000000000000000000000000000100000000
010000000000001001000000000111000000000010001000000000

.logic_tile 19 18
000000000000001000000000000011101110100101100110000000
000000000000010101000011110000001000100101100000000000
001000000000000000000110100000011010000011110000000000
100000000000001101000000000000000000000011110000000000
110000000000000000000000010001111100111100000110000000
110000000000001001000011011011110000000011110000000000
000000000000000011100111100101100000010110100000000000
000000000000000000100000000000100000010110100000000000
000000000000000000000000010000000000001111000000000000
000000000000000000000010000000001001001111000000000000
000010000000000001100110000001111100000000110000000000
000001000000000101100000000101001111110000000000000000
000000000000101000000011010000001010000011110000000000
000000001010000001000111100000010000000011110000000000
110000000000000011100000000001000001101001010000000000
110000000000000000000000000111001100110000110000000000

.logic_tile 20 18
000000000000000101100110100000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000001000000000000010011101010001100111000000000
000000000000000000000010100000110000110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000011100000001110110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000111000000000000000000110011000000000000
000000000000000000000010100111101000001100111000000000
000000000000000000000100000000100000110011000000000000

.logic_tile 21 18
000000000000001000000110110101101101010011110000000000
000000000000000001000010001001101101010110110000000000
001000000000001101000011100011111000101000010000000000
100000000000000101100010111001001111111100110000000000
110000000000000111000010111000001100101100000000000000
110000000000000000000110100111011110011100000000000000
000000100000001101100110110101101011010111100000000000
000000000000000101000010101111011010000111010000000000
000000000010000101100110000000011101001011010000000000
000000001010000000000000000001001011000111100000000000
000000000000001101100000011101011000000110100000000000
000000000000000101000010000001011011000010000000000000
000000000000000001100111110000000001000110000000000000
000000001100000000000010101101001010001001000000000000
000000000000000001100000001000000000000000000110000000
000000000110000000000000001001000000000010000000100000

.logic_tile 22 18
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001111000000000000000000
010000000000000000000000000000000001000000100100000000
010000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100001000000000010000000000000000100100000000
000000000000000101000011010000001101000000000000000000
000000000000001000000000000000001100000100000100000000
000000000000001011000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010100000001111000000000000000000

.logic_tile 23 18
000000000000010000000000010111101110100101100100000000
000000000000000000000011110000101010100101100000000000
001000000000001000000000000101101100101001010000000000
100000000000001111000000000011110000111100000000000000
010000000000000001100110000011000001110000110100000000
010000000000000000000000001011001011001111000000000000
000000000000000000000010101000001010111000010000000000
000000000000000000000100001111001110110100100000000000
000000000000000101000010110000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000001011000000110000110100000000
000000000110000001000000001011101011001111000000000000
010000000000000000000000000101011100101001010000000000
010000000000000000000010111011110000111100000000000000

.logic_tile 24 18
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000000000011100010100000000000000
000000000000000000000011111101010000101000000000000010
001000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000010100101100000000000000100000000
110000000000001101000100000000000000000001001000000010
000001000000001000000000000000000000000000100000000000
000000100000000001000000000000001010000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010001000100000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100001000000000011000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000101000010101001000000101001010000000000
000000000000001001110100001011001110110000110000000000
001000000000001101000010100000000000000000100100000000
100000000000001111100110110000001001000000000000000000
010000000000000000000110100001001110101001010000000000
110000000000000000000010111111100000111100000000000000
000000000000000001100010101011000000101001010000000000
000000000000001101000010100101001101110000110000000000
000100001110001000000110101101011111111000010000000000
000100000100000001000000000111111001110000000000000000
000000000000001000000000011000011101111000010000000000
000000000000000001000010001001001110110100100000000000
000000000000001101100110001001100001101001010000000000
000000001010000101000000001111001010110000110000000000
010000000000001101100110111001011010000001010001000000
010000000000000101000010101101010000000000000010000000

.logic_tile 3 19
000000000000001000000000010000001110100101100100000100
000000000000000101000011111111001011011010010000000000
001000000000001000000000010111011000111100000100000100
100000000000000101000010100011010000000011110000000000
010000000000000101100110110101000000110000110100100000
010000000000000000000010101011101010001111000000000000
000000000000001101100000010001000001110000110100100000
000000000000000001000010001011001110001111000000000000
000000000000000001100110011101100001110000110100000000
000000000000000000000010000001001111001111000000100000
000000000000000101000110000111100000011001100100000000
000000000000000001100010110000001111011001100000100000
000000000000001101000010101101101111110001100100000000
000000000000000001100110110111111101001101100000100000
110000000000000001100010101000011011100101100100000000
010000000000001101000100001011001100011010010000100000

.logic_tile 4 19
000000000000000001100000000000000001000000001000000000
000000000110000000000011100000001110000000000000001000
001000000000000000000000000000011110001100111100000000
100000000000000000000000000000001000110011000000000000
010000000000000000000000000111001000001100111100000000
010000000000000000000000000000100000110011000000000000
000010000000000111000000000111001000001100111100000000
000001000000000000000000000000100000110011000000000000
000000001100000000000000000111101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000001010000000110000111100000010110100100000000
000000000000100000000000000000000000010110100000000000
000001000000000000000110011111111100000000000000000010
000010100000000000000010000111010000101000000000000000
010000000000001001100000000111000000000110000000000000
110000001110000001000000000001101111000000000000000000

.logic_tile 5 19
000000000000000101100110110000000000000000000000000000
000000000000010101010010100000000000000000000000000000
001000000000000000000010110000001110001100110100000000
100000000000010000000010000000011111001100110000000000
010000000000000000000010100000000000001111000001100000
110000100000000000000110100000001100001111000010100000
000000000000001101100000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000001000000101000000000000001001011100000010000000000
000010000011011001000000001001011111010100000000000000
000000000001000000000000001001001000000001010000000000
000000000000000001000000001101011000000010010000000000
000000000000000000000010011001111111001001100000000000
000000000000000000000010110111101010001001010000000000
110000000001011001100010001001111110000001110000000000
010000000000000001000000000101111001001011110010000000

.logic_tile 6 19
000000000000000101100110010000001000001100110000000000
000000000000000000000110011101000000110011000000010000
001000000000000000000111010101000000110000110000000000
100000000000000111000010011111001001001111000000000000
110000000000000101000010000001101010101000000000000000
110000000000000000000011100000110000101000000000000000
000000000000000001100010100001111010111001000100000000
000000000000000000000000000000101110111001000000000000
000000000000000000000000001000011101100101100000000000
000000000000000000000000000001001011011010010000000000
000000000000000101100000010011101000101100010110000000
000000000000000000000010000000111110101100010000000000
000000000000100001100010110001001110101000110110000000
000000000001011101000110000000001110101000110000000000
000000000000000000000000000001111011000100010000000000
000000000000000000000000000000011100000100010000000000

.logic_tile 7 19
000000000000000001100000000111011001101101110100000000
000000000000000000000010111101011100000100100000000100
001000000000000000000011100111111010111100000000000000
100000000000000000000000001101000000101001010000000000
010000000000000101000110110001111110010010110000000000
010000000000000000000010000000101010010010110000000000
000000000000000011100111100111111010000011110000000000
000000000000000000100100001101000000111100000000000000
000000000000000000000000000000011110110011000000000000
000000000000000000000000000000001010110011000000000000
000000000000001000000000001101100000010110100000000000
000000000000000001000000001111101000001111000000000000
000000000000000000000000000001011111100101100000000000
000000000000000001000000000000011011100101100000000000
000000000000001001100000010000000000000000000000000000
000000000000001001100010010000000000000000000000000000

.ramb_tile 8 19
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 19
000010000000000000000000000111100000000000001000000000
000010100000000000000000000000100000000000000000001000
001000000000000001100000000000011100001100111100000000
100000000000000000000000000000011100110011000000000000
110000001010000000000110000111001000001100111100000000
010000000000000000000000000000100000110011000000000000
000000000000000111000000000101001000001100111100000000
000001000000000000000000000000100000110011000000000000
000000000000000001100000011000001000001100110100000000
000000000001000000000011100011000000110011000000000000
000000000000001000000000010101000000000110000000000000
000000000000000001000010000011101111000000000000000000
000000000000000000000000010111100000010110100100000000
000000000000000000000010000000100000010110100000000000
010000000001000000000000011011100001001001000000000000
110000000000000000000010000001001111000000000000000000

.logic_tile 10 19
000000000000000000000000001000001110100101100100000001
000000000000000000000000000111001100011010010000000000
001000000000001000010000000101011101100101100100000000
100000000000000101000000000000011100100101100010000000
110000000000000001100110110111101011100101100100000000
110000000000000000000010000000011011100101100010000000
000000000000000111100110001111100000110000110100000000
000000000000000111000010101011101101001111000010000000
000000001010101000000110011111000000110000110101000000
000000000001000101000010010011101101001111000000000000
000000000000001001100110110000011111111000010000000000
000000000000000001000010011011011101110100100000000000
000000001110001000000011111101111010000001110000000000
000000000010000001000110100001101011001011110000000000
010000000010001001100110001011101010101001010000000000
110000000000001001100100000011100000111100000000000000

.logic_tile 11 19
000000000000001000000000011101000001101001010000000000
000100000000000101000011110001101010110000110000000000
001000000000001000000010100000000000000000000000000000
100000000000000101000100000000000000000000000000000000
010000000000001000000000011101111000101001010000000000
010000000000000001000010001101110000111100000000000000
000000000000000111100111100000000000000000100000000000
000000000000000000100110110000001110000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000001111000110000000000000000000000000000000
000000000000000000000000001000011110100101100100000000
000000000000001101000000001011001101011010010000000000
110000001111000000000000000001000001101001010000000000
010100000000100101000000000101001101110000110000000000

.logic_tile 12 19
000010100000000000000000000000000001001111000000000000
000000100000000000000000000000001111001111000000000000
001010100001001000000000010011100000000000000100000000
100000000000101101000010100000000000000001000010000000
110001000000000101000000010000011101111000010000000000
110010000001000000100010000101011011110100100000000000
000000000000000000000111000000000000000000000100000000
000000000000001101000000001111000000000010000010000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000000000110101000011000111000010000000000
000000000000001111000000000101011011110100100000000001
000000000000000000000011100111100000010110100000000000
000000000000000000000011110000000000010110100000000000
000000000001001000000110000000011000000100000100000000
000000000110100001000011110000000000000000000010000000

.logic_tile 13 19
000000000000001001100000000101001000001100111000000001
000000000000000101100000000000100000110011000000010000
001000000000000000000110010000001000001100111000000000
100000000000001111000011000000001000110011000000100000
110000001010000101100000000000001000001100111000000001
010000000000000000000010110000001000110011000000000000
000000000000000101000000010011101000001100111000000001
000000001000000000100010100000100000110011000000000000
000000000000000000000000010101101000001100111000000000
000000000000000000000011110000100000110011000010000000
000000000000000000000000000101101000001100111001000000
000000000000100000000010000000000000110011000000000000
000000000001010101000000000000001000110011000000000000
000000000000000000100000000000001010110011000010000000
010000000000000000000000000001101111100101100100000000
010000000000000000000000000000101001100101100000100000

.logic_tile 14 19
000000000000000000000110000001011011001011010000000000
000000000000000000000110010000111101001011010000000000
001000000000001000000000001111011010001000010000000000
100000000000001011000000001011101010100001000000000001
010000000000001000000011100111111101000110100000000000
110000000000000001000100000011001111001111110000000000
000000000000001101000010100000011011001011010000000001
000000000001010011100010110101001101000111100000000000
000000000000101000000110000111101100101000010000000000
000000000001010011000100000011011001111100110000000000
000100000000000001100010111111111010111100000100000001
000100000000000000100111100101010000000011110000000000
000000000000001000000010000111001100101000000000000000
000000000100001011000000000000010000101000000000000000
010000000000001001100010011000000001000110000000000000
010000000000001001000111000011001111001001000000000000

.logic_tile 15 19
000000001100001000000010101000011010100101100100000000
000000000000000001000000000001001000011010010000000000
001000000000001111100011100101000000001111000000000000
100000000000000001100000000111001101010110100000000000
110000000000000111000011101101101000000000110000000001
010000000000000101000000001011111011110000000000000000
000000000000000111000110001011011110000011110000000000
000000000000001101000011111001000000010110100000000000
000011100000000000000010101101001110101001010000000000
000010000000001001000111111101010000111100000000000000
000000000000001001100000001111101101000000110000000000
000000000000001001100010111001001000110000000000000000
000000000000001000000000001011111110111100000100000000
000000000000001001000010000011010000000011110000000000
010000000000000111100000010000011010100101100100000000
110000000000000000100010001111011010011010010000000000

.logic_tile 16 19
000000000000001111100110110101101111001100000000000000
000000000000000101000011101001101100110000000000000000
001000000000001111100110000001000000000000000100000000
100001000000000101100111110000000000000001000000000000
110000000000100111100010100111100001101001010000000000
110000000001000111100100000001001000110000110000000000
000000000000000000000010111101000001000000000000100000
000000000000100001000110000001001100100000010000000000
000000000000000000000000000101011011000010000000000001
000000100000000000000011101101001111000000000000000000
000000000001001101000000010011111011000000110000000000
000000000000000011100010100001111001110000000000000000
000000001010001000000010000001000001001111000000000000
000010100000000111000000001011101001101001010000000000
000000000000000000000010000011011000000000110000000000
000000000000001101000000001001111110110000000000000000

.logic_tile 17 19
000000000000001000000111000001100000000000000100000000
000000000000001111000111000000000000000001000000000000
001000000000100011100010101001001010000010000000000000
100000000011010000100000001011001011000000000000000000
110001000010001101000000010000000000000000000000000000
010000000010010101100011110000000000000000000000000000
000000000000000111000000001001011101000000110000000000
000000000000000000000010111101101001110000000000000000
000010100000000000010000001101001001000010000000000100
000000000000000000000011001011011111000000000000000000
000000000000000000000010110000000000000000100100000000
000000000000001101000010100000001110000000000000000000
000000000000001000000000000000011011010010110000000000
000000000000000001000000001001011100100001110000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000010000000001101001011010000000000
000000000000000000000110111001001101000111100000000000
000000000000000000000000000001011100101010100000000000
000000000000000000000000000000110000101010100000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000001000000001000000111101111001101000010000000000000
000010100000001111000100001111101101000000000000100000
000000100000000001000000010000000000000000000000000000
000001000100000001100010010000000000000000000000000000
000000000000000000000010100000000000001111000000000000
000000000000000000000110010000001100001111000010000000
000000000000001111000110111101101111001000010000000000
000000000000000001000010100111011011010010000000000000
000001000000000001100000000111001100001100000000000000
000010100000000000100010100111011001110000000000000000

.logic_tile 19 19
000010000010000000000000010111001100101001010000000000
000000000000000000000010101011110000000011110000000000
000000000000001000000000011001111110000000110000000000
000000000000000001000010000101101011110000000000000000
000000000000001000000000011101100001001111000000000000
000000000000000001000010101001001110010110100000000000
000000000010001000000000000011001000001100000000000000
000000000000000111000000001011111111110000000000000000
000000000000000000000010111000001010000111100000000000
000000001110000101000010100011001111001011010000000000
000000000000000000010000000111011100100001000000000000
000000000001000101000000001101101010000100100001000000
000010100000000000000110100111100001010110100000000000
000000000000001101000010100011001000110000110000000000
000000000000001101100000000000000000001111000000000000
000000000000000101000000000000001110001111000000000000

.logic_tile 20 19
000100000001010000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000010000
000000000000001000000000000001101000001100111000000000
000000000000000111000010110000100000110011000000000000
000000000000000101000011100000001001001100111000000000
000000000000000000100000000000001010110011000000000000
000000000000000101000000000101001000001100111000000000
000000000000000000100000000000000000110011000000000000
000000000000000001100000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010010000001111110011000000000000
000000100000000000000010111000001000101010100000000000
000001000000000000000111100001000000010101010001000000
000000000000001000000110100111111101001100000000000000
000000000000000101000000000011111110110000000001000000

.logic_tile 21 19
000000000001011000000010110101111111001100000000000000
000000000000000101000111110001011011110000000001000000
001000000000001000000010100000000000000000100100000000
100000000000001101010100000000001011000000000010000000
110000000000000000000111011000000000000000000100000000
110000000001001111000011100001000000000010000001000000
000000000000000000000110000000001000000100000100000000
000000000000000101000100000000010000000000000000000000
000001000000100000000010100000011011011110000000000000
000010000000010000000000000001001011101101000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000001100011100001101000101000010000000000
000000001110000000100000001101111110110000010000000000
000000001010000000000000010000000000000000100100000000
000000000000000000000011010000001010000000000000000000

.logic_tile 22 19
000000000000000001100000001001100001101001010000000000
000000000000000000000000001001101101110000110000000000
001000000000000000000010100011000000000000000100000000
100000000000000000000110110000100000000001001000000000
010000000000000000000111100000000001000000100100000000
110000000000000000000100000000001101000000001000000000
000000000000000111100000001000000000000000000100000000
000000000000000000100000001111000000000010000000000000
000000000000000000000110010000001100000100000100000000
000000000000000000000010000000010000000000000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000000000000010000000000000000000000000000
110000000000000000000010000000000000000000000000000000

.logic_tile 23 19
000000000000001000000000011000001011100101100101000000
000000000000000101000010000011001001011010010000000000
001000000000000001100000001001000000110000110100000000
100000000000000000000010111111101100001111000001000000
110000000000001000000000011000001011111000010000000000
110000000000000001000010100011001001110100100000000000
000000000000001000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001100000000101111111100101100110000000
000000000000000000000000000000001011100101100000000000
000000000000001000000000001001000000110000110100000000
000000000000000011000000000001001011001111000001000000
000000000000000000000111000111111011111000010000000000
000000000000000000000000000000001011111000010000000000
110000000000001111000000010001000001101001010000000000
110000000000000001100011001101001000110000110000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000100000000000000
000001111000000000
000000001000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 20
000000000000000000000000010000001010111101010001000000
000000000000000000000010001101010000111110100000100000
001000000000000000000000001101000000101001010000000000
100000000000000000000000001101100000000000000000000010
010000000000000000000110000000011100000100000000000000
010000000000000000000010000000010000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000010110000100000000001000000000000
000000000000000000000000001101000000101001010000000011
000000000000000000000000001111100000111111110000000010
000001000000000000000110010000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000100000000000000000000000000000010110100000000100
000001000000000000000000001101000000101001010010000010
000000000000000000000011100000001011110001010000000000
000000000000000000000000001101011011110010100000000000

.logic_tile 2 20
000000000000000000000000000011011000111101010000000000
000000000000100000000000000000110000111101010000100000
001000000000000001100010100000000001000000100100000000
100000000000000000000000000000001000000000000000000000
010000000000000011100011000000000000000000000100000000
110000000010000000000000000101000000000010001000000000
000000000000001011100000011000000000000000000100000000
000000000000000001100010000101000000000010000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001100000010111000000000000000100000000
000000000000000000000010000000100000000001000000000000
010000000000000000000110001000000000000000000100000000
110000000000000000000000001101000000000010000000000000

.logic_tile 3 20
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000111100000010000000000000000000000000000
100000000000000000100010000000000000000000000000000000
010000000000000000000000000000000001000000100000000000
010000000000000000000000000000001011000000000000000000
000000000000000000000110000000000001001111000010000001
000000000000000000000000000000001100001111000010000001
000000000000000000000000000001111100111101010000000101
000000000000000000000000000000000000111101010000000101
000000000000000101000011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000011100000000000000110000101
000000000000000000000000000000100000000001000010100010
000000000000000111000000001001111110111100000000000000
000000001100000000000000000001100000111110100000000000

.logic_tile 4 20
000000000000100000000000010000000000000000000000000000
000000001101000000000010000000000000000000000000000000
001000000000001000000110001111001010110001100100000000
100000000000000001000000001011101100001110010000000000
010000000000000001100011100011011100010111100000000000
110000000000000000100100000101011111000111110000000000
000010000000010111000000010111001010010101010100000000
000001000000100000000010000000100000010101010000000000
000000000001010001100000000011111000000011110000000000
000000001010000000000000001001010000010110100000000000
000000000000010111000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110001101111110000011110100000000
000000000000000000000000000001110000111100000000000000
010000000000000000000000011000001001011010010100000000
110000001100000000000010101001011100100101100000000000

.logic_tile 5 20
000000000000000011100110011000000000000000000110000000
000000000000000000000111010001000000000010000010000011
001000000000000000000000010011000000111001110000000001
100000000000001001000010100000001000111001110011000000
010000000000000000000000010001011011011110000000000000
010000001100000000000011100000101001011110000000000000
000000000000001000000000010000001110000100000000000000
000000001010000101000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001110000000000000001000000000111001110000000000
000000000000000000000000001101001011110110110000100000
000001000010000001100000000001000000000000000000000000
000000100000000000000000000000100000000001000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 6 20
000000000000001000000000000001101010100101010100000000
000000000000000101000000001111101000010101100001000000
001000000000100001100010100001011101111000100100100000
100000001001000000000000000101001001101110000001000000
010000000111000000000011111101101010100101010100000000
110000000000100101000010001101101000101010010000000100
000000000000000000000010110001011010110100010110000000
000000000010000101000010000101011100100010110000000000
000000000000000001100000000101001011111000100100000000
000000000000000000000000000001011011011101000010000000
000000000000011000000000000001001111101110000100000101
000000000000110001000000000000001010101110000000000000
000001000000001101100110000101011001111000100100000001
000010100000000001000000000001001011011101000000000000
000000000000000000000000000001011010110100010100000000
000000000110000000000000000101011110100010110000000100

.logic_tile 7 20
000000000000100000000010100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000001000000000000011011001110100010100000000
100000000000001111000010100000011101110100010000000000
110000000000000000000000000000000000000000000000000000
010000000000000101000000001011000000000010000000000000
000000000000000000000000000011011000010100000000000000
000000000000000000000000000000000000010100000001000010
000000000000000000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000100000010100000000
000000000000000000000000001001001010110110110000000000

.ramt_tile 8 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000011100110010000001011111001000100100001
000000000000000000100011001101011000110110000000000000
001010100000000000000000010001100000111001110110000001
100000000000001001000011101111001000010000100000000000
110000000001000001000111010000001001111001000100000001
010000000001110000000010000101011000110110000000000000
000000000000000000000000000001101001110100010110000000
000000000000000000000000000000011101110100010000000000
000000000001000000000010000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000010100000000000000000000001111000101010100100000001
000000000000000000000000001011100000101001010000100000

.logic_tile 10 20
000000000000000000000000001000011100010100000000000000
000000000000000000000011110111000000101000000000100000
001000000000000000000110000011101100000001010000000000
100000001010000000000000000000010000000001010010000000
010010000000000000000000001000000001010000100000000000
010000000000000000000000001111001110100000010000000000
000000000000000000000000000111111110101000000000000001
000000001000000000000010100000010000101000000011000000
000000000000000000000000011000011100111101010010000100
000000000000000000000010000111000000111110100010000001
000000000000001011000000001000000000000000000100000000
000000001010000001000000001001000000000010000000000000
000000000000001000000000000111011010001001110000000100
000000000000000001000000000000011101001001110001000001
000000000000000001100110000000011110000011110000000110
000000000110000000000100000000000000000011110010000011

.logic_tile 11 20
000000001110000000000000001000001100111000010000000000
000000000000000000000000000001011101110100100000000000
001000000000001000000110000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110000000000001000000000001011000000110000110100000001
110000000001010001000000000001101101001111000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000001000000010010101001111100101100100000000
000010000000001011000110000000011100100101100010000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001110000000000111011111001010101001010000000000
000000000000000000000011100011100000111100000000000000
110000000000000111000000001000001101100101100110000000
110000000110000000100000001001001011011010010000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001011100000000000000000000000000100000000
100001000000000111000000001101000000000010001000000000
010001000000000000000111010000000000000000000000000000
110010001010000000000011000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000100100000001
000010101100000000000000000000001110000000001000000000
000000000000000000000000001111011010000000000000000100
000000000000000000000000000001100000010100000000000001
000000000000010001100010000001100001001001000000000000
000000000000100000000000001111001010000000000000000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000010101110001000000000010111011110101001010000000000
000001000000000001000011011001111010110000000000000000
001000000000000000000000010101100000010110100000000000
100000000000000000000010000000100000010110100000000010
010000000000000011100111100000000001001111000000000000
110000000000000000100100000000001001001111000000000000
000000000000001000000110010000000000000000000000000000
000000000000001011000010010000000000000000000000000000
000001000000000000000000010101111010000110100000000000
000000100000000000000011100111101000000010000000000000
000000000001000000000000000000001110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000001101000110000000001110000100000110000000
000000000001010111000110100000000000000000000010000000
000000000000000000000000000000001100000100000100000000
000000000110000000000010100000010000000000000000000000

.logic_tile 14 20
000000000000000000000111100000011111011110000000000000
000000001001011111000100001101001010101101000000000000
001000000000001011100010100000001110000100000100100000
100000000000000101000000000000000000000000000000000000
110000001110000000000111101101101010111100000000000000
110000000000000000000110100001010000010100000000000000
000000000000000101000010101000000000000000000100000000
000000000000000101100100001111000000000010000000000000
000000000000100101000000011001111000010110100000000000
000000000001000000000010001101011101111100110000000000
000000000000000000000000000000000000000000100100000000
000001000000000000000000000000001100000000000000000000
000000001110100101000010001000000000000000000100000000
000000000000010000100000000111000000000010000000000000
000000000000001101000000000001011011001000010000000000
000000000000000001000010111001001110100001000010000000

.logic_tile 15 20
000000000000000011100110110101011001001011010000000000
000000000001010000100011110000011110001011010000000000
001000000000001000000111100000000000000000000000000000
100000000000000111000100000000000000000000000000000000
010000000000001111000111111101011000000000110000000000
110000001100000101000110000111011001110000000000000000
000000000001000000000110010000001010000100000100000000
000000000000100000000011000000000000000000000000000010
000000000000010000000000000000000000000000100110000000
000000000000000000000000000000001111000000000000000000
000000000000001000000000000011111011000110100000000000
000000000000000111000000001101011011101001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000000000100110010000000000
010000000010000000000000000001001001011001100000000000

.logic_tile 16 20
000000000000000000000000001101001100000011110000000000
000000000000000000000000001101000000101001010000000000
001000000000001000000000011001111101000000110000100000
100000000000001111000010000111101111110000000000000000
110000000000001000000010000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000010001101101110001000010000000000
000001000000000000000010011111101010010010000000000000
000000000000000101000000001111100001001111000000000000
000000000000000000000011111001001100101001010000000000
000000000000000000000000000101000000000000000100000000
000000000000001001000000000000100000000001000000000000
000000000000000101000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000000000011000000100000100000000
000000000000000101000010000000000000000000000000000000

.logic_tile 17 20
000010000000001000000000010000000000000000000100000000
000001000000000101000010000011000000000010000000000000
001000000000000000000000000001011010110000000000000000
100000000000000000000000000101111100001100000000000000
110000100000000000000000000011101110101101000000000000
010001100000001101000000000000001000101101000000000000
000000000000000001000010000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000100000001111100000000101001100010110100000000000
000001001110000011100011111001000000000011110000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000001000100001000000000101000000000010000000000000
000000000000000000000000001001011010001100000000000000
000000000000000000000000000011011110110000000000000000

.logic_tile 18 20
000000000001000101000010100000000000000000100100000000
000000000000100000100100000000001111000000000000000000
001000001100000000000010110011111010001100000000000100
100010000000000000000111100011101001110000000000000000
110000000000001000000000001011001000000011110000000000
010000000000000001000000001011010000010110100000000000
000000000000000011100010100101111000000010110000100000
000000000000000000100100000111011010000011100000000000
000000001010000101010010100000001000000011110010000000
000000000000000101000010000000010000000011110000000000
000001000100001000000110110011011011001100000000000000
000000101100000101010010000001001101110000000000100000
000000000000001000000011001011000001001111000000000000
000000000000000101000000000011101011010110100000000000
000000000000000000000000001101111100001000010000000000
000000000000000000000000001001001101100001000000000000

.logic_tile 19 20
000000000000001000000000000111100001100110010000000000
000000000000000101000000000000101001100110010000000000
000000000000000000000000000111111010001000010000000000
000000000000000000000010111101001110010010000001000000
000000000000010000000000001111011100000011110000000000
000000000000001101000010010101000000010110100000000000
000000000000000001100110000111000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000001000000000000001111000000001111000000000000
000000000000100101000000001011101100101001010000000000
000000000000000101000000000101101110000011110000000000
000000000000000000000010110101100000101001010000000000
000000000000000101000000011101001110001000010000000000
000000000000001101100010001011111100100001000000000000
000001000000000101000000001001011000010110100000000000
000010100000000000000010101111010000111100000000000000

.logic_tile 20 20
000000000000000101000111100001000000000000000100100000
000000000000000000000010000000100000000001000000000000
001000000000001000000000000000011100000011110000000000
100000000000001001000000000000010000000011110000000000
010000000000001000000010001000000000000000000100000000
010000000000001111000000000101000000000010000000000000
000000000000000111000110000001111010001011010000000000
000000000000000000100100000000011000001011010000000000
000010100000000000000011100101000000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000000000010000000000000000001111000000000000
000000000000000000000010000000001111001111000000000000
000000000000000000000000000000011110000011110000000000
000000001010000000000010000000010000000011110000000000
000000000000000000000000000101000000111001110000000000
000000000000000000000010000000101101111001110001100000

.logic_tile 21 20
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000010000000011000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000101000000101001010000000000
000000000000000000000011101011101011110000110000000000
001000000000000101000010100111011010010101010100000000
100000000000000000100100000000000000010101010000000000
010000000000000000000110001101111110101000010000000000
010000000000000000000010110101001110111000000000000000
000000000000000111100110000011001010111100000100000000
000000000000001101100000001101110000000011110000000000
000000000000001000000000011101111110110101000100000000
000000000000000001000010000101001110000101110000000000
000000000000000001100000001011000001110000110100000000
000000000000000000000000000011001000001111000000100000
000000000000000001100000000111111001100101100100000000
000000000000000000000000000000111011100101100000100000
110000000000001011100000011000001101111000010000000000
110000000000000001000010000001001100110100100000000000

.logic_tile 23 20
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000001100110000101001110111100000100000000
100000000000000000000000000001010000000011110010000000
010000000000000101000000000011000000000000000000000000
010000000000000000100000000000000000000001000000000000
000000000000100101000010101101100001101001010000000000
000000000000010000100110100111101011110000110000000000
000000000000000101000000001101111110111100000100000000
000000000000000000100000001101100000000011110001000000
000000000000000000000000000111001010101001010000000000
000000000000000011000000000001100000111100000000000000
000000000000000000000110000001111001111000010000000000
000000000000000000000000000000101010111000010000000000
110000000000001000000000001000011011100101100100000000
010000000000000001000000001001001000011010010001000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000001000000000000000011010001100111100000000
100000000000000001000000000000011100110011000000000000
010000000000000000000111110101001000001100111100000000
110000000000000000000010000000100000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100110000000001001001100110100000000
000000000000000000000000000000001000110011000000000000
000000000000000001100000000001100000000000000000000000
000000000000000000000000001011001011001001000000000000
000000000000100000000000001011101100000000000000000000
000000000001010000000000001101000000000001010000000000
110000000000000111100000000000011010000011110100000000
110000000000000000000000000000010000000011110000000000

.logic_tile 2 21
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001110000000000000001001000000000010000000100010
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000001011000000101001010000000001
000000000000000000000011101101000000000000000000100000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001101000000000000000000
110000000000000111000000000101100000101001010000000000
010000000000000000000000000011100000111111110000000000
000000000000000000000111010000000000010110100000000000
000000000000000000000010000011000000101001010000100001
000000001110001001100110010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000001001010111101010000000000
000000000000000000000000000011100000101000000000000001
000000000000000000000000000011000000010000100000000001
000000000000000000000000000000001010010000100000100000
000000000000000000000000000101000000111001110000000110
000000000000000000000000000000001100111001110000100000

.logic_tile 4 21
000000000000000000000010100000000000000000100100000000
000000000000010000000011110000001010000000000000000000
001010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000001110000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000110101000000000010110100000000000
000000000000000000000000001001000000101001010000000000
001000000000000000000000010000000000001111000000000000
100000000000000000000010100000001001001111000000000000
010000000000001000000111000000011100000100000100000000
110000000000000101000100000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000101100000010111000000000000000100000000
000000000000000000000010010000100000000001000000000000
000000000001000000000110111000000000000000000100000000
000000000000100000000010001011000000000010000000000000
000000000001000001100000000111100000010110100000000000
000000000000100000000000000000000000010110100000000000

.logic_tile 6 21
000000000000001000000000001011011000000011110000000000
000000000000000001000010101111010000101001010000000000
001000001010000001100110010011001101001011010000000000
100000000110000000000110000000101000001011010000000000
010000000000000001100110000000011010000011110000000000
110000000000000000100100000000010000000011110000000000
000000000000000000000000010001001010000011110100000000
000000000000000000000010101011000000111100000000000000
000000000000000001100110010011000000001111000010000000
000000000000000001000010010001101010010110100000000000
000000000000001000000000000011001101011010010100000000
000000000000001111000000000000101000011010010000000000
000000000000000000000000001000001110100101100100000000
000000001010000000000010001001011001011010010000000000
110000000001010000000110000000011111011010010100000000
010000001010100000000000000011011001100101100000000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.ramb_tile 8 21
000001000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 9 21
000000000000001000000010100000000001000000100100000000
000000000000000001000100000000001101000000000000000000
001000000000000111000000000101100000000000000100000000
100000000100000000000000000000000000000001000000000000
110000000000000000000110000111011100000011110000000000
110000000000010000000000001101110000010110100000000100
000000000000000111100000000001001110000111100000000000
000000000000000000000000001001001101001111110000000000
000000000000100000000110101000011000111101010010000001
000000000000000000000000001111000000111110100001100100
000010000000000000000110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000100000001100111010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000001000000000011101000000000000000000100000000
000000000000101111000100000111000000000010000000000000

.logic_tile 10 21
000000000000000000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000110000000011010000100000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000001000000000000001101000000000000000000
000000000000000000000011000000001110000011110000000000
000000000000000000000111110000010000000011110000000000
000010100000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011111000001010110100000000000
000000000000000000000010010011101101001111000000000000
000000000000000000000000010000000000000000000000000000
000000000110000000000010100000000000000000000000000000
000000000000000000000000000001101111000011100000000000
000000000000000000000000001111101110000010110000100000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000011100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000001100000101000011110000001010000011110000000000
000000000000000000000011100000010000000011110000000000
000000000000001000000000001000000001011001100000000000
000000000000000101000000000011001101100110010000000010

.logic_tile 12 21
000000000000000000000011101011000000110000110000000000
000000000000000000000110111011101100010110100000000000
000000000000000000000000000101011001110000000000000000
000000000000000000000010101001011111001100000000000010
000001000000000101100000001011011010110000000000000000
000000000000000000000000001011111100001100000000100000
000100000000000000000110000101000001001111000000000000
000000000000000000000010101001001111101001010000000000
000000001110001011100110000011000001110000110000000000
000000000100001111100011111011001011001111000000000000
000000000000000000000111111111101000001000010000000000
000000000000000000000111001101011110010010000000100000
000000000000001000000000000011011101000000110000000000
000000000000000001000000001011011011110011110000000100
000000000000000111100000000111101000010110100000000000
000000000000000000100011100111010000000011110000000000

.logic_tile 13 21
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000110000101000000110000110100000000
100000000000000000000010110101101100001111000000000000
010000000000000000000011100000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001000011001111000010000000000
000000000000000000000000001001011101110100100010000000
000000000000001000000000010000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000000000000001000011001100101100100000000
000000000000000000000000001011011001011010010000000000
110000000000000000000000000101000000101001010000000000
010000000000000000000000000101101100110000110000000000

.logic_tile 14 21
000000000000000000000111100111100000000000000100100000
000000000000000000000100000000100000000001000000000000
001000000000000111000000000000001010000100000100000000
100000000000000000000000000000000000000000000000000000
110000000000010111000000000000000001000000100100000000
110000000000000000000000000000001101000000000000000000
000000000000000000000000001000000000000000000100100001
000000000000000000000000000001000000000010000000000000
000000000000001000000000000011100000000000000100000000
000000000000000111000000000000000000000001000000100010
000000000000001111000000010000000000000000100100000000
000000000000001011000011010000001001000000000000000000
000000000000000000000011100000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000011110000000000000000000000000000

.logic_tile 15 21
000000000000000000000000010111001110111100000100000000
000000000000001101000011010011100000000011110000000000
001000000000000000000010101000001011100101100100000000
100000000000000000000110111011001001011010010000000000
010000000000000001100000000001111100101001010000000000
010000000000000000000000000101110000111100000000000000
000000000000001001000000000000001100111000010000000000
000000000000000001100000000111001111110100100000000000
000000000000001000000000010101100000110000110100000000
000000000010000001000010001011001000001111000000000000
000000000000000001100110000001101111100101100100000000
000000000000100000000000000000111100100101100000000000
000000001000001000000110000000011010111000010000000000
000000000000000111000010111011001000110100100000000000
010000000000000000000000000001101111111000010000000000
110000000000000000000000000000111100111000010000000000

.logic_tile 16 21
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000001000000000000000011000000100000100000000
100000000000000101000010110000010000000000000000100000
010000000000001000000000000000000001000000100100100000
010000000000000101000000000000001010000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000100000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000100000
000001000000100000000000000000000000000000000100000000
000000100001000000000000000101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000001000000000111100111100001000000000000000110000000
000000000000000000100000000000100000000001000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001110000000000000000000
110000000001010000000000000001000000010110100000100000
110000000000000000000000000000000000010110100001100010
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000011100000100000100000000
000000000110000111000000000000010000000000000000000010
000000000000000111000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000000000011100010000000000000000000000100000000
000000000000010001000100000011000000000010000010000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000010000000

.logic_tile 19 21
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
001000000000100111000000000101100000000000000100000000
100000000001010000000010110000000000000001000000000000
110000000000000000000000000000000000010110100000000000
110000000000000000000000000011000000101001010000000010
000000000000001011100000000000011110000100000100000000
000000000000001111100000000000000000000000000000000000
000000000000000101100000000000011000000100000100000000
000000000000001101000000000000000000000000000000100000
000000100000000101000000001000000000010110100000000000
000000000000000000100010000011000000101001010000000010
000000000000000000000010000111101101000111000000000000
000000000000000000000000000000101001000111000000000000
000000000000000001000000000000011100000100000100000000
000000000000000000000010110000010000000000000000100000

.logic_tile 20 21
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001111000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100110100000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000100000000001100000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 21 21
000000000000000000000000001011001110111100000100000000
000000000000000000010010111101000000000011110000000000
001000000000000000000010100000011010111000010000000000
100000000000000000000100000011011110110100100000000000
110010000000000000000000010000011111111000010000000000
010001000001010000000010001001001111110100100000000000
000000001110000001100010000000011011111000010000000000
000000000000000000000110111101001001110100100000000000
000000000000000011100000000101100001101001010000000000
000000001110000000000011100111101101110000110000000000
000000000000000000000000010000011011100101100100000000
000000000000001001000010001101001001011010010000000000
000000000001011001100000000101100001110000110100000000
000000000000100001000000000111101101001111000001000000
110000000000001000000110001111101000111100000100000000
010000000000000001000000000111110000000011110000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011100111001001100000000000000000000000
100000000000000111100100000001001010001001000010100010
010000000000001000000011100000011110000100000100000000
110000000000001111000000000000000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000011010000000000000000010000000000001000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001111000000001000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000001000000000001000000000000000000100000000
110000000000000001000000000011000000000010001000100000

.logic_tile 23 21
000000000001000111000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
001000000000000001100110001000000000000000000100000000
100000000000000000000000001001000000000010000000000000
110000000000000000000000000001100000000000000100100000
110000000000000000000000000000000000000001000000000000
000000000000000111100000000000001000000100000100100000
000000000000000000100000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000100100000000
110000000000000000000000000000001000000000000000000000

.logic_tile 24 21
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000101000000000111100000000000001000000000
100000000000000000100000000000000000000000000000000000
110000000000000000000000000000001000001100111100000000
110000000000000000000000000000001001110011000000000000
000000000000000001000000010000001000001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000000000000000000111101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000001000011110001100110100000000
000000000000000000000000001101000000110011000000000000
000000000000000000000111100000011010000011110100000000
000000000000000000000100000000010000000011110000000000
010000000000001001100000001000000000010110100000000000
110000000000000001000000000001000000101001010001100100

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 4 22
000000001100000001100110000001101000001011010000000000
000000000000001001000000000000111000001011010000000000
001000000000001111100010000101100000001111000100000000
100000000100001111100100001011101000110000110000000000
110000000100000000000000010101001110011010010100000000
110000000000000000000010000000101100011010010000000000
000000000000011000000111101001000000001111000100000000
000000000000000001000100001001001001110000110000000100
000000000000001000000110100101111001011010010100000000
000000000000000001000000000000001110011010010000000000
000000000000000001100110001000011101011010010100000000
000000001010000000000011110011011101100101100000000000
000000000000001000000111001001001100101001010000000000
000000000000001011000000001101010000000011110010000000
010100000000000011100000000011000000001111000000000000
010000001010000000100000000111001011101001010000000000

.logic_tile 5 22
000000000000000000000000010101100000000000000100000000
000000000000000000000010000000100000000001000000000100
001000000000001000000110011011111000010110100000000000
100000000000001001000010101101010000000011110000000100
110000000000000000000000001000000000000000000100000000
010000000100000000000000001101000000000010000000000000
000000000001001101100110010000011001011110000000000000
000000000000100101000110011111001010101101000000000000
000100000000000000000000000000000000001111000000000000
000000000000000000000010110000001001001111000000000000
000000000000000000000000001000000000010110100000000000
000000000000000001000000001001000000101001010000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000010000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000100

.logic_tile 6 22
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000000000000000000000000000000000000001000000000
000010100010000000000010100000001100000000000000000000
000000000001011101100000000000000000000000001000000000
000000000000100101000000000000001011000000000000000000
000000000000001001100000000111100000000000001000000000
000000000000001001100000000000000000000000000000000000
000001000000000000000110000000000001000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000000000110000011100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000001000000000000101101000001100111000000000
000000000000001001000000000000000000110011000000000000

.logic_tile 7 22
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000010110100010000000
000000000000000000000000000000100000010110100010000101
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000001000000000010000000000001111000000000000
000000000000001111000011110000001010001111000010000000
001000000000000111000000000000000001000000100100000000
100000000000000000100000000000001000000000000000000000
010000000000000001100000000000000000000000100100000000
010000000000010000010000000000001000000000000000000000
000000100000000001100110000000001100000100000100000000
000001000000000000000000000000010000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000001011000010000000001011001111000010000000
000000000001000000000000000011000000000000000100000000
000000000100100000000000000000000000000001000000000000
000000000000000000000000000000000001001111000000000000
000000000000001111000000000000001010001111000010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000

.logic_tile 10 22
000000000000000001100000001111101111000110100000000000
000000000000000000000000001111011110001111110000000000
001000000000000000000000000000001100000100000100000000
100000000000000000000000000000010000000000000000000000
110000000000000000000110100011000000000000000100000000
110000000000000000000000000000000000000001000000000000
000000100000010000000000010000000000010110100000000000
000001000000000000000010000111000000101001010000000000
000000000000000001000000010000011011110000000000000000
000000000000000000000011000000011101110000000000000000
000000000000011000000110111101001110000111100000000000
000000000000001011000110101011101000001111110000000000
000000000000001101100011110000000001000000100100000000
000000001010000011000010000000001100000000000000000000
000000000000001101100011100011111111111001010000000000
000000000000000101000000001111101011111000100000000000

.logic_tile 11 22
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000001000000000000000000000000011111001100111000000000
000000100000000000000010100000011100110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000001111000000000000001100110011000000000000
000000000000001001100110000011101000001100111000000000
000000000000000111100100000000000000110011000000000000
000010000000001000000000000111001000001100111000000000
000010100000000111000000000000000000110011000000000000
000000000000001000000110000101001000001100111000000000
000000000000001001000100000000100000110011000000000001

.logic_tile 12 22
000000000000000111100110000001101011001100000000000100
000000001010000000000000000101111111110000000000000000
000000000000001111000010100001101010100001000000000000
000000000000001111100100001101011001000100100000000000
000000000000000111100010100001111010101010100000000000
000000000000010000000111100000010000101010100000000000
000000000000000101000000001000011110101101000000000000
000000000000000000100011111001011000011110000000000000
000001000000000000000011101101011111001000010000000000
000000000000000000000000001011111100100001000000100000
000000000000000000000000010011111101000000010000000000
000000000000000001000010001101011111010010100000100000
000101000000000000000000000001000001001111000000000000
000110000000000000000000001101101000101001010000000000
000000000000000101100110000101111110011110000000000000
000000000000000000000010110000001101011110000000000000

.logic_tile 13 22
000000000000000000000011100000000000000000100100000000
000000000000000000000000000000001010000000000000000000
001000000000000001100000000011101010111100000000000100
100000000000000111000000000011110000000000000000000000
110000000000000011100011101011011110010110100000000000
010000000000000000000000000001100000000011110000000000
000000000000000111000000000101001111001000010000000000
000000000000000000000000001111101100100001000000000010
000000000000000011100111001001101001110000000000000000
000000000000000000000110001111011110001100000000000010
000000000000000011100000001111000000110000110000000000
000000000000000000100010000011001111010110100000000000
000000000000001011100000010111000000000000000100000000
000000000000000001100010000000000000000001000000000000
010000000000000101000010001001101010001100000000000000
110000000000001101100100000111011101110000000000100000

.logic_tile 14 22
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000101100000000000000100000000
010000000100000000000000000000100000000001000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000010000011100000100000100000000
000000000000000000000011110000010000000000000000000000
001000000000000000000000010000001110000100000100000000
100000000000000000000010000000010000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000101000000000000000100000000
000000000000000001000000000000100000000001000000000000
110000000000000001000000000001100000000000000100000000
110000000000000000000000000000100000000001000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010001101011111000010000000000
100000000000000000000010000000111111111000010000000000
110000000000000101100110100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000001000001010100101100100000000
000000000000000000000000000011001100011010010000000000
000000000000000000000000000111100001110000110100000000
000000000000000000000000001101101001001111000000000000
010000000000000000000000010000000000000000000000000000
110000000000000000000010010000000000000000000000000000

.logic_tile 17 22
000000000000001000000110001101100000110000110100100000
000000000000000001000000000111101000001111000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000001000001010100101100100100000
000000000000000000000010111111011001011010010000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000010000101100001101001010000000000
000000000000000000000000000001101110110000110000000010
110000000000000101000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000

.logic_tile 18 22
000010000000000000000000000000001100000100000100000000
000010000110000000000000000000010000000000000000000000
001000000000000000000000001000000000000000000100100000
100000000000000000000000001111000000000010000000000000
110001000001100111000000000000011100000100000100100001
110000000000100000010000000000010000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000010
000100000000000000000111000000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000000000000100000000010001000000000000000000100000000
000000000001000000000000000111000000000010000000000000
000000000000000011100011101000000000000000000100000000
000000000000000000100100001111000000000010000000000010
000010000000000000000011100000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 19 22
000000100000001001100110101000000000000000000100000000
000000000000000101100010010111000000000010000000000000
001000000000000101100010110101011101111001010000000000
100000000000001101000111001111011010110100010000000000
010000000001000101100010100001011011111001010000000000
010000000000101101000100000001011011110100010000000000
000000000000001000000010111001101100101000010000000000
000000000000000101000110100001101010110000100000000000
000000000001001001100000010101111000010111100000000000
000000000000000001000010000001011011001011100000000000
000000000000000001100000000011101010101000000000000000
000000000000000000000010000000100000101000000000000000
000000000001000000000110000111101101001000000000000000
000000000000100000000010001011001111010110100000000000
000000000000001101000110000001101111000110000000000000
000000000000000001000000001001011100000011000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001100010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000100000000000000000000000000000000000000000
000000000000000111000000000000000001000000100110000001
000000000000000000100000000000001100000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000001010000000010101000000000000000000100000000
000000000000000000000100001111000000000010000000000000
001000000000001001100000010000000000000000000000000000
100000001010000001000010000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
110000001000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000100100000000
000000001010000000000000000000001000000000000000000000
000010000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000000011000000100000100000000
000000000000000011000000000000000000000000000000000000
000000000000001000000010110000001000000100000100000000
000000000000000001000110000000010000000000000000000000
110000000000000000000110000000000000000000100100000000
010000000000000000000000000000001111000000000000000000

.logic_tile 22 22
000010000010011001100110100101001100111100000100000000
000001000000100001000000000001010000000011110001000000
001000000000000101100000001011000000110000110100000000
100000000000000000000000000001101000001111000001000000
110000000000011000000110001000011011111000010000000000
110000000000100101000000001111001010110100100000000000
000000000000001001100000000011101010100101100100000000
000000001110000101000000000000111001100101100001000000
000001000000100000000110010000000000000000000000000000
000011000000110000000110000000000000000000000000000000
000000000000000000000000011111111010111100000100000000
000000000000001111000010000101100000000011110001000000
000010100000000000000011100001011000111000010000000000
000001000000000000000100000000001101111000010000000000
110000000000000000000110000001000000101001010000000000
010000000000000000000000001011001010110000110000000000

.logic_tile 23 22
000000000001000001100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000001000000000000101011010110001100100000000
100000000000000111000010111011001000001101100000000010
110000000000000101000000001001001100101000010000000000
010000000000001101100000000101011010110000010000000100
000000000000000001100000001000001111100101100100000000
000000000000001101000000000101011101011010010000000010
000000000000000000000010100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000110010101100000000000000100000000
000000000000000000000010001011000000111111110000000010
000000000000000000000110001000001011100101100110000000
000000000000000000000000001011001001011010010000000000
011000000000000000000000000001111100101001010000000000
010000000000000000000000000101110000111100000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000010101000001011110101000000000000
000000000000000000000011110101011001111010000000000000
001000000000000000000010101011111100111100000000000000
100000000000000000000010100011100000111101010010000000
010000000000001000000000000101101000000010100000000000
010000000000000001000010100000010000000010100000000000
000000000000000101000000010111111100010100000000000000
000000000000000101000010000101011111110100010000000010
000000000000000000000000000101111011100000000000000000
000000000000000000000000000000011110100000000000100000
000000000000001001100000010000000001000000100100000000
000000000000000001000011110000001001000000000000100000
000000000000000000000000011101001001000010000000000000
000000000000000000000010000101111001000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000011000000000000001000000000
000000000000000000000011110000100000000000000000001000
001000000000001000000000000001100000000000001000000000
100000000000001011000000000000000000000000000000000000
010000000000000000000110000111001000001100111100000000
010000000000000000000000000000100000110011000000000000
000000000000001111100000000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000111000101101000001100110100000000
000000000000000000000100000000000000110011000000000000
000000000000000000000000000101011000000010000000000000
000000000000000000000000000000101111000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000100000000000000000011000100000000000000000
110000000001000000000000001111001101010000000000000000

.logic_tile 3 23
000000000000000000000110110000011001111100110000000001
000000000000000000000011010000001111111100110000000100
001000000000001011000000010001100000000110000000000000
100000000000000101100010000000001001000110000000000000
010000000000000011100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000001101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001100000000111011011000000000000000001
000000000000000000000000000101101010010000000000100101
000000000000000000000000000101101011000000110000000000
000000000000000000000000000011101000010100110010000001
000000000000100000000000011000000000010110100000000000
000000000011010000000011001111000000101001010000000110
000000000000000000000110000000011000000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 4 23
000000000000000101000000000101111010111101010010000000
000000000000000000000010110000010000111101010000000000
001000000000000000000110100000011010000011110000000000
100000000000000000000000000000010000000011110010000000
010000000000000000000111000000000000000000000000000000
010000000000000000000010101001000000000010000000000000
000000000000001000000010111101001111011100100000000000
000000000000000001000110000111101001001100000001100100
000000000000100000000000000000011000000001010000000000
000000000001010000000000000111010000000010100000000011
000000000000001000000000000000000000000000000100000000
000000000000001101000000000001000000000010000000000000
000000001110000001000000001000011000101000000000000000
000000000000000000000000000011010000010100000001000110
000000000000001000000000000000000000000000000100000001
000000000000001101000000001101000000000010000000000000

.logic_tile 5 23
000000000000000000000000000000000000001111000000000000
000000000000000101000000000000001000001111000000000000
001001000000000000000000000111000000010110100000000000
100000100000000111000000000000000000010110100000000000
010010100000000000000111000000000001000000100100000000
110001000000000000000000000000001000000000000000000000
000000000000000101100110110011011110111100000000000000
000001000110000000000011010011110000000011110010000000
000000000000000101100000010000000001001111000000000000
000000000000000000000010000000001011001111000000000000
000000000000000000000000000000000001000000100100000000
000100000000000000000000000000001011000000000010000000
000000000000000101000000001000000000010110100000000000
000000000000000000100000000101000000101001010000000000
000000000000010000000110100011011110011110000000000000
000000000000000000000000000000111100011110000000000000

.logic_tile 6 23
000000000000001101100000000101101000001100111000000000
000000000000000101000000000000100000110011000000010000
000000000000001000000010100001001000001100111000000000
000000000001010101000000000000000000110011000000000000
000000000000001101000010100000001000001100111000000000
000000000000000001100100000000001101110011000000000000
000000000000000101100010010000001000001100111000000000
000000000000000000000110100000001000110011000000000100
000000000000000000000000000011101000001100111000000000
000000000000000000000011110000000000110011000000000000
000010000000000001000000000001101000001100111000000000
000001000000000000100000000000000000110011000000000000
000000000000000000000000000111101001110011000000000000
000000000000000000000000001101101011001100110010000000
000000000000000000000000011101101010010111100000000000
000000000000000000000010011001001010001111100000000000

.logic_tile 7 23
000000000100101000000011100000000000000000000000000000
000000000000010101000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000100000000000000000001000000000000000100000000
010000000000000000000000000000100000000001000000100001
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000010011011100101010100000000000
000010100000000000100011100000010000101010100010000000
000010000000000000000110000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000001000000000000000000011101100001110010000000000
000000000000000000000000001011101000110001100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 23
000000001000000101000000001011101011111001010000000000
000000000000000000000010101101111010111000100000000000
001000000000000000000010110000000000010110100000000000
100000000000000000000110000011000000101001010010000000
010000000000001101000111001001011001010111100000000000
110000000000000001000110111111011010000111010000000000
000000000000011101000010100101101100001011100000000000
000000000000001011000000001111101011010111100000000000
000001000000101001000000000011111000000001000000000000
000010100000000001100000001111011010010110100000000000
000000100000000001100110001001011000110000000000000000
000001000000001111000000000101111010100000010000000000
000001000000000000000110010000011110000100000100000000
000010000000000000000010000000000000000000000000000000
000000000000001000000110000011100000000000000100000000
000000000000001011000000000000000000000001000000000000

.logic_tile 10 23
000000000000000001100110011001001111101000010000000000
000000000000000000000110010011111000111100110000000000
001000000000001000000000000001000001000110000000000000
100000000000001001000000000000101101000110000000000000
010001000000100111000111100000001010000011110000000000
110010100001010101000110110000010000000011110000000000
000000000000000101000010101101111100010110100000000000
000000000000000101000010110101111010000000010000000000
000000000000001000000010000001011101010111100000000000
000000000000000001000000001001111100001011100000000000
000000000000001111000010011000000000010110100000000000
000010000000001011000110001101000000101001010000000000
000000000000100000000000010001011111000001010000000000
000010100001010000000011010011001010000110100000000000
000000000000001000000000000101000001100000010100000010
000000000000000001000000001011001100110110110000100000

.logic_tile 11 23
000000000000100000000010100001101000001100111000000000
000000000001010000000100000000000000110011000000010000
001000000000000101100000000000001000001100111000000000
100000000000000111000000000000001011110011000000000000
110000000110000000000000010000001001001100111000000000
010000000000000000000010100000001011110011000000000000
000000100000000000000010100000001001001100111000000000
000000000000000000000100000000001111110011000000000000
000000000000001101100000000001001000001100111000000000
000000000001000111000010000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000001000000100000000000000000001111110011000000000000
000000001100000000000111000011001000110011000000000000
000000000000000000000011111111001100001100110010000000
000000000000000000000000000000011000000100000100000000
000000000000000000000011100000000000000000000000000000

.logic_tile 12 23
000000000000001000000011111000001111000111100000000000
000000000000000001000011011011011000001011010000000000
001000000000001101100000000001001011110100100000000000
100000000000000101000000000000001000110100100000000000
010000000000000111100110100101001000110100100000000000
010000000000000111000010110000111011110100100000000000
000000100001000000000000001001001010111100000000000000
000001000000101101000000000001000000000011110000000000
000110100000000111100000000101101100111100000000000000
000100000000000000000010111011000000101001010000000000
000000000000000000000000010000001010100101100000000000
000000000000000000000010001001011011011010010000000000
000010100000000000000000010000001010000100000100000000
000010000000000000000010000000000000000000000000000000
000000000000010000000000000001111100111100000000000000
000000000000000000000000001111010000000011110000000000

.logic_tile 13 23
000000000000000000000011100000000000000000001000000000
000000001100000000000000000000001100000000000000001000
000000000000000111000000000000001101001100111000000000
000000000000000000100000000000001110110011000000000000
000000000110000000000000000001101000001100111000000000
000000000001010111000000000000000000110011000000000100
000000000000000000000000000000001000001100111000000000
000000000000001111000000000000001010110011000000000100
000000000000001000000000000000001001001100111000000000
000000000000000111000000000000001100110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000001111000000000000001001110011000000000000
000010000000000001000000000000001000001100111000000000
000001000000000000000000000000001110110011000000000000
000000000000001000000000001000001000001100110000000000
000000000000001111000000000101000000110011000000000000

.logic_tile 14 23
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010010100000000000000111100000011100000100000100000000
110001000001000000000000000000000000000000001000000000
000000000000000111000000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100000000001100000000000011100000100000100000010
000000000000000000000010110000010000000000001000000000
000000000000000000000000001101111101101000010000000000
000000000101000000000000000001101101111000000000000000
010000000000000000000000000001000000000000000100000010
110000000000000000000000000000100000000001001000000010

.logic_tile 15 23
000000000110000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000001000000110000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110101000001101100101100100000000
000000000000000000100000000101001000011010010010000000
000000000000000000000000011000011100111000010000000000
000000000010000000000011001001011101110100100000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000000000000001000000001011100000110000110100000001
110000000000000000000000001001101101001111000000000000

.logic_tile 16 23
000000000000000001100000010001001010111100000110000000
000000000000000000000011110011000000000011110000000000
001000000000000001100000010001101111111000010000000000
100000000000000000000010000000111110111000010000000000
010000000000001000000000000001001010111000010000000000
010000000000000111000000000000001100111000010000000000
000000000000000111000110001000011110111000010000000000
000000000000000000000000001011011111110100100000000000
000000000000001000000000001011111001101000010000000000
000000000000010001000000001011001011110000100000000000
000000000000000111000111001000000001011001100100000000
000000000000000000000110010011001000100110010000000010
000000000000000000000011111111100000110000110110000000
000000000000000000000010101001001111001111000000000000
010000000000001000000110101101111101110101000100000000
110000000000000001000000000001111100000101110010000000

.logic_tile 17 23
000000100000001000000010111000001000100101100100000000
000001000000000001000110000011011000011010010000000010
001000000000000000000110000101100000101001010001000101
100000000000000000000010100011000000111111110001000110
110010100000000000000010100001101110100101100100000001
010000000000000000000000000000101001100101100000000000
000000000000000001000000000001101100111000010000000000
000000000000000000000000000000101111111000010000000000
000000000000000011100110000011000001010000100000000010
000000000000001111000011110000001010010000100000100010
000000000000001001000000001101000000101001010000000000
000000000000000011100011101111101101110000110000000001
000000000000001000000010110000011101111000010000000000
000000000110000011000110101111001101110100100000000000
110000000000000111000000010001011100101001010000000000
110000000000000000000010101001000000111100000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000001000000000000000011100000100000000000000
100000000000000001000000000000010000000000000000000000
010000000000000000000000011000000000000000000100000000
010000001100000000000010000101000000000010000000000100
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000000000000000000101100000000000000100000000
000001001010000000000000000000100000000001000000000001
000000000001011000000000011000000000000000000100000000
000001000000000111000010111111000000000010000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000001010000000000000001100000000000000100000100
010000000000100000000010000000000000000001000000000000

.logic_tile 19 23
000000000001010000000000000000000000000000000100000000
000000000110100000000000001011000000000010000000000000
001001000000100000000000000000001110000100000100000000
100000101001000000000000000000000000000000000000000010
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000010000000011100000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000010000101100000010011000000000000000100000000
000000000000000101000010100000000000000001000000000000
000000001000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010100001010101000011000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 20 23
000000000000000001100000001000011101110100100000000000
000000000000000000000000000101011110111000010000000010
001000000000000001100000000011101100111100000100000000
100000000000000000000000000001110000000011110000000000
010000000000000000000111110101011001110001100100000000
110000000000000000000010000011101111001101100000000000
000000000000000101000000001000000000000000000000000000
000000000000000000100000001111000000000010000000000000
000000100000000000000000010001000001101001010000000000
000001000000000101000010101011001101110000110000000000
000000000000000000000110011000001100010101010100000000
000000000000000001000010000001000000101010100000000000
000000000000000000000000001101011000101001010000000000
000000000000010000000000001111101100110000000000000000
110000000000000101100110100111111011011010010100000000
010000000000000000000010110000001101011010010000100000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000100000000000110100000011000000100000100000000
110000000000000000000000000000010000000000001000000000
000000000000000000000000000000011110000100000100000000
000000000000000111000000000000000000000000000000000010
000010100000000000000000010000000000000000000100000000
000000000000000000000010001011000000000010001001000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000101000000000010001000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000001100000000001000000000000000100000000
010000000000000000000000000000000000000001001000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000001000000110100111000000000000000100000000
000000000000000001000000000000100000000001001000000000
001000000000000101000110000000000000000000100100000000
100000000000000000100000000000001001000000001000000000
110000000000000000000110000000000000000000100100000000
110000000000000000000000000000001011000000001000000000
000000000000000001100010101000000000000000000100000000
000000000000000000000100001001000000000010001000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010001000000000
000000000000000000000000000111000000000000000100000000
000000000000001111000000000000000000000001001000000000
000000000000000001100010110111011001111000010000000000
000000000000000000000110000000101011111000010000000000
110000000000000000000000000000011010000100000100000000
010000000000000000000000000000000000000000001000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000011000000011110000100000
000000000000000000000000000000000000000011110000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000010011111101101001010000000000
000000001010000000000010001001101000110000000000000000
001000000000001001100110000011001110100101100110000000
100000000000000001000000000000101100100101100000000000
110000000000001000000000001011111100100101100110000000
110000000000000001000000000001011001001100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001100000000000011101001100110100000000
000000010000000000000010010000001000001100110010000000
000000010000000101000010110011100001110000110101000000
000000010000000101000010001111101000001111000010000000
000000010000000101000111100101011001111000010000000000
000000010000000000000010100000011100111000010010000000
110000010000000111000000000000011101100101100100000000
110000010000000000100000000101001001011010010010000000

.logic_tile 3 24
000000000000000101100000010101100000000000001000000000
000000000000000000000011010000100000000000000000001000
001000000001001000000000000000011100001100111100000000
100000000000101011000000000000011100110011000000000000
010000000000000101000000000000001000001100111100000000
010000000000000000100000000000001101110011000000000000
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000010000000001100000010000001001001100110100000000
000000010000000000000010000000001100110011000000000000
000000010000001000000000010000001010111000010000000000
000000010000000001000010001111001000110100100000000100
000000010000000000000110010000011010000011110100000000
000000010000000000000011010000010000000011110000000000
010000010000000000000000000111001101000010000000000000
010000010000000000000000000011111011000000000000000000

.logic_tile 4 24
000000000000100000000000010101100000000000000100000001
000000000001000000000010000000100000000001000000000000
001000000001011101000110110000000001000000100100000000
100000000000000101100010110000001100000000000000000000
010000000000000000000000011001100001100000010000000001
010000000000000000000011010001101010000000000000100010
000000000001000011100000010000001111011110000000000000
000000000000110000000011011101011100101101000000000010
000000010000000000000000000111011001100101100000000000
000000010000000000000010110000101111100101100010000000
000010010001010101100110100000011111001011010000000000
000000010000100000000000001111011000000111100000000000
000000010000000000000110110000011111111000010000000000
000000010000000000000010101011001001110100100000000000
000000010000101000000110000000000001000000100100000000
000000010000000111000000000000001101000000000000000000

.logic_tile 5 24
000000000000001000000000011011101101001111110010000001
000000000110001011000011110011011001110000000000000000
001000000000000001100000010001100000100110010000000001
100000000000000000000011000000101101100110010010000000
010010100000100000000110010011100001010110100000000000
010001000000000000000011010001101101110000110000000000
000000000000000001000000000011011110010010110000000000
000000000000000000100000000000011011010010110000000000
000001010000000000000010101000011100100101100010000000
000010110000000001000110001011011000011010010010000000
000000010000000001100010111101001100000011110100000000
000000010000001101100110000001110000111100000000000000
000010110110000000000000001011011101010111100000000000
000001010000000000000000000011101001001011110000000000
010000010000000000000110000111101100011010010100000000
110000010000000000000000000000101011011010010000000000

.logic_tile 6 24
000000000000010000000111100000011010000100000100000000
000000000000001101000010110000010000000000000000000000
001010100000000101000000010000000000000000100100000000
100000000100000000000010000000001001000000000000000000
010000000010000000000111100101011100011110000000000000
110000000000000000000110100000111100011110000000000000
000000000000000001100111101001111010010110100000000000
000000000100000101000111110001100000000011110000000000
000000010000001000000000001001100001001111000000000001
000010110000000001000000000101001001110000110010000000
000000010000000000000110000101100000000000000100000000
000000011010000000000100000000100000000001000000000000
000001010000100000000000000000011010110100100000000000
000000010000010000000000001001001000111000010000000000
000000010000000000000000000011000001110000110000000000
000000010000000000000000001101001101001111000010000000

.logic_tile 7 24
000000000100001111100000010011100000110000110110000000
000000100000000111100010000011001010001111000000000000
001000100000000000000000001001011110101001010000000000
100001000000000000000000000101010000111100000000000000
110001000000100111100000000011101100111100000100000000
110000000000000000100000001001100000000011110010000000
000000000000001000000000000000001101111000010000000000
000000000000001111000000000001001100110100100000100000
000001010000001001100111100111001111100101100010000001
000000010000000001000010000000101100100101100000000000
000000010000001001100010111000001000111000010000000000
000000010000001001000110001011011100110100100000000000
000000010000000000000011101000001100100101100100000001
000000010000001101000010111011011101011010010010000000
110000110000000111000110001001011110111100000100000000
110001010000000000100000000101010000000011110010000000

.ramt_tile 8 24
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000011000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 24
000000000001010000000011101000001011111000010000000000
000000100000100000000000001011001000110100100001000000
001000000000001000000000000000000000000000100100000000
100000000000000001000000000000001100000000000000000000
110000101010101011100110000000001100000100000100000000
110001100000011111100000000000010000000000000000000000
000000000000000001100000001000001110111000010000000000
000000000000000000000000000111001001110100100000000100
000001010000000111000011101011100001101001010000000000
000010110000000000100100000101101100110000110010000000
000000010000000000000111010101001010111000010000000100
000000010000000011000011000000101110111000010000000000
000000010000001101100011100000011110000100000100000000
000000010001010011000000000000010000000000000000000010
000000010000001111000000000000011110000100000100000000
000000010000010111100011110000000000000000000000000000

.logic_tile 10 24
000000001011001101100111100000000000000000100100100000
000000000000101111000100000000001011000000000000000000
001000000000000000000010111111111010101001010000000000
100000000000000000000010100101010000111100000001000000
110000001010000111000011100000000000000000000110000000
110000100000000000100100000101000000000010000000000001
000000000000001000000111001001001100010010000000000000
000000001010000001000000000111001000000100100000000000
000000010000001111100000001001101001101001010000000001
000000010000000001100000000011111111110000000000000000
000000010000000000000000000000001101010010110000000000
000000010000000011000000000001001110100001110000000000
000000010000000000000010000000001100000100000100000000
000000010000000000000000000000000000000000000000000000
000000010000001001000111000011011001010101010000000000
000000010100001001000000000001011110110011000000000000

.logic_tile 11 24
000000000000000000000110111001011011110011000000100000
000000000000000101000010100011111011010110100000000000
001000000000001001000010100001000000100110010000100000
100000000000000001100100000000101010100110010000000000
110000000000000101000000000011101101010010000000000000
110000000000001101100000001011011111000100100000000000
000000000000000001100110110000001010000011110000000000
000000000000000000000010100000000000000011110000000000
000010110000000000000110000001101111100101100100000000
000001010000000000000110110000001000100101100001000100
000000010000001111000000001111101100000100010000000000
000000010000000111000000000111111101111011100000000000
000000110000001000000011100111100001010110100000000000
000001010000000111000000000001001010100110010000000000
110000010000000001000010000000000001001111000000000000
110000010100001101100000000000001001001111000000000000

.logic_tile 12 24
000000000000000000000000000000001011100101100000000000
000000001100000000000000000011011010011010010000000010
000000000000000000000000010000011001011110000000000000
000000000000000000000010100011011101101101000000000000
000000000000010001100000011000001110010010110000000000
000000000000000000100010100111011110100001110000000000
000000000000001101100000000101000001101001010000000000
000000000000000001000000001101001010001111000000000000
000001110000011001100000000000000001100110010000000000
000011110000001001100000000011001010011001100000000000
000000010000000101000110001000011000100101100000000000
000000010000000000100100001011011100011010010000000010
000000010000010001100000010000001111011010010000000000
000000010000100000000010010111011110100101100000000010
000000010000000011100010100111100001100110010000000000
000000010000100000100100000000101100100110010000100000

.logic_tile 13 24
000000000000001000000000000000011010100001110000000000
000000000000001011000000000111011111010010110000000000
001000000001000101000000001111111110010110100000000000
100000000000000000000000000001100000111100000000000000
010000000001011101000111100101000000000000000000000000
110000000000100101000100000101000000111111110010000001
000000000000000000000010101101100001110000110000000000
000000000000000101000110100011101010001111000000000000
000010110000100000000000000000011010100101100000000100
000001010001000000000000001111011110011010010000000000
000010110000000001100000001101100001101001010000000000
000000010000000000100000000011101010001111000000000000
000010110000000001100110000000000000000000000100000000
000001010000000000000100000001000000000010000000000010
000000110000000001100110001111111110000011110000000000
000000010000000000000100000001100000111100000010000000

.logic_tile 14 24
000000000000000101000000010011001011100101100000000000
000000001010000000100010100000101111100101100000000000
001000000000011000000000000011100000110000110000000000
100000000000101011000010100011001000001111000000000100
110000100000001000000000000101001101000111100000000000
010001001100000101000010100000011111000111100000100100
000000000000000111100110100000011100111000010000000000
000000000000000000100000000011001000110100100000000000
000000010000010001000011101000001110010000010000000000
000000010000000000100010000001011001100000100000000000
000000010000001000000000000000011010000011110000000000
000000010000000001000000000000010000000011110000000000
000000010000000000000000001101011110111100000100000000
000000010000000000000010001001110000000011110000000100
010000010000000000000110010001100001101001010000000100
110000010000000000000110001101101111110000110000100000

.logic_tile 15 24
000000000000000000000011110000011110000100000100000000
000000000000000000000111110000010000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
010000000000001000000000000101000000010110100100000000
010000000000000101000000000000000000010110100000000000
000010000000000000000111000101100000000000000100000000
000001000000000000000100000000100000000001000000000000
000000010000110000000110010111100000000000000100000000
000000010001010000000010000000000000000001000000000000
000000010000001000000000000001101100101000010000000000
000000010000000001000000001011111001101110010000000000
000000010000001000000011100000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000010011101110111000000000000000
000000010100001111000011101001011110110101010000000000

.logic_tile 16 24
000000000000000000000010100000000001000000100100000000
000000000000000000000100000000001101000000001010000000
001000000000000101100000000011000000000000000100100000
100000000000001101000000000000000000000001000000000000
010000000000000101000111001101111000000110100000000000
110000000000000000100000001101001010000000100000000000
000000000001000111100110101000000000000000000110000000
000000000000101101100000000011000000000010000000000000
000000010001001000000000011001011100101110000000000000
000000010000000001000010000001111101101100000010000000
000010110000000001100111010111000000000000000100000100
000001010000000000000010000000000000000001000000000000
000000010000000001100000000000000001000000100110000100
000000010000000000000000000000001111000000001000000000
110000010000000111100110000000011010000100000100000000
110000010000000000100000000000000000000000001000000001

.logic_tile 17 24
000010000000000000000000000001100001101001010000000000
000000000000000000000011100101001111110000110000000000
001000000000001001100000000101011111100101100100000000
100000000000001111000000000000011000100101100000000010
010010100000000001100000000111001100111100000100000000
010000000000000000000000001011000000000011110000000010
000000000000000101000000000011000000101001010000000000
000000000000000101100000000011101110110000110000000000
000000010000000101000110111000001111100101100100000000
000000010000000000000010000111011100011010010000000010
000000010000001000000000000111111100111000010000000000
000000010000000001000000000000001111111000010000000000
000000010000000000000000010000001100000100000000000000
000000010000000001000010010000010000000000000000000000
010000010000000011100010100000011011111100110000000000
010000010000000000000100000000001010111100110000100000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
100000000000010000010000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000100000000000100000000000000000000000000000000
000000000000000000000000000000000000010110100100000001
000000000000000000000000001011000000101001010001000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000010111000000000000000000000000
000000010000000000000010000000000000000001000000000000
000000010001010101100000000000011110000100000100000000
000000010000000000000000000000010000000000001010000000
110000110000000001100000000011100000000000000100000000
110000010000000000000011100000100000000001001010000000

.logic_tile 19 24
000000000000000000000000010011000000000000000100000000
000000000000000000000010000000000000000001000000000000
001000000000001000000000000000000000001111000011000000
100000000000000001000000000000001110001111000011100001
010010100001000000000000000000000001111001110000000000
010000000000100000000000001111001000110110110000000000
000000000000000000000000000111000000001001000010000000
000000000000000000000000000000001110001001000000100001
000000010000000001100000000111000001100000010010000011
000000010000000000000000000000001111100000010000000010
000000010000000111100000001111011110001001010010000001
000000010000000000100000000011011110001001100000000011
000000010000011001100110000111000000111001110001000000
000000010000100001100000000000001110111001110000100000
000000010000000000000010000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 20 24
000000000000001000000000000101100001110000110100000000
000000000000000001000000000001101101001111000000000000
001000000000000000000000000000011001100101100100000000
100000000000000101000000000011001010011010010000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000001000000001011000000010001100001101001010000000000
000000100000001001000010000011001010110000110000000000
000000010000000001100000001111100000110000110100000000
000000011010000000000000000011001111001111000000000000
000000010000001000000000010001011101000111100000000000
000000010000000001000011100000011011000111100000000000
000000010000000000000110001000011110111000010000000000
000000010000000000000000000011001111110100100000000000
010001010000001000000000000000000000000000000000000000
110010110000000111000000000000000000000000000000000000

.logic_tile 21 24
000100000110000000000000000111000000000000000100000000
000101001001000000000000000000100000000001000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000110000000000000000000000000000000
000001010000000000000111110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000010000000000000010000000000000000000100000000
000000001110000000000010001001000000000010000010000000
001000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
110000000000000000000010100000000000000000000100000000
110000000000000000000100001101000000000010000010000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001111000000000000000000
000001010000000000000000000000001110000100000100000000
000000010000000000000000000000000000000000000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000111100000000000000000000000000000
000000010000000001000110110000000000000000000000000000
010000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000001000000010101001100000101001010000000000
000000000000000001000010100011101010001111000000000000
001000000000001000000010100101101111000111100000000000
100000000000000111000000000000011010000111100000000000
010000000000000001100111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001101000000000111011011100101100100000000
000000000000001011000000000000101010100101100000100000
000000010000000000000000001001100000001111000110000000
000000010000000000000000000011101010110000110000000000
000001010000001001100000000001000001101001010000000000
000000110000000001000000001001001111110000110000000000
000000010000000000000110000001011110111100000101000000
000000010000000000000000000001110000000011110000000000
010000010000000000000110010111101001100101100100000000
010000010000000000000010000000111100100101100000000010

.logic_tile 24 24
000000000000000000000000010101011010100101100100000100
000000000000000000000010000000011100100101100000000000
001000000000001001100000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000001000000111001000001110100101100100000100
110000000000000001000100000001001001011010010000000000
000000000000000011100000010011000001101001010000000000
000000000000000000100010000101001011110000110000000000
000000010000001000000000001001111110101001010000000000
000000010000000111000000000011000000111100000000000000
000000010000000000000000001000011101100101100100000000
000000010000001101000000000111001000011010010000100000
000000010001000000000000001000001110111000010000000000
000000010000101111000000000001001001110100100000000000
010000010000000000000000000000000000000000000000000000
110000010000001111000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000000000010101000000000010110100000000000
000000000000000000000110110001000000101001010000000000
001000000000000101000010100000000000001111000000000000
100000000000001101100110110000001001001111000000000000
110000000000000000000000000000000000010110100000000000
010000000000001001000010111001000000101001010000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
000000010000000000000000011001101011000010000000000000
000000010000000000000011001001111000000000000000000001
000000010000000000000000000000000000000000000100000000
000000010000000000000000000101000000000010000000000000
000000010000000000000000000000011000000011110000000000
000000010000000000000000000000000000000011110000000000
000000010000000000000000000001100000010110100000000000
000000010000000000000000000000100000010110100000000000

.logic_tile 2 25
000000000000001000000110110000000000000000001000000000
000000000000000101000010100000001011000000000000001000
000000000000000101000000010001000000000000001000000000
000000000000000000100010100000100000000000000000000000
000000000000000101100010100000000000000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000000000110100001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000101100000000000001000000000
000000010100000000000000000000100000000000000000000000
000000010001010000000000000001000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001000000000000000000000

.logic_tile 3 25
000001000000110000000000000000000000000000000101000000
000000100011010000000011111011000000000010001000000000
001010100000001001100000000000000001000000100100000000
100000000000000011000000000000001011000000001000000000
010000001100000001100000000101100000000000000100000000
010000000000000000000011100000000000000001001000000000
000000000000001000000000010101000000000000000100000000
000000000000000001000010000000000000000001001000000000
000000010000001000000000010000000001000000100100000000
000000010000000001000010000000001111000000001000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001101000000000010001000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000011000000000010001000000000
010000010000000000000110000000000001000000100100000000
010000010000000000000000000000001000000000001000000000

.logic_tile 4 25
000000000000000000000000001101000000101001010000000000
000000000000000000000011101001001101110000110000000000
001000000000000000000000000111000000000000000100000000
100000000000000000000010100000000000000001000000000000
010000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000110000000000000000000001110000000000000000000
000000011110101000000000010000000000000000000100000000
000000010001001011000010100011000000000010000000000000
000000010000000000000000010011100000000000000100000000
000000010000000000000011000000100000000001000000000000
000000011110001111000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000000010000001000000000000000000000000000100100000000
000000010000000011000000000000001110000000000000000000

.logic_tile 5 25
000000000000000101100000000011100000110000110000000000
000000000000000000000000001011001110001111000010000000
001000000001000000000110001011000000110000110000000000
100000000000100011000000001001001000001111000010000000
110000001100000011100000001000001111100101100100000000
110000000000000000100000001011011000011010010000000000
000000000000001000000111000000011011010010110000000000
000000000000000001000000000111011010100001110000000000
000000010000001000000110000001011000011110000000000000
000000010000001001000010110000011100011110000000000000
000000010000000001100000010000011011100101100000000000
000000010000001111100010010111011010011010010010000000
000000010000000001100111011011000000110000110000000000
000000010000001101100010000111101010001111000010000000
110000010000000101000000000011001111010010110000000000
010000010000000000100000000000101100010010110000000000

.logic_tile 6 25
000001000000000000000000010000000001000000100100000000
000010100000000000000010100000001000000000000000000000
001000000001000000000000010000001000000100000100000000
100000000000100111000011010000010000000000000000000000
110000000000000111100000001000001010011110000000000000
010000000000000000100010101001011110101101000000000000
000000000000001000000000001000000000000000000100000000
000000001010001011000000000101000000000010000000000010
000000010000000000000000011000001010100101100010000001
000000010100000000000011101001011110011010010010000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000001100000000000000000001111000000000000
000000010000000000000000000000001010001111000000000010
000000010000000000000010100000011110000100000000000000
000000010000000000000100000000010000000000000000000000

.logic_tile 7 25
000000000000000000000000000011100000000000000100000000
000000100000000000000000000000000000000001001000000011
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
110000001011010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000001000000000000000000000000000000000000
000000010000010111000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.ramb_tile 8 25
000010101000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 25
000010000110000000000000011000000000000000000100000001
000001000001000000000011111111000000000010000000000100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000111100000000000000100000000
000000010000100000000000000000000000000001000010000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000010110000010000000010000000000000000000000000000000
000000010000000001000000000000000000000000000000000000

.logic_tile 10 25
000001000000000000000010111000000000000000000100000100
000000100100000000000111000101000000000010000000000000
001000000000000101000000000000000000000000100100000000
100000000000000000000010100000001001000000000000000010
010000001010000000000000000000001110000100000100000000
010000000000010000000000000000000000000000000000000000
000000000000000111000000001000011001010010110000000000
000000000000000000100010111111011000100001110000000000
000000010000000000000011100000001100000100000100000000
000000010001010000000000000000010000000000000000000000
000000010000000000000111001000000000000000000100000000
000000010000000000000100001101000000000010000000100000
000000011000000000000000000000011100000100000100000000
000000010000001001000000000000010000000000000000100000
000000010000001000000000010000000001000000100100000000
000000010000001011000010010000001110000000000000000010

.logic_tile 11 25
000000000000010000000011111001111101011001100000000000
000000000000000000000011001011001001110011000000000000
001000000000000111100011101000000000000000000100000001
100000000000000000000010111001000000000010000000000000
110000000000000000000110100011111110001110100000000000
010000000000001101000000001111111110101011000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000100000
000010110001010000000000010000000000000000100110000000
000001010000000000000011110000001001000000000000000001
000000010000000001100110010101011000011101110000000000
000000010000000000100110010101111111100010000000000000
000000010000000101100110010011111110111100000000000000
000000010000000000000110011111110000000011110010000001
000000010000001000000000010000000000000000000100000001
000000010010000001000010011001000000000010000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000000001100001100111010000001
000000000000000000000000000000001111110011000000000001
000000000110000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000011101000001100111000000001
000000000000001111000000000000100000110011000000000000
000010110000001000000000000111101000001100111000000001
000001011110000111000000000000100000110011000000000000
000000010000001000000000000111101000001100111000000000
000000010000000111000011100000100000110011000000000000
000000010000000000000000010000001001001100111000000000
000000010000000000000011100000001100110011000000000000
000000010000000000000111111000001000001100110000000000
000000010000001001000011100101000000110011000000000000

.logic_tile 13 25
000000000000000000000000000101101101011010010000000000
000000000000000000000000000000011110011010010000000001
001000000000000000000000010111100001001111000000000000
100000000010000101000011011011001010101001010000000000
110000000000000001100010100000000000010110100000000000
110000000000000000000010101101000000101001010000000000
000000000001001000000000000000000000001111000000000000
000000000000001011000000000000001011001111000000000000
000000010000000000000110001000000000010110100000000000
000000010000000000000100000001000000101001010000000000
000000010000000000000000001101011000000011110010000000
000000010000000000000000001111010000111100000000000000
000000010000000000000111100000000000000000000100000000
000000010000000000000000001101000000000010000010000000
000000010000000001100000010001101011011110000000000000
000000010000000000100010010000101111011110000000000000

.logic_tile 14 25
000000000000000011100000000000000000000000001000000000
000000001100000000100010110000001011000000000000001000
000010000000000000000000000111101010001100111000000000
000000001000000000000000000000010000110011000000000000
000000000001000000000110110000001000001100111000000000
000000000000000101000010100000001001110011000000000000
000010000000001101000000000000001000001100111000000000
000000000000000101000000000000001011110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001010110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001010110011000000000100
000000010000000000000000000101001000001100111000000000
000000011110000000000000000000000000110011000000000000
000000010000000101000000000000001000001100111000000000
000000010000000000100000000000001000110011000000000000

.logic_tile 15 25
000000000000011000000010111001011000101101110110000000
000000000000100001000110100101111100001000010000000000
001000000000000111000010101001001101100101010100000000
100000000000000000000100001001001000101010010001000000
010000000000000001100011100101101100000111100000000000
110000000000000000000100000000011001000111100000000000
000000000000001111000000001011011111110000000100100000
000000000000001011000000001001011000111111000000000000
000000010000000000000110010001111000101101110100000000
000000011100001101000110101111011100000100100000000010
000000010000011000000000000000001001100101100000000000
000000010000000111000000001011011010011010010000000000
000000010000000000000110000111101111101000000000000000
000000010000000000000010001011111100110110110000000000
000000010000000000000110011101001101100101010110000000
000000010001000000000011011001001000101010010000000010

.logic_tile 16 25
000000000000000001100110000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000001000000000010000011010001100111100000000
100000000000000001000010000000011000110011000000000000
010000000000000000000111100000001000001100111100000000
110000000000000000000100000000001101110011000000000100
000000000000000111100111110000001000001100111100000000
000000000000000000000110010000001001110011000000000000
000110010001010000000000010000001001001100110100000000
000100010000000000000010000000001000110011000000000000
000000010000000000000000000001111000000000000000000000
000000010000001101000000000001011001001000000010000000
000000010000000000000000000101100000010110100000000000
000000010000000000000000001011100000000000000000000000
010000010000000000000000000000011100000100000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000010100100000111000000010000000001000000001000000000
000001000100000000100011010000001111000000000000001000
001000000000000000000000000101011110001100111100000000
100000000000000000000000000000010000110011000000000000
010000000000000001100000010101001000001100111100000000
010000001110000000000010000000100000110011000000000000
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000110000000000000000000111101000001100110100000000
000001010010000000000000000000000000110011000000000000
000000110000000000000000001000011110000000010011000110
000001010000001001000000001101011000000000100000000110
000010010000000000000110000101011110000100000000000000
000000010000000000000000001111101010000000000000000000
110000010000001000000110000000011110000011110100000000
010000010000000001000000000000010000000011110000000000

.logic_tile 18 25
000010000000001000000000000111001010100101100100000100
000000000000000001000010000000011000100101100000000000
001001000000000000000110001000001110111000010000000000
100010100000000000000000001111011101110100100000000000
010001000000010000000000010111011100111000010000000000
010000100000100000000010000000101100111000010000000000
000000000000000000000000001000001110100101100100100000
000000000000000000000000001111011101011010010000000000
000000010000001000000110000101001110111000010000000000
000000010000001001000000000000101000111000010000000000
000000010000001001100000000011000001110000110100000000
000000010000000001000000001111001100001111000000100000
000000110000000000000010001001100001101001010000000000
000001010000000001000010000011101111110000110000000000
110000010000000101000010010111111101100101100100000000
110000010000000000000010000000101001100101100000000010

.logic_tile 19 25
000001000000000000000000000011100000000000001000000000
000010100000000000000000000000100000000000000000001000
001000000000000000000000010000000001000000001000000000
100010000000000000000011100000001111000000000000000000
010000000000000000000010100111001000001100111100000000
110000000000001101000110110000100000110011000000000000
000001000000000101000000000111001000001100111100000000
000000100000000000100000000000100000110011000000000000
000000010001010000000000001000001000001100110100000000
000000010000100000000000000011000000110011000000000000
000000010000001000000110000001111100001001010010000000
000010010000000001000000001101101010001001100000000100
000000010000000000000110010111111100001100110100000000
000000010000000000000010000000110000110011000000000000
010000010100100000000000010000000001001111000100000000
110000010000000000000010000000001101001111000000000000

.logic_tile 20 25
000000000000000000000110000000000001000000001000000000
000000000000000000000010110000001110000000000000001000
001000000000000000000010100000000001000000001000000000
100000000000000000000100000000001101000000000000000000
010000000000000000000111000111001000001100111100000000
110000000000000000000100000000100000110011000000000000
000000000000001111100000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000010000000000000000000101101000001100110100000000
000000010000000000000000000000000000110011000000000000
000000010000000000000110000111100000010110100100000000
000000010000000000000000000000000000010110100000000000
000000010000000001000000010001111010000000110000000010
000000011100000000000010000111101001010110110000000000
010000010000000001100000000000011111001100110100000000
110000010000000000000000000000001101110011000000000000

.logic_tile 21 25
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000001000000000111001110000000000
000000000000000000000000001011001110110110110000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010011111001111001110010000000
000000010000000000000011011001111010010001110000000001
000000010000000001000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000011000000000000000000100000000
000000000000000000000011101011000000000010000000000000
001000000000000000000110000000000000000000000100000000
100000000000000000000000000101000000000010000000000000
010000000000001111000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000101000000000000001001000000000000000000
000000010000000000000000000111000000010110100011000000
000000010000000000000000000000000000010110100000000000
000010110000001000000000010101000000111001110000000000
000000010000000001000010000000001110111001110010100001
000000010000000000000000000101100000000000000100000000
000000010000000101000010000000000000000001000010000000
110000010000000000000000000000000000000000100100000000
010000010000000000000000000000001111000000001000000000

.logic_tile 23 25
000000000000001000000110100001100000011001100100000100
000000000001000101000010110000101100011001100000000000
001000000000001000000110100011001111110101000100000100
100000000000000101000000001001001001001010110000000000
010000000000000101100110001111000000110000110100000100
010000000000001101000100001101101010001111000000000000
000000000000000000000110010001001111100101100100000100
000000000000000000000010100000011100100101100000000000
000000010000001000000010000001011000101001010000000000
000000010010000001000000000111111100110000000000000000
000000010000001001100000000011101011111000010000000000
000000010000000101000000000000011011111000010000000000
000000010000000001100110010101001100010100000010000000
000000010000000000000010000000010000010100000000000001
010000010000000000000000001001001110101001010000000000
010000010000000000000000000011010000111100000000000000

.logic_tile 24 25
000010000000000000000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010000000000000000001101101000111100000100000000
000000010000000000000010000011010000000011110000100000
000000010000001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000101000010100001000000000000001000000000
000000000000000000100100000000000000000000000000001000
001000000000000000000000000000000000000000001000000000
100000000000001111000000000000001001000000000000000000
110000000010000000000000010101001000001100111100000000
010000000000000000000010000000100000110011000000000000
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000010100000000000110011000000000000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000001000000000000000001001001100111100000000
010000000000000001000000000000001101110011000000000000

.logic_tile 2 26
000000000000000000000010100000001000111100001000000000
000000000000000000000100000000000000111100000000010000
001000000000000000000000000001101100111111100000000000
100000000000000000000011100101101100010110000000000000
110000000000000001100000001000000000000000000000000000
010000000000001101000000001101000000000010000000000000
000000000000001001000110010000000000001111000000000000
000000000000000001000010000000001101001111000000000000
000000000000001101000010110000011010000100000100000000
000000000000000001100110000000010000000000001000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000000000101100000010110100000000100
000000000000001101000000000000000000010110100000000000
010000000000000000000000000101001100101001010000000000
110000000000000000000000001001000000000001010000000000

.logic_tile 3 26
000000000000001000000010100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000001100000000010010000000000000000000000000000
110000000001110000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001010000000110001001000001101001010000000000
000000000000100000000000001011001011110000110000100000
000000000000000000000000000001001011100101100100000000
000000000000000000000000000000111001100101100010000000
110000000000000011100000001001000001110000110100000000
110000000000000000100000001101001101001111000010000000

.logic_tile 4 26
000000000000000000000000010111100000000000000100000000
000000000000000000000011110000100000000001000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010100001110100000000000000101100000000000000100000000
010100000001000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000001001110000000000000010000000000000000000000000000
000000100000000000000011010000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 5 26
000000000000000111100110110101011000111101010100000000
000000000000000000100110111101000000010100000000000001
001000000000000011100000000101111000100101010100000000
100000000000000000000011100001111010101010010010000001
110000000000001111000110010000001011000100000000000000
110000000000001111000011110101011110001000000000000001
000000000000000000000110000001000000101001010110000000
000000000000000000000000001001101010100110010010000000
000100000000001000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000001101100111000100100000000
000000000000000000100000000101101000011101000000000000

.logic_tile 6 26
000000000000000000000000010111101111100101100100000001
000000001100000000000010100000001111100101100000000000
001000000000000000000110000101011110100101100110000000
100000000000000000000000000000001010100101100000000000
010000000100000001100000001111101100101001010000000000
010010000000001101000000000101100000111100000000000000
000000000000001001100000000011000001101001010000000000
000000000000000001000000001111101010110000110000000000
000000000000000101100000010101101110111100000100000001
000000000000000000000010101011010000000011110000000000
000000000000001000000000010000011011100101100100000001
000000000000000011000010000011001111011010010000000000
000010100000001000000110111001100000110000110100000001
000001000000000001000010001011101111001111000000000000
110000000000001101100110110111101010111000010000000000
010000000000000101000010100000001010111000010000000000

.logic_tile 7 26
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
001000000000000101000110101000000000000000000100000000
100000000001000000100000000101000000000010001000000000
110000000000001001100110010000000000000000000100000000
010000000000000101000010000101000000000010000000000000
000000000000001001100000010000011010000100000100000000
000000000000000001000010100000000000000000001000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000011110000001011000000001000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000001000000000010001000000000
000000000000000000000000001101101010101001010000000000
000000000000000000000000001111000000111100000000000000
110000000000000000000110001000001011111000010000000000
010000000000000000000000001101011001110100100000000000

.ramt_tile 8 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 26
000010100000000000000000000000000000000000000000000000
000000001110000000010000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000100100000001
000000000000000000100000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000101000110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000001101000010000000000000000000000000000000
010000001100000000000111001001000001101001010000000000
110000000000000000000000001101001001110000110000000000
000000000000000011100010100011100000110000110100000000
000000000000000000000100001011101001001111000000000000
000000000000000000000010101111000001110000110100000000
000000001010000000000000000001101100001111000000000010
000000000000011000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000010100000000000000000011001000001110000110100000000
000001001110000000000010001101001001001111000000000000
010000000000000000000000000011111000101001010000000001
110000000000000000000000001111000000111100000000000000

.logic_tile 11 26
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
001000000000000011100000000011000000000000000100000000
100000000000000000100000000000000000000001000000000000
110000000000000111100000001001101100010110100000000000
010000000000000000100000001011010000111100000000000000
000000000000000000000000000000000001000000100100000000
000000001010000000000000000000001100000000000000000000
000000100000000001100110000111000000000000000100000000
000001000000000111000111000000000000000001000010000000
000000000000000111000000010101000000000000000000000000
000000000000000000000010000011000000111111110000000000
000000000000001000000000010000000001000000100100000000
000000001010000011000011000000001111000000000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000111101111000000000010000000000000

.logic_tile 12 26
000001000000000000000110100001011111011101110000100000
000010100000000000000010101101101010010001000000000000
000000000000001101100110111111101100110011000010000000
000000000000000001000010001011011101001100110000000000
000000000001010000000010100111001010110011000010000001
000000000000100000000110011001111100001100110000000000
000000000000001111110110100001001100110010100000000000
000000000000000101100000001101101111010100110000000000
000000000000001001100110000111111010010010110000000000
000000000000001001100010000000001011010010110000000000
000000000000000000000110001011111001100110010000000000
000000000000001001000100001001011000100101100000100000
000000000000000000000000011001001101001100110000000000
000000000000000000000010010001101011011001100000100000
000000000000001001100000000111101101100011010000000000
000000000000001001100000001011011101000110110000000000

.logic_tile 13 26
000000000000000000000000000101111111101011000000000000
000000000000000101000010001101101101001110100000000000
001000000000000101100000000011100000010110100110000000
100000000000000000000010110000000000010110100000000000
010000000000001000000110000101111111110011000000000000
010000000000000101000000001101101101001100110000000000
000000000000000111100000011001111010110011000000000000
000000000000000000000010100011101010101001010000000000
000001000000000000000000000111011001100101100000000000
000000100000000000000000000000001111100101100010000000
000000000000000001100000010001000000010110100000000000
000000000000000001100010010000000000010110100000000000
000000000000001000000000001001101110111100000000000000
000000000000000001000000001111000000010110100010000000
000000000000001000000110001001111010110011000000000000
000000000000001011000100000011101010001100110000000000

.logic_tile 14 26
000000000000000000000111110000001001001100110000000000
000000000000000000000110100000001000110011000000010000
001000000000001011100111001101100001010110100000000000
100000000000001011100100001011101010001111000000000000
110000001110000000000010110000000001001111000000000000
110000000000000000000010010000001110001111000000000000
000000000000000111000110101000001000010010110000000000
000000000000000101100000001001011100100001110000000000
000000000000000001100010100101111101100101100000000000
000000000000000000000100000000011011100101100010000000
000000000000001000000110000000011101100101100110000000
000000000000001011000000001001001000011010010010000000
000000000000000000000111100001101100000011110000000000
000000000000000000000000001001100000111100000000000000
010000000000000001100000000101000000101001010000000000
110000000000000000100000001011101011001111000000000000

.logic_tile 15 26
000000000000001000000110110101011110011010010000000000
000000001110001101000011110000111111011010010000000000
001000000000000001100000000000011100011010010000000000
100000000000000000000000000111011001100101100000000000
010000000000001000000000000011101010110100010100000000
010000000000000101000010100001101100010001110010000000
000000000000000000000000011001001100111000100100000000
000000000000000000000010101011011010101110000010000000
000100000001001000000000010101101110111001000100000000
000100000000000101000010000000111000111001000000000000
000000000000000000000110010000011100001011010000000000
000000001000000000000010011001011110000111100000000000
000010000000001000000110011001111110111100000000000000
000001000000000111000110101111000000000011110000000000
000000000000001000000110001000011111000100010000000000
000000000000000111000110000001011110001000100000000000

.logic_tile 16 26
000000000000000101000110101001000001101111010110000000
000000000000001111100111101011101001000110000000000000
001000000000000000000000010000011100110100010100000000
100000000000000111000010101001001111111000100000000010
010000000000001101100011100001011100101000000100000000
110000000000000101000110110011110000111110100000000010
000000000000001000000000000000011110110100010100100000
000000000000000101000010111001001100111000100000000000
000000000001011001100000001001000000101001010000000000
000000001100100111000000000001001000110000110000000000
000000000000000000000110011001000000101001010000000000
000000000000001111000010001101101011110000110010000010
000000000000000000000110010001011010101000000100000000
000000000000000000000011100101100000111110100010000000
000000000000000001100000000000001110111000100100000000
000000000001010000100000001001011010110100010000100000

.logic_tile 17 26
000000000000000000000110010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000011101111100110010000000
100000000001000000000000000000001111111100110000100010
010000000000000000000000000111100000010110100001000000
010000000110000000000000000000100000010110100001100011
000000000000000101000000001101100001100000010000000000
000000000000001101100000001111001010000000000010000010
000100000001010000000000010000000000000000000000000000
000100000000100000000010000000000000000000000000000000
000100000000000000000000000111100000101001010000000000
000100000000000001000000001001100000111111110010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000110010011100001001001000000000000
000000000000000000000010000000001111001001000000100010

.logic_tile 18 26
000000000000000011100111010000001010100101100100100000
000000000000001001010110000001001101011010010000000000
001000000000001000000011111111000001110000110100100000
100000001000000001000010001101001010001111000000000000
010001000000001000000011100101111010111000010000000000
110010100000000001000000000000101110111000010000000000
000000000000000111000110010000000000000000000000000000
000000000001000001000011000000000000000000000000000000
000000000000000011100000010001101101100101100110000000
000000000000000000100011100000101000100101100000100000
000000101010000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000100000000000001100000001001000001110000110100000000
000100000000000000000000001001001010001111000000000110
110000000000000000000000000001011010100101100100000001
010000000000000000000000000000111001100101100000000000

.logic_tile 19 26
000000000000001000000010100011100000000000000111000000
000000000000000001000010100000000000000001000010000000
001000000000000000000010100000000000000000000000000000
100000000000000101000010100000000000000000000000000000
110000000000010000000000010001101001000011100000000000
010000000000100000000010111001111001000011110000000000
000001000000001000000000000001000000111001110010000000
000010000000000001000000000000001011111001110001000100
000010000000000000000000001000011110100000000000000010
000001001110000000000010100001011000010000000000100010
000000000000000001100000000001000000010110100010000001
000000000000000000000000000000000000010110100000000000
000000000000000000000000000001101001000010000000000000
000000001110000000000000001001111001000000000000000000
000000000000000000000000010001000001110000110000000000
000000000000000000000010001101001010110110110000000000

.logic_tile 20 26
000000000000100000000010100000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000000010100011101010101000000001000100
100000000000000101000000000000110000101000000000000000
010000000000000000000110001101011000010000110000000000
010000000000000000000010100101111011110000110000000000
000000000000000101000110000101100000001001000000000000
000000000000000001000000000000101001001001000000000000
000000000000000000000000001101100000110000110000000000
000000001100000000000000001101001110111001110000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100011101001101011000000000000000000
000000000000000000000100000001111010000010000000000000
000000000000000000000000000111000000000000000100000010
000000000000000000000000000000100000000001000000100001

.logic_tile 21 26
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001011000000000000001000
001000000000000000000000000000011010001100111100000000
100000000000000111000000000000011100110011000000000000
010000000000000000000000010101001000001100111100000000
010000000000000000000010000000100000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000010000000000001100110000000001001001100110100000000
000001000000000000000000000000001100110011000000000000
000000000000001000000000000101111100000100000000000000
000000000000000001000000001101101100000000000000000000
000000000000000000000000001011001011000111100000000000
000000000000000000000000001101011100000001000000000000
010000000000000000000000000101100000010110100100000000
010000000000000000000000000000100000010110100000000000

.logic_tile 22 26
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
001000000000000000000000000000011100001100111100000000
100000000000000101000000000000011100110011000000000000
110000000000000000000110000000001000001100111100000000
110000000000000000000000000000001101110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000001010001100000010111101000001100110100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000010111111100000001010000000000
000000000000000000000010000111110000000000000000000010
000000000000001000000011100000000001001111000100000000
000000000000000101000000000000001101001111000000000000
010000000000001000000110001101001100000000000000000000
010000000000000001000000000111111100000010000000000000

.logic_tile 23 26
000000000000000000000000000111100000000000000100000000
000100000000000000000011110000000000000001000000000000
001000000000000000000000001101100000101001010000000000
100000000000000000000000001101000000111111110010000000
010000000000000000000000000101100000000000000000000000
010000000000000000000000000000100000000001000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000011100010
000000000000000000000000000000000000000000000011000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000001000000000000010000001000001100110100000000
000000000000000000000010000011000000110011000000010000
001000000000000101000000000000000000001111000100000000
100000000000000000000000000000001100001111000000000000
110000000000000000000010100000011000010000000000000000
010000000000000000000000000011001011100000000000000000
000000000000000001000000000000000000001100110100000000
000000000000000000000000000011001101110011000000000000
000000000000001001100110010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000000001001110000000000000000000
000000000000000000000000000011101101001000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000010110100000000100
110000000000000000000000000111000000101001010001000000

.logic_tile 2 27
000000000000001000000111100000000000011111100100100000
000000000000000001000000001101001101101111010000000000
001000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001010000000110000000001000101011110010000000
000000000000100000000000000001010000010111110000000000
000000000000000000000000001001000000111111110000000000
000000000000000000000000000001000000010110100000000001
000100000000000000000000010000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001101000000000000000000
110000000000000000000000000000011100000100000100000000
010000000000000000000000000000000000000000001000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000010111000110000000000000000000100100000000
000000000000100000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000001000000100000100000000
110000000000000000000000000000010000000000000000000000

.logic_tile 4 27
000000000000000101100110110001001011100101100100100000
000000000000000000000010000000101110100101100000000000
001000000000000101100110100111100000010110100000000000
100000000000000000000000000101001001001111000000000000
010000000000001000000011110000001010010101010100100000
110000000000000001000010101001010000101010100000000000
000000000000000111000110010111000000001111000100100000
000000000000000000000010000001101100110000110000000000
000000000000000001100000001101011000110101000100000000
000000000000000000000000000011111001001010110000100000
000000000000001000000000000001011101111000010000000000
000000000000000001000000001101101001110000000000000000
000000000000000000000110001101111000000011110100000000
000000000000000000000000001101100000111100000000000000
010010100000000001100000000000001110010010110000000000
110001000000000000000000000001011100100001110000000000

.logic_tile 5 27
000000000000000000000000000000000001001111000010100000
000000000000000000000000000000001100001111000011100011
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000101000011
000000000000000000000000000000000000000000000011000010

.logic_tile 6 27
000000000000001001100010101111100000101001010000000000
000000000000001001000000000111001100110000110000000000
001000000000000000000000000001000000110000110100000001
100000000000000000000000000001001001001111000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100000000011000000000000000000000000
000000000000000000100000000000100000000001000000000000
000000000000001000000000010000011111100101100100000001
000000000000000101000010010011001110011010010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000001101100000000001000000101001010000000000
110000000000000001000000000001001001110000110000000000

.logic_tile 7 27
000000000000000000000000000101101101101000010000000000
000000000000001101000000000001001010110100000000000000
001000000000000000000000000000000000000000100100000000
100000000000000111000000000000001010000000000000000000
010000000000000000000010000101100000000000000100000000
110000000000000101000000000000100000000001000000000001
000000000000000011100000010000000001000000100110000000
000000000000001101100010000000001110000000000000000000
000000000000000001000000000111000000000000000100000001
000000000001000000000000000000100000000001000000000000
000000100000000000000110000000000000000000000100000000
000001000000000000000000000011000000000010001000000000
000000000000000001100000010011100000000000000100000000
000000000000000000000010000000100000000001000000000000
010000000000001000000000000000001110000100000100000000
010000000000000001000000000000000000000000000000000000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 27
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000011100000000000000001000000100100000000
000000000000000000000010100000001011000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000100000000000000000000010000000000001000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001001000000000
001000000000001101100110000101101010111000010000000000
100000000000000111000000000000001111111000010000000000
110000000000000101000000000000011000000100000100000000
110000000000000000100000000000000000000000001000000000
000000000000000101000000000000011110000100000100000000
000000000010000000100000000000000000000000000000000000
000000000000001000000000000001100000000000000100000000
000000000000000001000000000000100000000001001000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000100000000000000000111110000000000000000000000000000
000100000000000000000010000000000000000000000000000000
010000000000001001100000000000000000000000100100000000
010000000000000001000000000000001111000000001000000000

.logic_tile 11 27
000000000000000000000110100000000001000000100100000000
000000000000000000000010110000001011000000000000000000
001000000000001101000010100000011000000100000100000000
100000000010000001100100000000000000000000000000000000
010000000000001000000010000001000000000000000100000000
110000000000000001000000000000100000000001000000000000
000000000000000001000110000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101000000000000000100000000
000000000000000000000010000000000000000001000000000000
000000100000000000000000001001101000101001010000000000
000001000000000000000000001001010000111100000000000000
000000000000000001100000000001100001101001010000000000
000000000000000000000000000111001110110000110000000000
010000000001010001100000000000001100000100000100000000
110000000000000000000000000000010000000000000000000000

.logic_tile 12 27
000100000000000000000000000000000001000000100100100000
000100000000000000000000000000001100000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000111000000000000000001000000100100100000
110000000000000000000000000000001110000000000000000000
000000000000001000000111000011011010001011010000000000
000000000000000001000000000000111110001011010000000000
000000000000010000000000011111011110010101010000000000
000000000000100000000010011101001101110011000000000000
000001000001000000000000000101000001100110010000000000
000000000000101101000000000000001010100110010000100000
000000000000001000000010000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000101101000000001000000000000000000100000000
000000000000001001100010111111000000000010000000100000

.logic_tile 13 27
000000000000000011100000011000000000000000000100000000
000000000000000000000011110101000000000010000010000000
001000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000000000011000000000000000100000000
010000000000000000000000000000000000000001000001000000
000000000000000011100000001111111000110011000010000000
000000000000000000000000000011101000001100110000000000
000000000000100001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001001011101110010100000000000
000000000001000000000000000001001111010100110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000100100000000
000000000000000000000011110000001101000000000000000000
001000000000000000000000001011101010101001010010000000
100000000000000000000000000101110000111100000000000000
010000000110000000000111000000000001000000100100000000
010000000000000000000100000000001010000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000001101100011110000000000000000000000000000
000000000000000011100000010011100000000000000100000000
000100000000000000000010010000100000000001000010000000
000000000000000000000110011000000000011001100100000000
000000000000000000000110111101001100100110010000000000
000000000000000000000000000111100000000000000100000000
000000000010000000000000000000100000000001000010000000
000000000000001000000000010000000001000000100100000000
000000000000001001000010010000001110000000000000000000

.logic_tile 15 27
000000000000000111100000011001111011010000000000000000
000000000000000000100010100001001010100001010000000000
001000000000000101100000010011100000000000000100000000
100000000000001111000011010000100000000001000000000000
110000000000001001100000011101011010101000010000000000
110000000000000101000011100001001001000000100000000000
000000000000001111100110110001111100111100010000100000
000000000000000111100010100111101000010100010000000000
000100001100001000000000010000001110000100000100000000
000100000000000001000010000000010000000000000000000000
000000000000000000000110010011001101100010110000000000
000000000000000001000011111101101111010000100000000000
000000000000000000000011101011111111101011110000000000
000000000000001111000111100001101011001001000000000000
000000000000001000000000011001101011001001000000000000
000000000000000001000010000101001011010111110000000000

.logic_tile 16 27
000000000000000000000011111001111101101001000000000000
000000000000000000000011111001011100000010000000000001
001000000000001101100110010011000001101001010000000000
100000000000000001000010011111101001110000110001000000
010000000000000000000000010101000001101001010000000000
010000000000000111000010001111001110110000110000000000
000000000000000011000111000000011001111000010000000000
000000000000000101000000001001001010110100100000000000
000000000000000000000000000001011011100101100100000000
000000000000000000000010000000101000100101100000000100
000000001000001000000110100111101110100101100100000001
000000000000000111000000000000011010100101100000000000
000000000000010000000110011101011110111100000100000000
000000000000100000000011111101110000000011110000000010
010000000000000001100000011000001100100101100100000000
110000000000000000000010001001011111011010010000000100

.logic_tile 17 27
000000000000000001100000010111100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000001000000000010000011000001100111100000000
100000000000000001000010000000011000110011000001000000
110000000000000000000110000000001000001100111100000000
110000000000000000000000000000001001110011000001000000
000001000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000001101001000000010000000000000
000000000000001001000000001111111000000000000000000000
000000000000000000000010001000000000010110100110000000
000000000000000000000100001001000000101001010000000000
110000000000000000000000010001101010000010100000000000
010000000000000000000010000000010000000010100000000000

.logic_tile 18 27
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000001000000100100000100
100000000000000000000000000000001111000000000000000001
010000000000000011100010000000011110111101010001100100
110000000000000000000000000101010000111110100000000010
000000000000000000000000001000000000100000010000000100
000000000001000000000000001111001100010000100000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010111000000111111110000000000
000000001100000000000010001111100000010110100001000000
000000000000000000000000010000000001001111000001000010
000000000000000000000010100000001111001111000000100110

.logic_tile 19 27
000000000000100000000000001000011010110100010010000101
000000000001010000000011111011001101111000100000000000
001000000000000000000000001101111000000000000000000000
100000000000001101000000001111000000101000000000000000
010010100000000001100000001000011010010100000000000000
010001000000000000000000000001010000101000000000000000
000000000000001101000110100000000000000000000000000000
000000000000000111100010110000000000000000000000000000
000000000000000000000000011101100000100000010000000000
000000000000000000000010001011001010111001110000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000010110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000101000000000111111111101001110010000000
100000000000000000000000000000011010101001110000000000
010000000000000000000000000000000001001111000000100001
010000000000000000000000000000001111001111000010000001
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011110001000000000000000
000000000000000000000000000001011001000100000000100000
000000100000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100110000000000000000000000100000000
000000000000000000000000001111000000000010000000100000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000001100110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001001100110100000000
000000000000000000000000000001001001110011000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000001001111000100000000
110000000000000000100000000000001001001111000000100010

.logic_tile 3 28
000000000000000000000000010000000001000000100100000000
000000000000000000000011000000001111000000000000000000
001000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000001000000100100000000
110000000000000000000000000000001010000000000000000000

.logic_tile 4 28
000000000000001000000000010101101011110100100000000000
000000000000000101000011000000111000110100100000000000
001000000000001001100010100000000000000000000000000000
100000000000000101000010100000000000000000000000000000
010000000000000000000000010101011011011010010100100000
010000000000000000000010000000111000011010010000000000
000000000000001011100110110011011010111100000100000000
000000000000000001000010001011010000000011110000100000
000000000000001000000110001011000000101001010000000000
000000000000000001000000001101101100110000110000000000
000000000000000000000000001001000001110000110100000000
000000000000000000000000000001001010001111000000100000
000000000000000000000000001000011001011110000000000000
000000000000000000000000001001011110101101000000000000
010000000000000001100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 5 28
000000000000000001100000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000000001100000000000001010001100111100000000
100000000000001101000000000000011000110011000000000000
000000000000000000000010100000001000001100111100000000
000000000000000000000100000000001101110011000000000000
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001101110011000000000000
000000000000000000000110010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000110000000001001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000000000000000000001001001100111100000000
010000000000000000000000000000001101110011000000000000

.logic_tile 6 28
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000001001100000000111101111110101000100000001
000000000000000011000000000001001100000101110000000000
001000000000001000000010100111100001110000110100000000
100000000000000111000000000001101001001111000010000000
110000000000000101000000001011011010101001010000000000
110000000000000000000000000111110000111100000000000000
000000000000000000000000000000011111100101100100000000
000000000000000000000010101011001011011010010010000000
000000000000000000000110001000000000011001100110000000
000000000000000000000000000011001000100110010000000000
000000000000001000000110000000011111111000010000000000
000000000000000001000100000001011001110100100000000000
000000000000001000000110000011111110111100000100000001
000000000000000001000100000101110000000011110000000000
010000000000000001100110011000001011111000010000000000
010000000000000001000010001011001111110100100000000000

.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000010000000000000000010100001100000110000110100000000
000001000000000000000000000011001111001111000000000010
001000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000001011111010101000010000000000
000000000000000000000000000011101001110000100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000001100000010011111011110001100100000000
000000000000000000000010001001101100001110010000000010
000000000000000000000110001000000001011001100100000000
000000000000000000000000000101001101100110010000000010
110000000000000101100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 10 28
000000000000001000000110110001111100111000010000000000
000000000000000101000011010000011101111000010000000000
001000000000001101000000010101100000110000110100100000
100000000000000011000010000011001011001111000000000000
010000000000000000000010100011111000111100000100000000
010000000000000101000010101011100000000011110000000010
000000000000000001100010000011001010111100000100100000
000000000000000000000000001011010000000011110000000000
000000000000001001100110010011000000101001010000000000
000000000000000001000010001101101100110000110000000000
000000000000000001100110001001000000101001010000000000
000000000000000000100000000011001001110000110000000000
000000000000000000000000001101000001110000110100000000
000000000000000000000000001101001001001111000000100000
010000000000000000000000000001111010101001010000000000
010000000000000000000000000101110000111100000000000000

.logic_tile 11 28
000010100000010101000000010000001011111000010000000000
000001000000100101000011011111011000110100100000000000
001000000000001001100000000011111010111000010000000000
100000000000000101000000000000011110111000010000000000
010000000000000000000000000111011011100101100100000000
010000000000000000000010100000101111100101100000000010
000000000000000101000010110001101110111100000100100000
000000000000000101000010001101010000000011110000000000
000000000000000000000000001111000001110000110100000000
000000000000000000000000000011001011001111000000000000
000000000000001000000000000000011011100101100100000000
000000000000000001000000000001001000011010010000000000
000000000000001001100110010000011010100101100100000000
000000000000000001000010000111011000011010010000000000
110000000000000001000110000001001111111000010000000000
110000000000000000100000000000001011111000010000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000001001101110100101100100100000
000000000000000000000000000101001110001100110000000000
001000000000000011100000010000000000000000000000000000
100000000000000000100011010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011100001110000110100000000
000000000000000000000010000011001001001111000000100000
000000000000001101100000001000011010010101010100000000
000000000000000001100000000001000000101010100000100000
000000000000001101100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000001000000000010110100000000100
000000000000000000000000001011000000101001010001000110
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000101100000010110100100000000
000010100000000000000000000000100000010110100000000000
110000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001001000000000000001000
001000000000001000000000010000000001000000001000000000
100000000000001111000010100000001101000000000000000000
110000000000000000000000000000001000001100111100000000
010000000000000000000000000000001001110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000110010101101000001100110100000000
000000000000000000000010010000000000110011000000000000
000000000000000000000110000001000001000110000000000000
000000000000000000000000001011101101000000000000000000
000000000000000000000000001011011100010110100000000000
000000000000000000000000001001111001000110100000000000
010000000000000000000000000001100001001100110100000000
010000000000000000000000000000101101110011000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000011000011110000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111000111000100100000000
000000000000000000000000001111011011101110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000000000110011000000010000
001000000000000001100000000000001000001100110100000000
100000000000000101000000000011000000110011000000000000
000000000000001101000010101101011011100000000000000000
000000000000000001000010100101011000000000000000000000
000000000000000101000010100000000000010110100100000000
000000000000000000000010101011000000101001010000000000
000000000000000001100110000011011001000000000000000000
000000000000000000000000001001101011000100000000100000
000000000000001000000000000101001010001000000000000000
000000000000000001000000001101101100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000001000000000000000011110000000000000000000000000000
000000100000000000000111000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000001001101010110000000110000000
000000000000000000000000001101011001110011110000000000

.logic_tile 7 29
000000000000000000000000000011101011111000010000000000
000000000000000000000000000000011000111000010010000000
001000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011101011100101100100000000
000000000000000000000000000000011000100101100010000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111100111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010100000000000011100111000000000000000000000000000000
110100000000000000100100000000000000000000000000000000
000000000000000111100000001101101011101101110100000000
000000000000000000100000000111001000000100100001000000
000000000000000000000000001011111000101101110100000000
000000000000000000000000000101101010001000010010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001101101011101101110100000000
000000000000000001000000001001001000000100100010000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000011100000011001100101100100000000
110010000000000000000100001011011100011010010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001111100000001000011111100101100100000000
000000000000000011000000000011011000011010010000000010
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000111000011101000011111111000010000000000
110000000000000000100100000001011100110100100000000000

.logic_tile 11 29
000000000000000001100000010111011010100101100100100000
000000000000000000000011010000001010100101100000000000
001000000000001000000110000011011010100101100100100000
100000000000001111000000000000001000100101100000000000
110000000000000111000000000001000001101001010000000000
110000000000000000000000000011001010110000110000000000
000000000000001001100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000000000000000011001011100101001010000000000
000000000000000000000011101001110000111100000000000000
000000000000001000000111000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
010000000000000000000000000011101001100101100100000000
010000000000000000000000000000111001100101100000100000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000000010101000001110000110100100000
110000000000000000000010101011101111001111000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000001000011011100101100100000000
000000000000000000000000000011011001011010010000100000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110001000011011111000010000000000
010000000000000000000000000011011001110100100000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000001000000111000101001000111100000100000100
000000000000001011000000000011110000000011110000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010000000000000000000111101000001110100101100100100000
110000000000000000000111101001011000011010010000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000001000000000000111001010100101100100000100
000000000000001011000000000001101110001100110000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000110010111000000011001100100100000
110000000000000001000010010000101000011001100000000000
000000000000000000000000000000001010100101100100000000
000000000000000000000000001011011011011010010000000010
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101000000101001010000000000
000000000000000001000000001011101011110000110001000000
000000000000000101100010010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000010
000011110000001000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000001000
000000110000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000010
000000000000000000
000000000000000000
000001110000000001
000000000000000010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100010
000000110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000010
000000000000011000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O_$glb_sr
.sym 2 CLK$SB_IO_IN_$glb_clk
.sym 3 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O_$glb_sr
.sym 4 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O_$glb_ce
.sym 5 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 6 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_$glb_ce
.sym 7 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O_$glb_sr
.sym 8 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_O_$glb_ce
.sym 40 bf_stage1_0_4.twid_mult.multiplier_R.count[1]
.sym 41 bf_stage1_0_4.twid_mult.multiplier_R.count[2]
.sym 42 bf_stage1_0_4.twid_mult.multiplier_R.count[3]
.sym 43 bf_stage1_0_4.twid_mult.multiplier_R.count[4]
.sym 44 bf_stage1_0_4.twid_mult.multiplier_R.count[0]
.sym 45 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 46 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 48 bf_stage1_0_4.twid_mult.multiplier_I.count[1]
.sym 49 bf_stage1_0_4.twid_mult.multiplier_I.count[2]
.sym 50 bf_stage1_0_4.twid_mult.multiplier_I.count[3]
.sym 51 bf_stage1_0_4.twid_mult.multiplier_I.count[4]
.sym 53 bf_stage1_0_4.twid_mult.multiplier_I.count[0]
.sym 177 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 178 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 179 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O[2]
.sym 182 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 183 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 209 bf_stage1_0_4.twid_mult.multiplier_R.p[5]
.sym 291 bf_stage1_2_6.twid_mult.multiplier_Z.t[6]
.sym 292 bf_stage1_2_6.twid_mult.multiplier_Z.t[9]
.sym 293 bf_stage1_2_6.twid_mult.multiplier_Z.t[8]
.sym 294 bf_stage1_2_6.twid_mult.multiplier_Z.t[11]
.sym 295 bf_stage1_2_6.twid_mult.multiplier_Z.t[5]
.sym 296 bf_stage1_2_6.twid_mult.multiplier_Z.t[7]
.sym 297 bf_stage1_2_6.twid_mult.multiplier_Z.t[4]
.sym 298 bf_stage1_2_6.twid_mult.multiplier_Z.t[10]
.sym 330 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 338 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 366 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 405 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 406 bf_stage1_2_6.twid_mult.multiplier_Z.p[8]
.sym 407 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 408 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 409 bf_stage1_2_6.twid_mult.multiplier_Z.p[9]
.sym 410 bf_stage1_2_6.twid_mult.multiplier_Z.p[5]
.sym 411 bf_stage1_2_6.twid_mult.multiplier_Z.p[10]
.sym 412 bf_stage1_2_6.twid_mult.multiplier_Z.p[7]
.sym 446 bf_stage1_2_6.twid_mult.multiplier_Z.t[4]
.sym 480 bf_stage1_2_6.twid_mult.multiplier_Z.t[6]
.sym 519 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 522 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 525 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 526 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 633 bf_stage1_2_6.twid_mult.w_mult_z[1]
.sym 634 bf_stage1_2_6.twid_mult.w_mult_z[0]
.sym 635 bf_stage1_2_6.twid_mult.w_mult_z[5]
.sym 636 bf_stage1_2_6.twid_mult.w_mult_z[2]
.sym 638 bf_stage1_2_6.twid_mult.w_mult_z[3]
.sym 640 bf_stage1_2_6.twid_mult.w_mult_z[6]
.sym 666 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 747 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 748 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 749 bf_stage1_2_6.twid_mult.w_mult_z[7]
.sym 750 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 751 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 752 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 753 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 754 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 772 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 868 bf_stage1_2_6.twid_mult.w_neg_z[7]
.sym 975 bf_stage1_2_6.twid_mult.w_neg_z[8]
.sym 976 bf_stage1_2_6.twid_mult.w_neg_z[9]
.sym 977 bf_stage1_2_6.twid_mult.w_neg_z[10]
.sym 978 bf_stage1_2_6.twid_mult.w_neg_z[11]
.sym 979 bf_stage1_2_6.twid_mult.w_neg_z[12]
.sym 980 bf_stage1_2_6.twid_mult.w_neg_z[13]
.sym 981 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 982 bf_stage1_2_6.twid_mult.w_mult_z[8]
.sym 1025 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 1036 bf_stage1_2_6.twid_mult.w_neg_z[7]
.sym 1055 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 1089 bf_stage1_0_4.twid_mult.multiplier_I.t[10]
.sym 1093 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 1095 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 1096 bf_stage1_0_4.twid_mult.multiplier_I.t[9]
.sym 1098 stage_1_valid
.sym 1203 bf_stage1_2_6.twid_mult.w_mult_i[9]
.sym 1204 bf_stage1_2_6.twid_mult.w_mult_i[14]
.sym 1205 bf_stage1_2_6.twid_mult.w_mult_i[13]
.sym 1209 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 1210 bf_stage1_2_6.twid_mult.w_mult_i[12]
.sym 1246 bf_stage1_0_4.twid_mult.multiplier_I.t[9]
.sym 1258 bf_stage1_0_4.twid_mult.multiplier_I.t[9]
.sym 1317 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 1318 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 1319 bf_stage1_2_6.twid_mult.w_mult_i[8]
.sym 1320 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 1321 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 1322 bf_stage1_2_6.twid_mult.w_mult_i[7]
.sym 1323 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 1324 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 1337 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 1377 bf_stage1_2_6.twid_mult.multiplier_I.p[9]
.sym 1431 bf_stage1_0_4.twid_mult.multiplier_I.t[14]
.sym 1432 bf_stage2_4_6.w_e_im[4]
.sym 1433 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 1434 bf_stage1_0_4.twid_mult.multiplier_I.t[12]
.sym 1435 bf_stage1_0_4.twid_mult.multiplier_I.t[13]
.sym 1436 bf_stage1_0_4.twid_mult.multiplier_I.t[11]
.sym 1437 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 1464 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 1466 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 1511 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 1548 bf_stage1_2_6.twid_mult.w_mult_i[10]
.sym 1550 bf_stage1_2_6.twid_mult.w_mult_i[11]
.sym 1551 bf_stage2_4_6.w_e_im[3]
.sym 1572 stage_2_valid
.sym 1580 bf_stage1_0_4.twid_mult.multiplier_I.t[12]
.sym 1591 bf_stage1_0_4.twid_mult.multiplier_I.t[14]
.sym 1658 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[2]
.sym 1660 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[2]
.sym 1661 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1663 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[3]
.sym 1664 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[6]
.sym 1665 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1701 bf_stage1_2_6.twid_mult.multiplier_R.p[12]
.sym 1742 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 1768 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 1772 bf_stage1_2_6.twid_mult.multiplier_I.p[7]
.sym 1773 bf_stage1_2_6.twid_mult.multiplier_I.p[11]
.sym 1774 bf_stage1_2_6.twid_mult.multiplier_I.p[8]
.sym 1775 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1776 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1777 bf_stage1_2_6.twid_mult.multiplier_I.p[12]
.sym 1778 bf_stage1_2_6.twid_mult.multiplier_I.p[14]
.sym 1779 bf_stage1_2_6.twid_mult.multiplier_I.p[13]
.sym 1856 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 1871 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 1886 bf_stage1_2_6.twid_mult.multiplier_I.t[14]
.sym 1887 bf_stage1_2_6.twid_mult.multiplier_I.t[12]
.sym 1888 bf_stage1_2_6.twid_mult.multiplier_I.t[13]
.sym 1889 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1890 bf_stage1_2_6.twid_mult.multiplier_I.t[10]
.sym 1891 bf_stage1_2_6.twid_mult.multiplier_I.t[11]
.sym 1892 bf_stage1_2_6.twid_mult.multiplier_I.t[9]
.sym 1893 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1965 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 2000 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 2002 bf_stage1_2_6.twid_mult.multiplier_I.t[8]
.sym 2003 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 2004 bf_stage1_2_6.twid_mult.multiplier_I.t[7]
.sym 2114 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 2115 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2116 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 2117 bf_stage1_2_6.twid_mult.multiplier_R.state[0]
.sym 2118 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 2120 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 2121 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 2134 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 2139 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 2178 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 2206 PIN_7$SB_IO_OUT
.sym 2215 PIN_7$SB_IO_OUT
.sym 2229 bf_stage1_2_6.twid_mult.multiplier_R.count[1]
.sym 2230 bf_stage1_2_6.twid_mult.multiplier_R.count[2]
.sym 2231 bf_stage1_2_6.twid_mult.multiplier_R.count[3]
.sym 2232 bf_stage1_2_6.twid_mult.multiplier_R.count[4]
.sym 2233 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2234 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 2235 bf_stage1_2_6.twid_mult.multiplier_R.count[0]
.sym 2257 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 2261 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 2298 PIN_7$SB_IO_OUT
.sym 2344 bf_stage1_2_6.twid_mult.multiplier_I.count[2]
.sym 2345 bf_stage1_2_6.twid_mult.multiplier_I.count[3]
.sym 2346 bf_stage1_2_6.twid_mult.multiplier_I.count[4]
.sym 2347 bf_stage1_2_6.twid_mult.multiplier_I.count[1]
.sym 2348 bf_stage1_2_6.twid_mult.multiplier_I.count[0]
.sym 2349 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 2391 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 2456 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I0[0]
.sym 2457 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 2458 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I0[1]
.sym 2459 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 2460 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 2461 bf_stage1_2_6.twid_mult.multiplier_I.state[0]
.sym 2462 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_I1[0]
.sym 2512 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 2517 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 2570 PIN_7$SB_IO_OUT
.sym 2584 stage_1_valid
.sym 2631 PIN_1$SB_IO_OUT
.sym 2684 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 2685 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 2686 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 2687 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 2688 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 2689 PIN_7_SB_LUT4_O_I3
.sym 2690 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 2691 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 2719 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 2759 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 2800 adc_spi.count[2]
.sym 2801 adc_spi.count[3]
.sym 2802 adc_spi.count[4]
.sym 2803 adc_spi.count[5]
.sym 2804 adc_spi.count[6]
.sym 2805 adc_spi.count[7]
.sym 2823 bf_stage1_5_7.twid_mult.multiplier_I.t[11]
.sym 2912 adc_spi.count[8]
.sym 2913 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 2914 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 2915 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 2917 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 2919 adc_spi.r_case_SB_LUT4_I3_O[1]
.sym 3087 adc_spi.r_case_SB_LUT4_I3_O[1]
.sym 3334 CLK$SB_IO_IN
.sym 3339 CLK$SB_IO_IN
.sym 3704 bf_stage1_2_6.twid_mult.multiplier_Z.count[1]
.sym 3705 bf_stage1_2_6.twid_mult.multiplier_Z.count[2]
.sym 3706 bf_stage1_2_6.twid_mult.multiplier_Z.count[3]
.sym 3707 bf_stage1_2_6.twid_mult.multiplier_Z.count[4]
.sym 3708 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 3709 bf_stage1_2_6.twid_mult.multiplier_Z.t[1]
.sym 3710 bf_stage1_2_6.twid_mult.multiplier_Z.count[0]
.sym 3774 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 3794 bf_stage1_0_4.twid_mult.multiplier_R.count[1]
.sym 3803 bf_stage1_0_4.twid_mult.multiplier_R.count[2]
.sym 3804 bf_stage1_0_4.twid_mult.multiplier_R.count[3]
.sym 3821 bf_stage1_0_4.twid_mult.multiplier_R.count[4]
.sym 3822 bf_stage1_0_4.twid_mult.multiplier_R.count[0]
.sym 3824 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 3825 $nextpnr_ICESTORM_LC_78$O
.sym 3828 bf_stage1_0_4.twid_mult.multiplier_R.count[0]
.sym 3831 bf_stage1_0_4.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3834 bf_stage1_0_4.twid_mult.multiplier_R.count[1]
.sym 3835 bf_stage1_0_4.twid_mult.multiplier_R.count[0]
.sym 3837 bf_stage1_0_4.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3839 bf_stage1_0_4.twid_mult.multiplier_R.count[2]
.sym 3841 bf_stage1_0_4.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3843 bf_stage1_0_4.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3845 bf_stage1_0_4.twid_mult.multiplier_R.count[3]
.sym 3847 bf_stage1_0_4.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3851 bf_stage1_0_4.twid_mult.multiplier_R.count[4]
.sym 3853 bf_stage1_0_4.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3859 bf_stage1_0_4.twid_mult.multiplier_R.count[0]
.sym 3862 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 3863 bf_stage1_0_4.twid_mult.multiplier_R.count[1]
.sym 3864 bf_stage1_0_4.twid_mult.multiplier_R.count[0]
.sym 3868 bf_stage1_0_4.twid_mult.multiplier_R.count[4]
.sym 3869 bf_stage1_0_4.twid_mult.multiplier_R.count[3]
.sym 3870 bf_stage1_0_4.twid_mult.multiplier_R.count[2]
.sym 3872 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O_$glb_ce
.sym 3873 CLK$SB_IO_IN_$glb_clk
.sym 3874 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 3887 bf_stage1_0_4.twid_mult.multiplier_R.p[0]
.sym 3888 bf_stage1_0_4.twid_mult.multiplier_R.p[1]
.sym 3889 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 3890 bf_stage1_0_4.twid_mult.multiplier_R.p[3]
.sym 3891 bf_stage1_0_4.twid_mult.multiplier_R.p[5]
.sym 3892 bf_stage1_0_4.twid_mult.multiplier_R.p[2]
.sym 3893 bf_stage1_0_4.twid_mult.multiplier_R.p[6]
.sym 3894 bf_stage1_0_4.twid_mult.multiplier_R.p[4]
.sym 3900 bf_stage1_2_6.twid_mult.multiplier_Z.t[1]
.sym 3930 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 3931 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 3933 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 3944 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 3947 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 3948 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 3979 bf_stage1_0_4.twid_mult.multiplier_I.count[3]
.sym 3982 bf_stage1_0_4.twid_mult.multiplier_I.count[0]
.sym 3994 bf_stage1_0_4.twid_mult.multiplier_I.count[2]
.sym 3996 bf_stage1_0_4.twid_mult.multiplier_I.count[4]
.sym 4001 bf_stage1_0_4.twid_mult.multiplier_I.count[1]
.sym 4006 bf_stage1_0_4.twid_mult.multiplier_I.count[0]
.sym 4008 $nextpnr_ICESTORM_LC_80$O
.sym 4010 bf_stage1_0_4.twid_mult.multiplier_I.count[0]
.sym 4014 bf_stage1_0_4.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4016 bf_stage1_0_4.twid_mult.multiplier_I.count[1]
.sym 4018 bf_stage1_0_4.twid_mult.multiplier_I.count[0]
.sym 4020 bf_stage1_0_4.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4023 bf_stage1_0_4.twid_mult.multiplier_I.count[2]
.sym 4024 bf_stage1_0_4.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4026 bf_stage1_0_4.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4029 bf_stage1_0_4.twid_mult.multiplier_I.count[3]
.sym 4030 bf_stage1_0_4.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4035 bf_stage1_0_4.twid_mult.multiplier_I.count[4]
.sym 4036 bf_stage1_0_4.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4048 bf_stage1_0_4.twid_mult.multiplier_I.count[0]
.sym 4055 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_O_$glb_ce
.sym 4056 CLK$SB_IO_IN_$glb_clk
.sym 4057 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O_$glb_sr
.sym 4058 bf_stage1_0_4.twid_mult.multiplier_I.t[5]
.sym 4063 bf_stage1_0_4.twid_mult.multiplier_I.t[6]
.sym 4065 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 4083 bf_stage1_0_4.twid_mult.multiplier_I.t[4]
.sym 4084 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 4090 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 4100 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 4105 bf_stage1_2_6.twid_mult.multiplier_Z.t[9]
.sym 4111 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 4113 bf_stage1_0_4.twid_mult.multiplier_I.count[2]
.sym 4114 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 4117 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 4118 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 4120 bf_stage1_0_4.twid_mult.multiplier_I.count[1]
.sym 4122 bf_stage1_0_4.twid_mult.multiplier_I.count[3]
.sym 4123 bf_stage1_0_4.twid_mult.multiplier_I.count[4]
.sym 4125 bf_stage1_0_4.twid_mult.multiplier_I.count[0]
.sym 4137 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O[2]
.sym 4138 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 4141 PIN_1$SB_IO_OUT
.sym 4144 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 4145 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O[2]
.sym 4146 bf_stage1_0_4.twid_mult.multiplier_I.count[2]
.sym 4147 PIN_1$SB_IO_OUT
.sym 4150 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 4156 bf_stage1_0_4.twid_mult.multiplier_I.count[1]
.sym 4157 bf_stage1_0_4.twid_mult.multiplier_I.count[4]
.sym 4158 bf_stage1_0_4.twid_mult.multiplier_I.count[3]
.sym 4159 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 4175 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 4176 bf_stage1_0_4.twid_mult.multiplier_I.count[0]
.sym 4177 bf_stage1_0_4.twid_mult.multiplier_I.count[2]
.sym 4180 bf_stage1_0_4.twid_mult.multiplier_I.count[1]
.sym 4181 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 4182 bf_stage1_0_4.twid_mult.multiplier_I.count[3]
.sym 4183 bf_stage1_0_4.twid_mult.multiplier_I.count[4]
.sym 4190 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 4191 CLK$SB_IO_IN_$glb_clk
.sym 4193 bf_stage1_0_4.twid_mult.multiplier_R.t[14]
.sym 4194 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4195 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4196 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4197 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4198 bf_stage1_0_4.twid_mult.multiplier_R.t[12]
.sym 4199 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4200 bf_stage1_0_4.twid_mult.multiplier_R.t[13]
.sym 4205 bf_stage1_2_6.twid_mult.multiplier_Z.p[2]
.sym 4206 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4209 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 4210 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 4213 bf_stage1_2_6.twid_mult.multiplier_Z.p[6]
.sym 4214 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 4215 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 4218 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 4227 PIN_1$SB_IO_OUT
.sym 4230 bf_stage1_2_6.twid_mult.multiplier_Z.p[2]
.sym 4231 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 4236 bf_stage1_2_6.twid_mult.multiplier_Z.p[6]
.sym 4238 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4240 bf_stage1_2_6.twid_mult.multiplier_Z.p[8]
.sym 4246 bf_stage1_2_6.twid_mult.multiplier_Z.t[6]
.sym 4255 bf_stage1_2_6.twid_mult.multiplier_Z.t[3]
.sym 4256 bf_stage1_2_6.twid_mult.multiplier_Z.t[8]
.sym 4259 bf_stage1_2_6.twid_mult.multiplier_Z.t[7]
.sym 4266 bf_stage1_2_6.twid_mult.multiplier_Z.t[5]
.sym 4269 bf_stage1_2_6.twid_mult.multiplier_Z.t[10]
.sym 4271 bf_stage1_2_6.twid_mult.multiplier_Z.t[9]
.sym 4276 bf_stage1_2_6.twid_mult.multiplier_Z.t[4]
.sym 4281 bf_stage1_2_6.twid_mult.multiplier_Z.t[5]
.sym 4285 bf_stage1_2_6.twid_mult.multiplier_Z.t[8]
.sym 4291 bf_stage1_2_6.twid_mult.multiplier_Z.t[7]
.sym 4297 bf_stage1_2_6.twid_mult.multiplier_Z.t[10]
.sym 4304 bf_stage1_2_6.twid_mult.multiplier_Z.t[4]
.sym 4310 bf_stage1_2_6.twid_mult.multiplier_Z.t[6]
.sym 4317 bf_stage1_2_6.twid_mult.multiplier_Z.t[3]
.sym 4324 bf_stage1_2_6.twid_mult.multiplier_Z.t[9]
.sym 4325 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_$glb_ce
.sym 4326 CLK$SB_IO_IN_$glb_clk
.sym 4327 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O_$glb_sr
.sym 4328 bf_stage1_0_4.twid_mult.multiplier_I.t[4]
.sym 4329 bf_stage1_0_4.twid_mult.multiplier_I.t[1]
.sym 4330 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4331 bf_stage1_0_4.twid_mult.multiplier_I.t[2]
.sym 4332 bf_stage1_0_4.twid_mult.multiplier_I.t[7]
.sym 4333 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4334 bf_stage1_0_4.twid_mult.multiplier_I.t[8]
.sym 4335 bf_stage1_0_4.twid_mult.multiplier_I.t[3]
.sym 4342 bf_stage1_0_4.twid_mult.multiplier_R.t[11]
.sym 4344 bf_stage1_0_4.twid_mult.multiplier_R.p[10]
.sym 4347 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 4348 bf_stage1_2_6.twid_mult.multiplier_Z.t[11]
.sym 4351 bf_stage1_2_6.twid_mult.multiplier_Z.t[3]
.sym 4352 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 4355 bf_stage1_2_6.twid_mult.multiplier_Z.t[11]
.sym 4356 bf_stage1_2_6.twid_mult.multiplier_Z.p[3]
.sym 4358 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 4362 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 4370 bf_stage1_2_6.twid_mult.multiplier_Z.p[5]
.sym 4374 bf_stage1_2_6.twid_mult.multiplier_Z.p[7]
.sym 4382 bf_stage1_2_6.twid_mult.multiplier_Z.t[9]
.sym 4383 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4386 bf_stage1_2_6.twid_mult.multiplier_Z.p[5]
.sym 4387 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4388 bf_stage1_2_6.twid_mult.multiplier_Z.t[10]
.sym 4389 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4391 bf_stage1_2_6.twid_mult.multiplier_Z.t[8]
.sym 4393 bf_stage1_2_6.twid_mult.multiplier_Z.t[5]
.sym 4394 bf_stage1_2_6.twid_mult.multiplier_Z.t[7]
.sym 4399 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 4403 bf_stage1_2_6.twid_mult.multiplier_Z.p[10]
.sym 4404 bf_stage1_2_6.twid_mult.multiplier_Z.p[7]
.sym 4406 bf_stage1_2_6.twid_mult.multiplier_Z.p[8]
.sym 4407 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4408 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4409 bf_stage1_2_6.twid_mult.multiplier_Z.p[9]
.sym 4415 bf_stage1_2_6.twid_mult.multiplier_Z.t[10]
.sym 4416 bf_stage1_2_6.twid_mult.multiplier_Z.p[10]
.sym 4417 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4420 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4422 bf_stage1_2_6.twid_mult.multiplier_Z.t[8]
.sym 4423 bf_stage1_2_6.twid_mult.multiplier_Z.p[8]
.sym 4426 bf_stage1_2_6.twid_mult.multiplier_Z.t[7]
.sym 4428 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4429 bf_stage1_2_6.twid_mult.multiplier_Z.p[7]
.sym 4432 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4434 bf_stage1_2_6.twid_mult.multiplier_Z.t[8]
.sym 4435 bf_stage1_2_6.twid_mult.multiplier_Z.p[8]
.sym 4439 bf_stage1_2_6.twid_mult.multiplier_Z.t[9]
.sym 4440 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4441 bf_stage1_2_6.twid_mult.multiplier_Z.p[9]
.sym 4444 bf_stage1_2_6.twid_mult.multiplier_Z.t[5]
.sym 4446 bf_stage1_2_6.twid_mult.multiplier_Z.p[5]
.sym 4447 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4450 bf_stage1_2_6.twid_mult.multiplier_Z.p[10]
.sym 4451 bf_stage1_2_6.twid_mult.multiplier_Z.t[10]
.sym 4453 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4457 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4458 bf_stage1_2_6.twid_mult.multiplier_Z.p[7]
.sym 4459 bf_stage1_2_6.twid_mult.multiplier_Z.t[7]
.sym 4460 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 4461 CLK$SB_IO_IN_$glb_clk
.sym 4462 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O_$glb_sr
.sym 4463 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 4464 bf_stage1_0_4.twid_mult.multiplier_R.p[14]
.sym 4465 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 4466 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 4467 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4470 PIN_1$SB_IO_OUT
.sym 4488 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 4491 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4492 bf_stage1_2_6.twid_mult.multiplier_Z.p[9]
.sym 4494 bf_stage1_2_6.twid_mult.multiplier_Z.t[0]
.sym 4495 bf_stage1_0_4.twid_mult.multiplier_I.t[8]
.sym 4496 bf_stage1_2_6.twid_mult.multiplier_Z.p[10]
.sym 4498 bf_stage1_2_6.twid_mult.multiplier_Z.t[12]
.sym 4518 bf_stage1_2_6.twid_mult.multiplier_Z.t[9]
.sym 4519 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4520 bf_stage1_2_6.twid_mult.multiplier_Z.p[9]
.sym 4523 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 4531 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 4535 PIN_1$SB_IO_OUT
.sym 4543 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 4546 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 4549 bf_stage1_2_6.twid_mult.multiplier_Z.p[9]
.sym 4550 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4551 bf_stage1_2_6.twid_mult.multiplier_Z.t[9]
.sym 4567 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 4568 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 4569 PIN_1$SB_IO_OUT
.sym 4586 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 4591 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 4595 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 4596 CLK$SB_IO_IN_$glb_clk
.sym 4598 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4599 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4600 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4601 bf_stage1_2_6.twid_mult.multiplier_Z.p[1]
.sym 4602 bf_stage1_2_6.twid_mult.multiplier_Z.p[14]
.sym 4603 bf_stage1_2_6.twid_mult.multiplier_Z.p[12]
.sym 4604 bf_stage1_2_6.twid_mult.multiplier_Z.p[0]
.sym 4605 bf_stage1_2_6.twid_mult.multiplier_Z.p[13]
.sym 4613 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 4617 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 4623 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 4624 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 4630 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 4631 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 4632 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 4633 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 4644 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 4653 bf_stage1_2_6.twid_mult.multiplier_Z.p[5]
.sym 4659 bf_stage1_2_6.twid_mult.multiplier_Z.p[2]
.sym 4662 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 4664 bf_stage1_2_6.twid_mult.multiplier_Z.p[3]
.sym 4665 bf_stage1_2_6.twid_mult.multiplier_Z.p[6]
.sym 4678 bf_stage1_2_6.twid_mult.multiplier_Z.p[1]
.sym 4681 bf_stage1_2_6.twid_mult.multiplier_Z.p[0]
.sym 4686 bf_stage1_2_6.twid_mult.multiplier_Z.p[1]
.sym 4690 bf_stage1_2_6.twid_mult.multiplier_Z.p[0]
.sym 4696 bf_stage1_2_6.twid_mult.multiplier_Z.p[5]
.sym 4704 bf_stage1_2_6.twid_mult.multiplier_Z.p[2]
.sym 4717 bf_stage1_2_6.twid_mult.multiplier_Z.p[3]
.sym 4728 bf_stage1_2_6.twid_mult.multiplier_Z.p[6]
.sym 4730 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 4731 CLK$SB_IO_IN_$glb_clk
.sym 4733 bf_stage1_2_6.twid_mult.w_mult_z[14]
.sym 4734 bf_stage1_2_6.twid_mult.w_mult_z[4]
.sym 4735 bf_stage1_2_6.twid_mult.w_mult_z[10]
.sym 4736 bf_stage1_2_6.twid_mult.w_mult_z[13]
.sym 4737 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 4739 bf_stage1_2_6.twid_mult.w_mult_z[9]
.sym 4740 bf_stage1_2_6.twid_mult.w_mult_z[12]
.sym 4755 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 4756 bf_stage1_2_6.twid_mult.multiplier_Z.t[13]
.sym 4758 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 4760 bf_stage1_2_6.twid_mult.w_neg_z[7]
.sym 4764 bf_stage1_2_6.twid_mult.w_mult_z[12]
.sym 4766 bf_stage1_2_6.twid_mult.w_mult_z[14]
.sym 4780 bf_stage1_2_6.twid_mult.multiplier_Z.p[8]
.sym 4789 bf_stage1_2_6.twid_mult.multiplier_Z.p[7]
.sym 4791 bf_stage1_2_6.twid_mult.w_mult_z[3]
.sym 4793 bf_stage1_2_6.twid_mult.w_mult_z[6]
.sym 4794 bf_stage1_2_6.twid_mult.w_mult_z[1]
.sym 4795 bf_stage1_2_6.twid_mult.w_mult_z[0]
.sym 4796 bf_stage1_2_6.twid_mult.w_mult_z[5]
.sym 4797 bf_stage1_2_6.twid_mult.w_mult_z[2]
.sym 4804 bf_stage1_2_6.twid_mult.w_mult_z[7]
.sym 4813 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 4822 bf_stage1_2_6.twid_mult.w_mult_z[5]
.sym 4827 bf_stage1_2_6.twid_mult.w_mult_z[1]
.sym 4832 bf_stage1_2_6.twid_mult.multiplier_Z.p[7]
.sym 4837 bf_stage1_2_6.twid_mult.w_mult_z[3]
.sym 4843 bf_stage1_2_6.twid_mult.w_mult_z[0]
.sym 4852 bf_stage1_2_6.twid_mult.w_mult_z[2]
.sym 4858 bf_stage1_2_6.twid_mult.w_mult_z[6]
.sym 4862 bf_stage1_2_6.twid_mult.w_mult_z[7]
.sym 4865 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 4866 CLK$SB_IO_IN_$glb_clk
.sym 4868 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 4869 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 4870 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 4871 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 4872 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 4873 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 4874 bf_stage1_2_6.twid_mult.w_mult_z[11]
.sym 4875 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 4892 bf_stage1_2_6.twid_mult.w_mult_z[10]
.sym 4893 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 4897 bf_stage1_2_6.twid_mult.w_mult_z[11]
.sym 4900 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 4902 bf_stage1_2_6.twid_mult.w_mult_z[12]
.sym 4907 bf_stage1_2_6.twid_mult.w_mult_i[14]
.sym 4922 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4924 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 4925 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 4926 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4929 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 4933 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 4935 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 4936 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 4953 $nextpnr_ICESTORM_LC_36$O
.sym 4956 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 4959 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 4962 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4965 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 4967 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4971 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 4974 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 4977 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 4979 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 4983 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 4986 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 4989 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 4991 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 4995 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 4997 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 4999 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 5003 bf_stage1_2_6.twid_mult.w_mult_r[9]
.sym 5004 bf_stage1_2_6.twid_mult.w_mult_r[7]
.sym 5005 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 5006 bf_stage1_2_6.twid_mult.w_mult_r[8]
.sym 5007 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 5008 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 5009 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 5010 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 5018 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 5026 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 5028 bf_stage1_0_4.twid_mult.multiplier_I.t[8]
.sym 5029 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 5031 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 5032 bf_stage1_0_4.twid_mult.multiplier_I.t[10]
.sym 5034 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 5039 bf_stage1_2_6.twid_mult.w_neg_z[10]
.sym 5041 bf_stage1_2_6.twid_mult.w_mult_i[12]
.sym 5046 bf_stage1_2_6.twid_mult.multiplier_I.p[12]
.sym 5051 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 5060 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 5062 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 5063 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 5067 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 5068 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5071 bf_stage1_2_6.twid_mult.multiplier_Z.p[8]
.sym 5072 bf_stage1_2_6.twid_mult.w_mult_z[14]
.sym 5074 bf_stage1_2_6.twid_mult.w_mult_i[14]
.sym 5077 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 5086 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 5087 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 5088 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 5091 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 5092 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 5094 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 5097 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 5098 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 5100 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 5103 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 5104 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 5106 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 5109 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 5110 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 5112 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 5115 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 5116 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 5118 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 5121 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 5122 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 5125 bf_stage1_2_6.twid_mult.w_mult_i[14]
.sym 5126 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5127 bf_stage1_2_6.twid_mult.w_mult_z[14]
.sym 5128 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 5134 bf_stage1_2_6.twid_mult.multiplier_Z.p[8]
.sym 5135 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 5136 CLK$SB_IO_IN_$glb_clk
.sym 5138 bf_stage1_2_6.twid_mult.w_mult_r[13]
.sym 5139 bf_stage1_2_6.twid_mult.w_mult_r[10]
.sym 5140 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 5141 bf_stage1_2_6.twid_mult.w_mult_r[11]
.sym 5142 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 5143 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 5144 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 5145 bf_stage1_2_6.twid_mult.w_mult_r[14]
.sym 5150 bf_stage1_2_6.twid_mult.w_neg_z[8]
.sym 5154 bf_stage1_2_6.twid_mult.w_neg_z[9]
.sym 5163 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 5164 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 5165 bf_stage1_2_6.twid_mult.w_neg_z[11]
.sym 5167 bf_stage1_2_6.twid_mult.w_neg_z[12]
.sym 5168 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 5169 bf_stage1_2_6.twid_mult.w_neg_z[13]
.sym 5170 bf_stage1_0_4.twid_mult.w_neg_z[10]
.sym 5172 bf_stage1_2_6.twid_mult.w_neg_z[7]
.sym 5175 bf_stage1_2_6.twid_mult.w_neg_z[8]
.sym 5177 bf_stage1_2_6.twid_mult.w_neg_z[9]
.sym 5179 bf_stage1_2_6.twid_mult.multiplier_I.p[14]
.sym 5181 bf_stage1_2_6.twid_mult.multiplier_I.p[13]
.sym 5193 bf_stage1_2_6.twid_mult.w_mult_i[13]
.sym 5196 bf_stage1_2_6.twid_mult.w_neg_z[13]
.sym 5197 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5206 bf_stage1_2_6.twid_mult.w_mult_z[8]
.sym 5212 bf_stage1_0_4.twid_mult.multiplier_I.t[8]
.sym 5222 bf_stage1_0_4.twid_mult.multiplier_I.t[9]
.sym 5226 bf_stage1_0_4.twid_mult.multiplier_I.t[9]
.sym 5248 bf_stage1_2_6.twid_mult.w_mult_i[13]
.sym 5250 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5251 bf_stage1_2_6.twid_mult.w_neg_z[13]
.sym 5262 bf_stage1_2_6.twid_mult.w_mult_z[8]
.sym 5266 bf_stage1_0_4.twid_mult.multiplier_I.t[8]
.sym 5270 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_O_$glb_ce
.sym 5271 CLK$SB_IO_IN_$glb_clk
.sym 5272 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O_$glb_sr
.sym 5273 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5275 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5277 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5278 bf_stage1_0_4.twid_mult.w_mult_i[10]
.sym 5279 bf_stage1_0_4.twid_mult.w_mult_i[8]
.sym 5280 bf_stage1_0_4.twid_mult.w_mult_i[11]
.sym 5285 bf_stage1_0_4.twid_mult.multiplier_I.t[10]
.sym 5298 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 5301 bf_stage1_2_6.twid_mult.w_neg_z[7]
.sym 5302 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5307 bf_stage1_0_4.twid_mult.multiplier_I.t[11]
.sym 5310 bf_stage1_0_4.twid_mult.multiplier_I.t[10]
.sym 5315 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 5316 bf_stage1_2_6.twid_mult.w_mult_i[10]
.sym 5319 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 5329 bf_stage1_2_6.twid_mult.multiplier_I.p[12]
.sym 5341 bf_stage1_2_6.twid_mult.w_mult_i[12]
.sym 5343 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5344 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 5346 bf_stage1_2_6.twid_mult.multiplier_I.p[14]
.sym 5351 bf_stage1_2_6.twid_mult.w_neg_z[12]
.sym 5356 bf_stage1_2_6.twid_mult.multiplier_I.p[13]
.sym 5357 bf_stage1_2_6.twid_mult.multiplier_I.p[9]
.sym 5361 bf_stage1_2_6.twid_mult.multiplier_I.p[9]
.sym 5366 bf_stage1_2_6.twid_mult.multiplier_I.p[14]
.sym 5374 bf_stage1_2_6.twid_mult.multiplier_I.p[13]
.sym 5395 bf_stage1_2_6.twid_mult.w_mult_i[12]
.sym 5397 bf_stage1_2_6.twid_mult.w_neg_z[12]
.sym 5398 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5401 bf_stage1_2_6.twid_mult.multiplier_I.p[12]
.sym 5405 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 5406 CLK$SB_IO_IN_$glb_clk
.sym 5408 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5409 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5410 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 5411 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 5412 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5413 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5414 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 5415 bf_stage1_0_4.twid_mult.multiplier_I.p[11]
.sym 5419 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 5421 bf_stage1_0_4.twid_mult.multiplier_I.p[10]
.sym 5433 bf_stage1_2_6.twid_mult.w_mult_r[12]
.sym 5434 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 5438 bf_stage1_2_6.twid_mult.w_mult_i[10]
.sym 5441 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5442 bf_stage1_2_6.twid_mult.w_mult_i[11]
.sym 5455 bf_stage2_4_6.w_e_im[4]
.sym 5461 bf_stage1_2_6.twid_mult.multiplier_I.p[7]
.sym 5462 bf_stage1_2_6.twid_mult.w_neg_z[10]
.sym 5465 bf_stage1_2_6.twid_mult.multiplier_I.p[8]
.sym 5466 bf_stage1_2_6.twid_mult.w_mult_i[7]
.sym 5467 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5468 bf_stage1_2_6.twid_mult.w_neg_z[9]
.sym 5469 bf_stage1_2_6.twid_mult.w_mult_i[9]
.sym 5471 bf_stage1_2_6.twid_mult.w_mult_i[13]
.sym 5474 bf_stage1_2_6.twid_mult.w_neg_z[8]
.sym 5475 bf_stage1_2_6.twid_mult.w_neg_z[13]
.sym 5476 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5479 bf_stage1_2_6.twid_mult.w_mult_i[8]
.sym 5485 bf_stage1_2_6.twid_mult.w_neg_z[7]
.sym 5486 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 5488 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 5491 bf_stage1_2_6.twid_mult.w_mult_i[10]
.sym 5495 bf_stage1_2_6.twid_mult.w_neg_z[10]
.sym 5496 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5497 bf_stage1_2_6.twid_mult.w_mult_i[10]
.sym 5500 bf_stage1_2_6.twid_mult.w_mult_i[7]
.sym 5501 bf_stage1_2_6.twid_mult.w_mult_i[8]
.sym 5502 bf_stage1_2_6.twid_mult.w_neg_z[7]
.sym 5503 bf_stage1_2_6.twid_mult.w_neg_z[8]
.sym 5508 bf_stage1_2_6.twid_mult.multiplier_I.p[8]
.sym 5512 bf_stage1_2_6.twid_mult.w_neg_z[13]
.sym 5514 bf_stage1_2_6.twid_mult.w_mult_i[13]
.sym 5515 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5518 bf_stage1_2_6.twid_mult.w_neg_z[8]
.sym 5519 bf_stage1_2_6.twid_mult.w_mult_i[7]
.sym 5520 bf_stage1_2_6.twid_mult.w_mult_i[8]
.sym 5521 bf_stage1_2_6.twid_mult.w_neg_z[7]
.sym 5525 bf_stage1_2_6.twid_mult.multiplier_I.p[7]
.sym 5531 bf_stage1_2_6.twid_mult.w_mult_i[9]
.sym 5532 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 5533 bf_stage1_2_6.twid_mult.w_neg_z[9]
.sym 5536 bf_stage1_2_6.twid_mult.w_mult_i[9]
.sym 5538 bf_stage1_2_6.twid_mult.w_neg_z[9]
.sym 5539 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 5540 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 5541 CLK$SB_IO_IN_$glb_clk
.sym 5544 bf_stage2_4_6.w_neg_b_im[1]
.sym 5545 bf_stage2_4_6.w_neg_b_im[2]
.sym 5546 bf_stage2_4_6.w_neg_b_im[3]
.sym 5547 bf_stage2_4_6.w_neg_b_im[4]
.sym 5548 bf_stage2_4_6.w_neg_b_im[5]
.sym 5549 bf_stage2_4_6.w_neg_b_im[6]
.sym 5550 bf_stage2_4_6.w_neg_b_im[7]
.sym 5555 bf_stage1_2_6.twid_mult.multiplier_I.p[7]
.sym 5561 bf_stage1_2_6.twid_mult.multiplier_I.p[8]
.sym 5564 bf_stage1_2_6.twid_mult.w_neg_z[10]
.sym 5565 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 5566 bf_stage1_2_6.twid_mult.w_mult_i[12]
.sym 5569 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 5572 bf_stage1_2_6.twid_mult.multiplier_I.p[9]
.sym 5574 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 5580 bf_stage1_2_6.twid_mult.multiplier_I.p[7]
.sym 5582 bf_stage1_2_6.twid_mult.multiplier_I.p[11]
.sym 5584 bf_stage1_2_6.twid_mult.multiplier_I.p[8]
.sym 5586 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 5590 bf_stage1_2_6.twid_mult.multiplier_I.p[12]
.sym 5601 bf_stage1_0_4.twid_mult.multiplier_I.t[11]
.sym 5602 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 5604 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5607 bf_stage1_0_4.twid_mult.multiplier_I.t[12]
.sym 5608 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5609 bf_stage1_0_4.twid_mult.multiplier_I.t[10]
.sym 5615 bf_stage2_4_6.w_neg_b_im[3]
.sym 5616 bf_stage2_4_6.w_neg_b_im[4]
.sym 5621 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5624 bf_stage1_0_4.twid_mult.multiplier_I.t[13]
.sym 5632 bf_stage1_0_4.twid_mult.multiplier_I.t[13]
.sym 5635 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5636 bf_stage2_4_6.w_neg_b_im[4]
.sym 5638 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 5641 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 5643 bf_stage2_4_6.w_neg_b_im[4]
.sym 5644 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5647 bf_stage1_0_4.twid_mult.multiplier_I.t[11]
.sym 5655 bf_stage1_0_4.twid_mult.multiplier_I.t[12]
.sym 5660 bf_stage1_0_4.twid_mult.multiplier_I.t[10]
.sym 5666 bf_stage2_4_6.w_neg_b_im[3]
.sym 5667 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5668 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5675 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_O_$glb_ce
.sym 5676 CLK$SB_IO_IN_$glb_clk
.sym 5677 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O_$glb_sr
.sym 5678 bf_stage1_2_6.twid_mult.w_mult_r[12]
.sym 5679 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5680 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5681 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 5682 bf_stage2_4_6.w_e_im[6]
.sym 5683 bf_stage2_4_6.w_e_im[5]
.sym 5684 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 5685 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 5705 bf_stage2_4_6.w_e_im[5]
.sym 5707 bf_stage1_0_4.twid_mult.multiplier_I.t[13]
.sym 5714 bf_stage1_2_6.twid_mult.multiplier_I.p[14]
.sym 5716 bf_stage1_2_6.twid_mult.multiplier_I.p[13]
.sym 5723 bf_stage1_2_6.twid_mult.multiplier_I.t[10]
.sym 5734 bf_stage2_4_6.w_neg_b_im[3]
.sym 5742 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 5747 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5749 bf_stage1_2_6.twid_mult.multiplier_I.p[11]
.sym 5756 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5758 bf_stage1_2_6.twid_mult.multiplier_I.p[10]
.sym 5783 bf_stage1_2_6.twid_mult.multiplier_I.p[10]
.sym 5795 bf_stage1_2_6.twid_mult.multiplier_I.p[11]
.sym 5800 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5802 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5803 bf_stage2_4_6.w_neg_b_im[3]
.sym 5810 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 5811 CLK$SB_IO_IN_$glb_clk
.sym 5813 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 5814 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 5815 bf_stage1_2_6.twid_mult.multiplier_I.p[9]
.sym 5816 bf_stage1_2_6.twid_mult.multiplier_I.p[10]
.sym 5817 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 5818 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 5819 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5820 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5825 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5828 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 5841 bf_stage2_4_6.w_e_im[6]
.sym 5842 bf_stage2_4_6.twid_mult.multiplier_R.count[2]
.sym 5845 bf_stage1_2_6.twid_mult.multiplier_I.t[10]
.sym 5849 bf_stage1_2_6.twid_mult.multiplier_I.t[9]
.sym 5857 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 5858 bf_stage1_2_6.twid_mult.multiplier_I.t[7]
.sym 5859 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 5868 bf_stage2_4_6.w_e_im[4]
.sym 5869 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5872 bf_stage2_4_6.w_e_im[3]
.sym 5876 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[2]
.sym 5877 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 5880 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 5882 bf_stage1_2_6.twid_mult.multiplier_I.t[10]
.sym 5885 bf_stage1_2_6.twid_mult.multiplier_I.p[10]
.sym 5886 bf_stage1_2_6.twid_mult.multiplier_I.t[9]
.sym 5888 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 5891 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 5892 bf_stage1_2_6.twid_mult.multiplier_I.p[9]
.sym 5896 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[6]
.sym 5897 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5899 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 5900 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[2]
.sym 5901 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 5902 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[6]
.sym 5913 bf_stage2_4_6.w_e_im[3]
.sym 5918 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5919 bf_stage1_2_6.twid_mult.multiplier_I.p[10]
.sym 5920 bf_stage1_2_6.twid_mult.multiplier_I.t[10]
.sym 5932 bf_stage2_4_6.w_e_im[4]
.sym 5936 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 5941 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5942 bf_stage1_2_6.twid_mult.multiplier_I.t[9]
.sym 5943 bf_stage1_2_6.twid_mult.multiplier_I.p[9]
.sym 5945 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 5946 CLK$SB_IO_IN_$glb_clk
.sym 5948 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[0]
.sym 5949 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[1]
.sym 5950 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 5951 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[10]
.sym 5952 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 5953 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[1]
.sym 5954 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[4]
.sym 5955 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[5]
.sym 5971 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 5972 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 5973 bf_stage1_2_6.twid_mult.multiplier_I.t[9]
.sym 5974 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 5976 bf_stage1_2_6.twid_mult.multiplier_I.t[8]
.sym 5978 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 5983 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 5992 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 6004 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6006 bf_stage1_2_6.twid_mult.multiplier_I.t[11]
.sym 6008 bf_stage1_2_6.twid_mult.multiplier_I.p[13]
.sym 6009 bf_stage1_2_6.twid_mult.multiplier_I.t[14]
.sym 6010 bf_stage1_2_6.twid_mult.multiplier_I.t[12]
.sym 6011 bf_stage1_2_6.twid_mult.multiplier_I.t[13]
.sym 6012 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6014 bf_stage1_2_6.twid_mult.multiplier_I.t[8]
.sym 6016 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6017 bf_stage1_2_6.twid_mult.multiplier_I.t[7]
.sym 6019 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 6021 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 6022 bf_stage1_2_6.twid_mult.multiplier_I.p[12]
.sym 6023 bf_stage1_2_6.twid_mult.multiplier_I.p[14]
.sym 6025 bf_stage1_2_6.twid_mult.multiplier_I.p[7]
.sym 6026 bf_stage1_2_6.twid_mult.multiplier_I.p[11]
.sym 6027 bf_stage1_2_6.twid_mult.multiplier_I.p[8]
.sym 6029 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6035 bf_stage1_2_6.twid_mult.multiplier_I.p[7]
.sym 6036 bf_stage1_2_6.twid_mult.multiplier_I.t[7]
.sym 6040 bf_stage1_2_6.twid_mult.multiplier_I.t[11]
.sym 6041 bf_stage1_2_6.twid_mult.multiplier_I.p[11]
.sym 6042 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6046 bf_stage1_2_6.twid_mult.multiplier_I.t[7]
.sym 6047 bf_stage1_2_6.twid_mult.multiplier_I.p[7]
.sym 6048 bf_stage1_2_6.twid_mult.multiplier_I.t[8]
.sym 6049 bf_stage1_2_6.twid_mult.multiplier_I.p[8]
.sym 6052 bf_stage1_2_6.twid_mult.multiplier_I.p[7]
.sym 6053 bf_stage1_2_6.twid_mult.multiplier_I.t[8]
.sym 6054 bf_stage1_2_6.twid_mult.multiplier_I.p[8]
.sym 6055 bf_stage1_2_6.twid_mult.multiplier_I.t[7]
.sym 6059 bf_stage1_2_6.twid_mult.multiplier_I.t[11]
.sym 6060 bf_stage1_2_6.twid_mult.multiplier_I.p[11]
.sym 6061 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6064 bf_stage1_2_6.twid_mult.multiplier_I.p[12]
.sym 6065 bf_stage1_2_6.twid_mult.multiplier_I.t[12]
.sym 6066 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6070 bf_stage1_2_6.twid_mult.multiplier_I.p[14]
.sym 6071 bf_stage1_2_6.twid_mult.multiplier_I.t[14]
.sym 6072 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6076 bf_stage1_2_6.twid_mult.multiplier_I.t[13]
.sym 6077 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6078 bf_stage1_2_6.twid_mult.multiplier_I.p[13]
.sym 6080 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 6081 CLK$SB_IO_IN_$glb_clk
.sym 6082 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 6084 bf_stage2_4_6.twid_mult.multiplier_R.count[1]
.sym 6085 bf_stage2_4_6.twid_mult.multiplier_R.count[2]
.sym 6086 bf_stage2_4_6.twid_mult.multiplier_R.count[3]
.sym 6087 bf_stage2_4_6.twid_mult.multiplier_R.count[4]
.sym 6088 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 6089 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I3[2]
.sym 6090 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 6103 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 6105 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 6107 $PACKER_GND_NET
.sym 6109 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 6110 PIN_1$SB_IO_OUT
.sym 6112 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 6115 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 6123 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 6137 bf_stage1_2_6.twid_mult.multiplier_I.t[12]
.sym 6138 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 6139 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6140 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 6146 bf_stage1_2_6.twid_mult.multiplier_I.t[8]
.sym 6148 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6149 bf_stage1_2_6.twid_mult.multiplier_I.p[12]
.sym 6151 bf_stage1_2_6.twid_mult.multiplier_I.p[13]
.sym 6154 bf_stage1_2_6.twid_mult.multiplier_I.t[13]
.sym 6156 bf_stage1_2_6.twid_mult.multiplier_I.t[10]
.sym 6158 bf_stage1_2_6.twid_mult.multiplier_I.t[9]
.sym 6165 bf_stage1_2_6.twid_mult.multiplier_I.t[11]
.sym 6169 bf_stage1_2_6.twid_mult.multiplier_I.t[13]
.sym 6176 bf_stage1_2_6.twid_mult.multiplier_I.t[11]
.sym 6182 bf_stage1_2_6.twid_mult.multiplier_I.t[12]
.sym 6187 bf_stage1_2_6.twid_mult.multiplier_I.t[12]
.sym 6189 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6190 bf_stage1_2_6.twid_mult.multiplier_I.p[12]
.sym 6193 bf_stage1_2_6.twid_mult.multiplier_I.t[9]
.sym 6202 bf_stage1_2_6.twid_mult.multiplier_I.t[10]
.sym 6208 bf_stage1_2_6.twid_mult.multiplier_I.t[8]
.sym 6211 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6212 bf_stage1_2_6.twid_mult.multiplier_I.t[13]
.sym 6214 bf_stage1_2_6.twid_mult.multiplier_I.p[13]
.sym 6215 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 6216 CLK$SB_IO_IN_$glb_clk
.sym 6217 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 6218 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6219 bf_stage1_2_6.twid_mult.multiplier_R.t[14]
.sym 6220 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6221 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6222 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6223 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6224 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6225 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 6243 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 6246 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 6253 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 6273 $PACKER_GND_NET
.sym 6275 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 6279 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 6282 bf_stage1_2_6.twid_mult.multiplier_R.state[0]
.sym 6283 bf_stage1_2_6.twid_mult.multiplier_I.t[7]
.sym 6294 PIN_1$SB_IO_OUT
.sym 6298 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 6304 bf_stage1_2_6.twid_mult.multiplier_R.state[0]
.sym 6307 PIN_1$SB_IO_OUT
.sym 6317 bf_stage1_2_6.twid_mult.multiplier_I.t[7]
.sym 6324 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 6328 $PACKER_GND_NET
.sym 6350 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 6351 CLK$SB_IO_IN_$glb_clk
.sym 6352 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 6353 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 6354 bf_stage1_2_6.twid_mult.multiplier_R.t[11]
.sym 6355 bf_stage1_2_6.twid_mult.multiplier_R.t[7]
.sym 6356 bf_stage1_2_6.twid_mult.multiplier_R.t[13]
.sym 6357 bf_stage1_2_6.twid_mult.multiplier_R.t[12]
.sym 6358 bf_stage1_2_6.twid_mult.multiplier_R.t[10]
.sym 6359 bf_stage1_2_6.twid_mult.multiplier_R.t[8]
.sym 6360 bf_stage1_2_6.twid_mult.multiplier_R.t[9]
.sym 6369 $PACKER_GND_NET
.sym 6370 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 6376 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 6377 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 6381 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 6391 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 6397 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 6398 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 6400 bf_stage1_2_6.twid_mult.multiplier_I.state[0]
.sym 6408 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 6416 PIN_1$SB_IO_OUT
.sym 6417 bf_stage1_2_6.twid_mult.multiplier_R.state[0]
.sym 6420 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 6428 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 6429 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 6437 bf_stage1_2_6.twid_mult.multiplier_I.state[0]
.sym 6439 bf_stage1_2_6.twid_mult.multiplier_R.state[0]
.sym 6442 PIN_1$SB_IO_OUT
.sym 6445 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 6446 bf_stage1_2_6.twid_mult.multiplier_R.state[0]
.sym 6454 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 6458 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 6463 bf_stage1_2_6.twid_mult.multiplier_I.state[0]
.sym 6464 PIN_1$SB_IO_OUT
.sym 6475 bf_stage1_2_6.twid_mult.multiplier_R.state[0]
.sym 6481 PIN_1$SB_IO_OUT
.sym 6483 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 6484 bf_stage1_2_6.twid_mult.multiplier_R.state[0]
.sym 6485 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 6486 CLK$SB_IO_IN_$glb_clk
.sym 6493 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 6506 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 6509 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 6518 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 6525 PIN_7$SB_IO_OUT
.sym 6531 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 6545 bf_stage1_2_6.twid_mult.multiplier_R.count[4]
.sym 6551 bf_stage1_2_6.twid_mult.multiplier_R.count[2]
.sym 6552 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 6556 bf_stage1_2_6.twid_mult.multiplier_R.count[0]
.sym 6558 bf_stage1_2_6.twid_mult.multiplier_R.count[1]
.sym 6560 bf_stage1_2_6.twid_mult.multiplier_R.count[3]
.sym 6562 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 6570 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 6573 $nextpnr_ICESTORM_LC_72$O
.sym 6576 bf_stage1_2_6.twid_mult.multiplier_R.count[0]
.sym 6579 bf_stage1_2_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 6582 bf_stage1_2_6.twid_mult.multiplier_R.count[1]
.sym 6583 bf_stage1_2_6.twid_mult.multiplier_R.count[0]
.sym 6585 bf_stage1_2_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 6587 bf_stage1_2_6.twid_mult.multiplier_R.count[2]
.sym 6589 bf_stage1_2_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 6591 bf_stage1_2_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 6594 bf_stage1_2_6.twid_mult.multiplier_R.count[3]
.sym 6595 bf_stage1_2_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 6600 bf_stage1_2_6.twid_mult.multiplier_R.count[4]
.sym 6601 bf_stage1_2_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 6604 bf_stage1_2_6.twid_mult.multiplier_R.count[3]
.sym 6605 bf_stage1_2_6.twid_mult.multiplier_R.count[4]
.sym 6606 bf_stage1_2_6.twid_mult.multiplier_R.count[2]
.sym 6610 bf_stage1_2_6.twid_mult.multiplier_R.count[0]
.sym 6611 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 6613 bf_stage1_2_6.twid_mult.multiplier_R.count[1]
.sym 6619 bf_stage1_2_6.twid_mult.multiplier_R.count[0]
.sym 6620 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 6621 CLK$SB_IO_IN_$glb_clk
.sym 6622 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 6638 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 6647 bf_stage2_4_6.twid_mult.multiplier_Z.count[1]
.sym 6678 bf_stage1_2_6.twid_mult.multiplier_I.count[2]
.sym 6679 bf_stage1_2_6.twid_mult.multiplier_I.count[3]
.sym 6681 bf_stage1_2_6.twid_mult.multiplier_I.state[0]
.sym 6689 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 6690 bf_stage1_2_6.twid_mult.multiplier_I.count[0]
.sym 6703 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 6704 bf_stage1_2_6.twid_mult.multiplier_I.count[4]
.sym 6705 bf_stage1_2_6.twid_mult.multiplier_I.count[1]
.sym 6708 $nextpnr_ICESTORM_LC_8$O
.sym 6710 bf_stage1_2_6.twid_mult.multiplier_I.count[0]
.sym 6714 bf_stage1_2_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 6716 bf_stage1_2_6.twid_mult.multiplier_I.count[1]
.sym 6720 bf_stage1_2_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 6723 bf_stage1_2_6.twid_mult.multiplier_I.count[2]
.sym 6724 bf_stage1_2_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 6726 bf_stage1_2_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 6729 bf_stage1_2_6.twid_mult.multiplier_I.count[3]
.sym 6730 bf_stage1_2_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 6734 bf_stage1_2_6.twid_mult.multiplier_I.count[4]
.sym 6736 bf_stage1_2_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 6739 bf_stage1_2_6.twid_mult.multiplier_I.count[0]
.sym 6742 bf_stage1_2_6.twid_mult.multiplier_I.count[1]
.sym 6748 bf_stage1_2_6.twid_mult.multiplier_I.count[0]
.sym 6751 bf_stage1_2_6.twid_mult.multiplier_I.state[0]
.sym 6755 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 6756 CLK$SB_IO_IN_$glb_clk
.sym 6757 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 6760 bf_stage2_4_6.twid_mult.multiplier_Z.count[2]
.sym 6761 bf_stage2_4_6.twid_mult.multiplier_Z.count[3]
.sym 6762 bf_stage2_4_6.twid_mult.multiplier_Z.count[4]
.sym 6763 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[3]
.sym 6765 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 6788 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 6792 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 6813 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 6814 bf_stage1_2_6.twid_mult.multiplier_I.count[3]
.sym 6817 bf_stage1_2_6.twid_mult.multiplier_I.count[0]
.sym 6818 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 6819 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I0[0]
.sym 6821 bf_stage1_2_6.twid_mult.multiplier_I.count[2]
.sym 6823 bf_stage1_2_6.twid_mult.multiplier_I.count[4]
.sym 6824 bf_stage1_2_6.twid_mult.multiplier_I.count[1]
.sym 6825 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_I1[0]
.sym 6831 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 6832 bf_stage1_2_6.twid_mult.multiplier_I.state[0]
.sym 6833 PIN_1$SB_IO_OUT
.sym 6837 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I0[1]
.sym 6840 bf_stage1_2_6.twid_mult.multiplier_I.state[0]
.sym 6844 bf_stage1_2_6.twid_mult.multiplier_I.count[1]
.sym 6846 bf_stage1_2_6.twid_mult.multiplier_I.count[0]
.sym 6847 bf_stage1_2_6.twid_mult.multiplier_I.count[2]
.sym 6850 bf_stage1_2_6.twid_mult.multiplier_I.state[0]
.sym 6851 PIN_1$SB_IO_OUT
.sym 6853 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 6857 bf_stage1_2_6.twid_mult.multiplier_I.count[4]
.sym 6859 bf_stage1_2_6.twid_mult.multiplier_I.count[3]
.sym 6862 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I0[0]
.sym 6863 bf_stage1_2_6.twid_mult.multiplier_I.state[0]
.sym 6864 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I0[1]
.sym 6865 PIN_1$SB_IO_OUT
.sym 6869 bf_stage1_2_6.twid_mult.multiplier_I.count[4]
.sym 6870 bf_stage1_2_6.twid_mult.multiplier_I.state[0]
.sym 6871 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_I1[0]
.sym 6876 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 6880 bf_stage1_2_6.twid_mult.multiplier_I.count[1]
.sym 6881 bf_stage1_2_6.twid_mult.multiplier_I.count[2]
.sym 6882 bf_stage1_2_6.twid_mult.multiplier_I.count[0]
.sym 6883 bf_stage1_2_6.twid_mult.multiplier_I.count[3]
.sym 6890 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 6891 CLK$SB_IO_IN_$glb_clk
.sym 6893 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6894 bf_stage1_5_7.twid_mult.multiplier_I.p[13]
.sym 6895 bf_stage1_5_7.twid_mult.multiplier_I.p[8]
.sym 6897 bf_stage1_5_7.twid_mult.multiplier_I.p[7]
.sym 6898 bf_stage1_5_7.twid_mult.multiplier_I.p[10]
.sym 6899 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6900 bf_stage1_5_7.twid_mult.multiplier_I.p[9]
.sym 6905 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 6909 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 6910 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 6916 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 6932 adc_spi.r_case_SB_LUT4_I2_O[1]
.sym 6951 PIN_7_SB_LUT4_O_I3
.sym 6982 PIN_7_SB_LUT4_O_I3
.sym 7037 bf_stage1_5_7.twid_mult.multiplier_I.p[10]
.sym 7041 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 7045 bf_stage1_5_7.twid_mult.multiplier_I.p[9]
.sym 7049 bf_stage1_5_7.twid_mult.multiplier_I.p[13]
.sym 7051 bf_stage1_5_7.twid_mult.multiplier_I.p[8]
.sym 7053 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 7056 adc_spi.r_case_SB_LUT4_I3_O[1]
.sym 7062 PIN_1$SB_IO_OUT
.sym 7083 adc_spi.count[2]
.sym 7084 adc_spi.count[3]
.sym 7085 adc_spi.count[4]
.sym 7086 adc_spi.count[5]
.sym 7087 adc_spi.count[6]
.sym 7088 adc_spi.count[7]
.sym 7089 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 7091 adc_spi.count[2]
.sym 7099 adc_spi.r_case_SB_LUT4_I2_O[1]
.sym 7114 adc_spi.count[4]
.sym 7122 adc_spi.count[3]
.sym 7126 adc_spi.count[2]
.sym 7134 adc_spi.count[7]
.sym 7138 adc_spi.count[6]
.sym 7139 adc_spi.count[7]
.sym 7140 adc_spi.count[4]
.sym 7141 adc_spi.count[2]
.sym 7144 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 7153 adc_spi.count[5]
.sym 7157 adc_spi.count[6]
.sym 7160 adc_spi.r_case_SB_LUT4_I2_O[1]
.sym 7161 CLK$SB_IO_IN_$glb_clk
.sym 7163 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1[7]
.sym 7164 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 7165 adc_spi.SCLK_SB_DFFESS_D_E
.sym 7166 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1[0]
.sym 7167 adc_spi.SCLK_SB_LUT4_O_I3
.sym 7168 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 7169 PIN_2$SB_IO_OUT
.sym 7170 adc_spi.SCLK_SB_DFFESS_D_E
.sym 7192 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 7198 bf_stage2_4_6.twid_mult.multiplier_Z.count[1]
.sym 7217 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7219 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 7220 adc_spi.r_case_SB_LUT4_I3_O[1]
.sym 7226 adc_spi.count[2]
.sym 7230 adc_spi.count[6]
.sym 7234 adc_spi.r_case_SB_LUT4_I2_O[1]
.sym 7237 adc_spi.count[5]
.sym 7239 adc_spi.count[7]
.sym 7243 adc_spi.count[3]
.sym 7244 adc_spi.count[4]
.sym 7248 $nextpnr_ICESTORM_LC_5$O
.sym 7250 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7254 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 7257 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 7260 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 7262 adc_spi.count[2]
.sym 7264 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 7266 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 7268 adc_spi.count[3]
.sym 7270 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 7272 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 7274 adc_spi.count[4]
.sym 7276 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 7278 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 7281 adc_spi.count[5]
.sym 7282 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 7284 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 7286 adc_spi.count[6]
.sym 7288 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 7290 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 7293 adc_spi.count[7]
.sym 7294 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 7295 adc_spi.r_case_SB_LUT4_I2_O[1]
.sym 7296 CLK$SB_IO_IN_$glb_clk
.sym 7297 adc_spi.r_case_SB_LUT4_I3_O[1]
.sym 7298 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 7300 adc_spi.r_case_SB_LUT4_I2_O[1]
.sym 7301 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 7316 adc_spi.r_case_SB_LUT4_I3_O[1]
.sym 7324 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 7328 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 7330 PIN_2$SB_IO_OUT
.sym 7344 adc_spi.r_case_SB_LUT4_I3_O[1]
.sym 7346 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 7353 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 7356 adc_spi.count[5]
.sym 7362 adc_spi.count[3]
.sym 7364 adc_spi.r_case_SB_LUT4_I3_O[1]
.sym 7367 adc_spi.count[8]
.sym 7368 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7369 adc_spi.r_case_SB_LUT4_I2_O[1]
.sym 7370 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 7375 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 7376 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 7384 adc_spi.count[8]
.sym 7387 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 7392 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7396 adc_spi.count[8]
.sym 7398 adc_spi.count[3]
.sym 7399 adc_spi.count[5]
.sym 7402 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7404 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 7414 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 7415 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 7416 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 7417 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 7426 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 7430 adc_spi.r_case_SB_LUT4_I2_O[1]
.sym 7431 CLK$SB_IO_IN_$glb_clk
.sym 7432 adc_spi.r_case_SB_LUT4_I3_O[1]
.sym 7438 bf_stage2_4_6.twid_mult.multiplier_Z.count[1]
.sym 7440 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 7456 adc_spi.r_case_SB_LUT4_I2_O[1]
.sym 7866 PIN_2$SB_IO_OUT
.sym 8223 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8226 bf_stage1_0_4.twid_mult.multiplier_R.t[3]
.sym 8228 bf_stage1_0_4.twid_mult.multiplier_R.t[4]
.sym 8231 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8233 bf_stage1_2_6.twid_mult.multiplier_Z.t[1]
.sym 8238 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8264 bf_stage1_2_6.twid_mult.multiplier_Z.count[1]
.sym 8274 bf_stage1_2_6.twid_mult.multiplier_Z.count[3]
.sym 8278 bf_stage1_2_6.twid_mult.multiplier_Z.count[0]
.sym 8281 bf_stage1_2_6.twid_mult.multiplier_Z.count[2]
.sym 8289 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8290 bf_stage1_2_6.twid_mult.multiplier_Z.t[0]
.sym 8291 bf_stage1_2_6.twid_mult.multiplier_Z.count[4]
.sym 8295 $nextpnr_ICESTORM_LC_37$O
.sym 8298 bf_stage1_2_6.twid_mult.multiplier_Z.count[0]
.sym 8301 bf_stage1_2_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8304 bf_stage1_2_6.twid_mult.multiplier_Z.count[1]
.sym 8305 bf_stage1_2_6.twid_mult.multiplier_Z.count[0]
.sym 8307 bf_stage1_2_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8310 bf_stage1_2_6.twid_mult.multiplier_Z.count[2]
.sym 8311 bf_stage1_2_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8313 bf_stage1_2_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8315 bf_stage1_2_6.twid_mult.multiplier_Z.count[3]
.sym 8317 bf_stage1_2_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8321 bf_stage1_2_6.twid_mult.multiplier_Z.count[4]
.sym 8323 bf_stage1_2_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8326 bf_stage1_2_6.twid_mult.multiplier_Z.count[4]
.sym 8327 bf_stage1_2_6.twid_mult.multiplier_Z.count[0]
.sym 8328 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8332 bf_stage1_2_6.twid_mult.multiplier_Z.t[0]
.sym 8339 bf_stage1_2_6.twid_mult.multiplier_Z.count[0]
.sym 8342 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_$glb_ce
.sym 8343 CLK$SB_IO_IN_$glb_clk
.sym 8344 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O_$glb_sr
.sym 8349 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8350 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8351 bf_stage1_0_4.twid_mult.multiplier_R.t[5]
.sym 8352 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8353 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8354 bf_stage1_0_4.twid_mult.multiplier_R.t[1]
.sym 8355 bf_stage1_0_4.twid_mult.multiplier_R.t[2]
.sym 8356 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8384 bf_stage1_2_6.twid_mult.multiplier_Z.t[0]
.sym 8390 bf_stage1_0_4.twid_mult.multiplier_R.p[6]
.sym 8391 bf_stage1_0_4.twid_mult.multiplier_I.t[5]
.sym 8392 bf_stage1_0_4.twid_mult.multiplier_R.p[4]
.sym 8394 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 8405 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 8413 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8415 bf_stage1_2_6.twid_mult.multiplier_Z.t[4]
.sym 8428 bf_stage1_0_4.twid_mult.multiplier_R.t[6]
.sym 8430 bf_stage1_0_4.twid_mult.multiplier_R.p[5]
.sym 8431 bf_stage1_0_4.twid_mult.multiplier_R.t[3]
.sym 8433 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 8436 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8437 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 8439 bf_stage1_0_4.twid_mult.multiplier_R.p[2]
.sym 8441 bf_stage1_0_4.twid_mult.multiplier_R.t[4]
.sym 8442 bf_stage1_0_4.twid_mult.multiplier_R.p[0]
.sym 8443 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8445 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8446 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8447 bf_stage1_0_4.twid_mult.multiplier_R.t[1]
.sym 8448 bf_stage1_0_4.twid_mult.multiplier_R.p[6]
.sym 8449 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8451 bf_stage1_0_4.twid_mult.multiplier_R.p[1]
.sym 8452 bf_stage1_0_4.twid_mult.multiplier_R.t[5]
.sym 8453 bf_stage1_0_4.twid_mult.multiplier_R.p[3]
.sym 8456 bf_stage1_0_4.twid_mult.multiplier_R.t[2]
.sym 8457 bf_stage1_0_4.twid_mult.multiplier_R.p[4]
.sym 8461 bf_stage1_0_4.twid_mult.multiplier_R.p[0]
.sym 8462 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 8465 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 8466 bf_stage1_0_4.twid_mult.multiplier_R.p[1]
.sym 8467 bf_stage1_0_4.twid_mult.multiplier_R.t[1]
.sym 8468 bf_stage1_0_4.twid_mult.multiplier_R.p[0]
.sym 8471 bf_stage1_0_4.twid_mult.multiplier_R.p[0]
.sym 8472 bf_stage1_0_4.twid_mult.multiplier_R.t[1]
.sym 8473 bf_stage1_0_4.twid_mult.multiplier_R.p[1]
.sym 8474 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 8477 bf_stage1_0_4.twid_mult.multiplier_R.t[3]
.sym 8478 bf_stage1_0_4.twid_mult.multiplier_R.p[3]
.sym 8479 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8483 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8485 bf_stage1_0_4.twid_mult.multiplier_R.p[5]
.sym 8486 bf_stage1_0_4.twid_mult.multiplier_R.t[5]
.sym 8489 bf_stage1_0_4.twid_mult.multiplier_R.t[2]
.sym 8490 bf_stage1_0_4.twid_mult.multiplier_R.p[2]
.sym 8491 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8495 bf_stage1_0_4.twid_mult.multiplier_R.p[6]
.sym 8496 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8497 bf_stage1_0_4.twid_mult.multiplier_R.t[6]
.sym 8502 bf_stage1_0_4.twid_mult.multiplier_R.t[4]
.sym 8503 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8504 bf_stage1_0_4.twid_mult.multiplier_R.p[4]
.sym 8505 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 8506 CLK$SB_IO_IN_$glb_clk
.sym 8507 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 8508 bf_stage1_2_6.twid_mult.multiplier_Z.p[3]
.sym 8509 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8510 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8511 bf_stage1_2_6.twid_mult.multiplier_Z.p[11]
.sym 8512 bf_stage1_2_6.twid_mult.multiplier_Z.p[2]
.sym 8513 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8514 bf_stage1_2_6.twid_mult.multiplier_Z.p[4]
.sym 8515 bf_stage1_2_6.twid_mult.multiplier_Z.p[6]
.sym 8524 bf_stage1_0_4.twid_mult.multiplier_R.t[6]
.sym 8537 bf_stage1_2_6.twid_mult.multiplier_Z.p[4]
.sym 8540 bf_stage1_0_4.twid_mult.multiplier_I.t[5]
.sym 8549 bf_stage1_0_4.twid_mult.multiplier_I.t[5]
.sym 8551 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8558 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 8565 bf_stage1_0_4.twid_mult.multiplier_I.t[4]
.sym 8579 PIN_1$SB_IO_OUT
.sym 8582 bf_stage1_0_4.twid_mult.multiplier_I.t[4]
.sym 8613 bf_stage1_0_4.twid_mult.multiplier_I.t[5]
.sym 8624 PIN_1$SB_IO_OUT
.sym 8625 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8627 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 8628 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_O_$glb_ce
.sym 8629 CLK$SB_IO_IN_$glb_clk
.sym 8630 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O_$glb_sr
.sym 8631 bf_stage1_0_4.twid_mult.multiplier_R.p[11]
.sym 8632 bf_stage1_0_4.twid_mult.multiplier_R.p[7]
.sym 8633 bf_stage1_0_4.twid_mult.multiplier_R.p[13]
.sym 8634 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8635 bf_stage1_0_4.twid_mult.multiplier_R.p[9]
.sym 8636 bf_stage1_0_4.twid_mult.multiplier_R.p[10]
.sym 8637 bf_stage1_0_4.twid_mult.multiplier_R.p[8]
.sym 8638 bf_stage1_0_4.twid_mult.multiplier_R.p[12]
.sym 8641 PIN_1$SB_IO_OUT
.sym 8647 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 8650 bf_stage1_2_6.twid_mult.multiplier_Z.p[3]
.sym 8652 bf_stage1_2_6.twid_mult.multiplier_Z.t[11]
.sym 8654 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 8655 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8656 bf_stage1_0_4.twid_mult.multiplier_I.t[8]
.sym 8657 bf_stage1_2_6.twid_mult.multiplier_Z.p[11]
.sym 8662 bf_stage1_0_4.twid_mult.multiplier_I.t[6]
.sym 8663 bf_stage1_0_4.twid_mult.multiplier_R.t[14]
.sym 8672 bf_stage1_2_6.twid_mult.multiplier_Z.t[6]
.sym 8675 bf_stage1_2_6.twid_mult.multiplier_Z.p[11]
.sym 8676 bf_stage1_2_6.twid_mult.multiplier_Z.t[5]
.sym 8677 bf_stage1_0_4.twid_mult.multiplier_R.t[12]
.sym 8678 bf_stage1_2_6.twid_mult.multiplier_Z.t[4]
.sym 8679 bf_stage1_2_6.twid_mult.multiplier_Z.p[6]
.sym 8683 bf_stage1_2_6.twid_mult.multiplier_Z.t[11]
.sym 8685 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8686 bf_stage1_2_6.twid_mult.multiplier_Z.p[4]
.sym 8687 bf_stage1_0_4.twid_mult.multiplier_R.t[11]
.sym 8688 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8691 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8693 bf_stage1_2_6.twid_mult.multiplier_Z.p[5]
.sym 8698 bf_stage1_0_4.twid_mult.multiplier_R.p[13]
.sym 8699 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8702 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8703 bf_stage1_0_4.twid_mult.multiplier_R.t[13]
.sym 8705 bf_stage1_0_4.twid_mult.multiplier_R.t[13]
.sym 8712 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8713 bf_stage1_2_6.twid_mult.multiplier_Z.p[11]
.sym 8714 bf_stage1_2_6.twid_mult.multiplier_Z.t[11]
.sym 8717 bf_stage1_2_6.twid_mult.multiplier_Z.t[6]
.sym 8718 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8720 bf_stage1_2_6.twid_mult.multiplier_Z.p[6]
.sym 8723 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8725 bf_stage1_2_6.twid_mult.multiplier_Z.p[5]
.sym 8726 bf_stage1_2_6.twid_mult.multiplier_Z.t[5]
.sym 8729 bf_stage1_0_4.twid_mult.multiplier_R.t[13]
.sym 8731 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8732 bf_stage1_0_4.twid_mult.multiplier_R.p[13]
.sym 8738 bf_stage1_0_4.twid_mult.multiplier_R.t[11]
.sym 8741 bf_stage1_2_6.twid_mult.multiplier_Z.t[4]
.sym 8742 bf_stage1_2_6.twid_mult.multiplier_Z.p[4]
.sym 8743 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8747 bf_stage1_0_4.twid_mult.multiplier_R.t[12]
.sym 8751 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O_$glb_ce
.sym 8752 CLK$SB_IO_IN_$glb_clk
.sym 8753 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 8754 bf_stage1_0_4.twid_mult.multiplier_I.p[4]
.sym 8755 bf_stage1_0_4.twid_mult.multiplier_I.p[5]
.sym 8756 bf_stage1_0_4.twid_mult.multiplier_I.p[2]
.sym 8757 bf_stage1_0_4.twid_mult.multiplier_I.p[6]
.sym 8758 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8759 bf_stage1_0_4.twid_mult.multiplier_I.p[3]
.sym 8760 bf_stage1_0_4.twid_mult.multiplier_I.p[7]
.sym 8761 bf_stage1_0_4.twid_mult.multiplier_I.p[1]
.sym 8766 bf_stage1_2_6.twid_mult.multiplier_Z.t[0]
.sym 8767 bf_stage1_0_4.twid_mult.multiplier_R.p[8]
.sym 8768 bf_stage1_2_6.twid_mult.multiplier_Z.t[12]
.sym 8771 bf_stage1_0_4.twid_mult.multiplier_R.p[12]
.sym 8773 bf_stage1_0_4.twid_mult.multiplier_R.p[11]
.sym 8780 bf_stage1_0_4.twid_mult.multiplier_R.p[6]
.sym 8781 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 8782 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8783 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 8785 bf_stage1_0_4.twid_mult.multiplier_R.p[14]
.sym 8786 bf_stage1_0_4.twid_mult.multiplier_I.t[5]
.sym 8789 bf_stage1_0_4.twid_mult.multiplier_R.p[4]
.sym 8797 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8798 bf_stage1_0_4.twid_mult.multiplier_I.t[2]
.sym 8799 bf_stage1_0_4.twid_mult.multiplier_I.t[7]
.sym 8800 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 8804 bf_stage1_0_4.twid_mult.multiplier_I.t[1]
.sym 8813 bf_stage1_0_4.twid_mult.multiplier_I.p[2]
.sym 8815 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8816 bf_stage1_0_4.twid_mult.multiplier_I.p[3]
.sym 8822 bf_stage1_0_4.twid_mult.multiplier_I.t[6]
.sym 8826 bf_stage1_0_4.twid_mult.multiplier_I.t[3]
.sym 8828 bf_stage1_0_4.twid_mult.multiplier_I.t[3]
.sym 8836 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 8840 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8842 bf_stage1_0_4.twid_mult.multiplier_I.p[2]
.sym 8843 bf_stage1_0_4.twid_mult.multiplier_I.t[2]
.sym 8849 bf_stage1_0_4.twid_mult.multiplier_I.t[1]
.sym 8854 bf_stage1_0_4.twid_mult.multiplier_I.t[6]
.sym 8859 bf_stage1_0_4.twid_mult.multiplier_I.t[3]
.sym 8860 bf_stage1_0_4.twid_mult.multiplier_I.p[3]
.sym 8861 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8864 bf_stage1_0_4.twid_mult.multiplier_I.t[7]
.sym 8870 bf_stage1_0_4.twid_mult.multiplier_I.t[2]
.sym 8874 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_O_$glb_ce
.sym 8875 CLK$SB_IO_IN_$glb_clk
.sym 8876 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O_$glb_sr
.sym 8877 bf_stage1_0_4.twid_mult.multiplier_Z.p[4]
.sym 8878 bf_stage1_0_4.twid_mult.multiplier_Z.p[13]
.sym 8879 bf_stage1_0_4.twid_mult.multiplier_Z.p[6]
.sym 8880 bf_stage1_0_4.twid_mult.multiplier_Z.p[7]
.sym 8881 bf_stage1_0_4.twid_mult.multiplier_Z.p[5]
.sym 8882 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8883 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8884 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8889 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8893 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 8895 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 8901 bf_stage1_2_6.twid_mult.w_mult_z[14]
.sym 8903 bf_stage1_0_4.twid_mult.multiplier_I.p[6]
.sym 8907 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 8908 bf_stage1_0_4.twid_mult.multiplier_I.p[0]
.sym 8911 bf_stage1_2_6.twid_mult.multiplier_Z.t[14]
.sym 8918 bf_stage1_0_4.twid_mult.multiplier_I.p[4]
.sym 8919 bf_stage1_0_4.twid_mult.multiplier_R.p[14]
.sym 8920 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 8923 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8926 bf_stage1_0_4.twid_mult.multiplier_I.t[4]
.sym 8927 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8932 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 8934 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 8935 bf_stage1_0_4.twid_mult.multiplier_R.t[14]
.sym 8936 PIN_1$SB_IO_OUT
.sym 8943 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8953 PIN_1$SB_IO_OUT
.sym 8954 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 8957 bf_stage1_0_4.twid_mult.multiplier_R.p[14]
.sym 8958 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8959 bf_stage1_0_4.twid_mult.multiplier_R.t[14]
.sym 8965 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 8969 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 8970 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 8975 bf_stage1_0_4.twid_mult.multiplier_I.p[4]
.sym 8976 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8978 bf_stage1_0_4.twid_mult.multiplier_I.t[4]
.sym 8996 PIN_1$SB_IO_OUT
.sym 8997 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 8998 CLK$SB_IO_IN_$glb_clk
.sym 8999 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 9000 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9001 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 9002 bf_stage1_0_4.twid_mult.w_mult_i[4]
.sym 9003 bf_stage1_0_4.twid_mult.w_mult_i[5]
.sym 9004 bf_stage1_0_4.twid_mult.w_mult_i[6]
.sym 9005 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 9006 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 9012 bf_stage1_0_4.twid_mult.multiplier_Z.t[6]
.sym 9014 bf_stage1_0_4.twid_mult.multiplier_Z.t[7]
.sym 9017 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFESR_Q_E
.sym 9022 bf_stage1_0_4.twid_mult.multiplier_Z.t[13]
.sym 9026 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 9028 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 9029 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 9030 bf_stage1_2_6.twid_mult.multiplier_Z.p[4]
.sym 9033 bf_stage1_0_4.twid_mult.multiplier_Z.t[5]
.sym 9034 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 9041 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9043 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 9044 bf_stage1_2_6.twid_mult.multiplier_Z.t[0]
.sym 9045 bf_stage1_2_6.twid_mult.multiplier_Z.p[14]
.sym 9048 bf_stage1_2_6.twid_mult.multiplier_Z.t[12]
.sym 9053 bf_stage1_2_6.twid_mult.multiplier_Z.t[13]
.sym 9056 bf_stage1_2_6.twid_mult.multiplier_Z.p[13]
.sym 9057 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9062 bf_stage1_2_6.twid_mult.multiplier_Z.p[12]
.sym 9063 bf_stage1_2_6.twid_mult.multiplier_Z.p[0]
.sym 9065 bf_stage1_2_6.twid_mult.multiplier_Z.t[1]
.sym 9066 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9068 bf_stage1_2_6.twid_mult.multiplier_Z.p[1]
.sym 9071 bf_stage1_2_6.twid_mult.multiplier_Z.t[14]
.sym 9075 bf_stage1_2_6.twid_mult.multiplier_Z.p[12]
.sym 9076 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9077 bf_stage1_2_6.twid_mult.multiplier_Z.t[12]
.sym 9080 bf_stage1_2_6.twid_mult.multiplier_Z.t[13]
.sym 9081 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9083 bf_stage1_2_6.twid_mult.multiplier_Z.p[13]
.sym 9086 bf_stage1_2_6.twid_mult.multiplier_Z.p[1]
.sym 9087 bf_stage1_2_6.twid_mult.multiplier_Z.t[0]
.sym 9088 bf_stage1_2_6.twid_mult.multiplier_Z.p[0]
.sym 9089 bf_stage1_2_6.twid_mult.multiplier_Z.t[1]
.sym 9092 bf_stage1_2_6.twid_mult.multiplier_Z.t[1]
.sym 9093 bf_stage1_2_6.twid_mult.multiplier_Z.p[0]
.sym 9094 bf_stage1_2_6.twid_mult.multiplier_Z.t[0]
.sym 9095 bf_stage1_2_6.twid_mult.multiplier_Z.p[1]
.sym 9098 bf_stage1_2_6.twid_mult.multiplier_Z.p[14]
.sym 9099 bf_stage1_2_6.twid_mult.multiplier_Z.t[14]
.sym 9100 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9104 bf_stage1_2_6.twid_mult.multiplier_Z.p[12]
.sym 9105 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9106 bf_stage1_2_6.twid_mult.multiplier_Z.t[12]
.sym 9111 bf_stage1_2_6.twid_mult.multiplier_Z.t[0]
.sym 9112 bf_stage1_2_6.twid_mult.multiplier_Z.p[0]
.sym 9116 bf_stage1_2_6.twid_mult.multiplier_Z.t[13]
.sym 9117 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9119 bf_stage1_2_6.twid_mult.multiplier_Z.p[13]
.sym 9120 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 9121 CLK$SB_IO_IN_$glb_clk
.sym 9122 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O_$glb_sr
.sym 9123 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 9124 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 9125 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 9126 bf_stage1_0_4.twid_mult.multiplier_I.p[0]
.sym 9128 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 9129 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9130 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 9133 $PACKER_GND_NET
.sym 9136 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 9139 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 9144 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 9149 bf_stage1_0_4.twid_mult.multiplier_I.t[8]
.sym 9154 bf_stage1_2_6.twid_mult.multiplier_Z.p[11]
.sym 9155 bf_stage1_0_4.twid_mult.w_mult_z[14]
.sym 9168 bf_stage1_2_6.twid_mult.multiplier_Z.p[14]
.sym 9172 bf_stage1_2_6.twid_mult.multiplier_Z.p[10]
.sym 9176 bf_stage1_2_6.twid_mult.multiplier_Z.p[9]
.sym 9177 bf_stage1_2_6.twid_mult.multiplier_Z.p[12]
.sym 9179 bf_stage1_2_6.twid_mult.multiplier_Z.p[13]
.sym 9181 bf_stage1_2_6.twid_mult.w_mult_z[4]
.sym 9182 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9190 bf_stage1_2_6.twid_mult.multiplier_Z.p[4]
.sym 9197 bf_stage1_2_6.twid_mult.multiplier_Z.p[14]
.sym 9203 bf_stage1_2_6.twid_mult.multiplier_Z.p[4]
.sym 9210 bf_stage1_2_6.twid_mult.multiplier_Z.p[10]
.sym 9218 bf_stage1_2_6.twid_mult.multiplier_Z.p[13]
.sym 9222 bf_stage1_2_6.twid_mult.w_mult_z[4]
.sym 9236 bf_stage1_2_6.twid_mult.multiplier_Z.p[9]
.sym 9242 bf_stage1_2_6.twid_mult.multiplier_Z.p[12]
.sym 9243 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9244 CLK$SB_IO_IN_$glb_clk
.sym 9247 bf_stage1_0_4.twid_mult.w_neg_z[5]
.sym 9248 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 9250 bf_stage1_0_4.twid_mult.w_neg_z[7]
.sym 9251 bf_stage1_0_4.twid_mult.w_neg_z[8]
.sym 9252 bf_stage1_0_4.twid_mult.w_neg_z[9]
.sym 9253 bf_stage1_0_4.twid_mult.w_neg_z[10]
.sym 9266 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 9270 bf_stage1_2_6.twid_mult.multiplier_R.p[7]
.sym 9271 bf_stage1_2_6.twid_mult.multiplier_R.p[9]
.sym 9272 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 9273 bf_stage1_2_6.twid_mult.w_mult_z[13]
.sym 9276 bf_stage1_2_6.twid_mult.multiplier_R.p[14]
.sym 9277 bf_stage1_0_4.twid_mult.multiplier_I.t[9]
.sym 9278 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 9279 bf_stage1_2_6.twid_mult.multiplier_R.p[13]
.sym 9280 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 9281 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 9289 bf_stage1_2_6.twid_mult.w_mult_z[10]
.sym 9290 bf_stage1_2_6.twid_mult.w_mult_r[8]
.sym 9295 bf_stage1_2_6.twid_mult.w_mult_r[9]
.sym 9296 bf_stage1_2_6.twid_mult.w_mult_r[7]
.sym 9298 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9301 bf_stage1_2_6.twid_mult.w_mult_z[9]
.sym 9305 bf_stage1_2_6.twid_mult.w_mult_z[7]
.sym 9310 bf_stage1_2_6.twid_mult.w_mult_z[8]
.sym 9312 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 9313 bf_stage1_2_6.twid_mult.w_mult_z[7]
.sym 9314 bf_stage1_2_6.twid_mult.multiplier_Z.p[11]
.sym 9320 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 9321 bf_stage1_2_6.twid_mult.w_mult_r[9]
.sym 9323 bf_stage1_2_6.twid_mult.w_mult_z[9]
.sym 9326 bf_stage1_2_6.twid_mult.w_mult_z[8]
.sym 9327 bf_stage1_2_6.twid_mult.w_mult_r[7]
.sym 9328 bf_stage1_2_6.twid_mult.w_mult_r[8]
.sym 9329 bf_stage1_2_6.twid_mult.w_mult_z[7]
.sym 9334 bf_stage1_2_6.twid_mult.w_mult_r[7]
.sym 9335 bf_stage1_2_6.twid_mult.w_mult_z[7]
.sym 9338 bf_stage1_2_6.twid_mult.w_mult_r[8]
.sym 9339 bf_stage1_2_6.twid_mult.w_mult_z[7]
.sym 9340 bf_stage1_2_6.twid_mult.w_mult_z[8]
.sym 9341 bf_stage1_2_6.twid_mult.w_mult_r[7]
.sym 9346 bf_stage1_2_6.twid_mult.w_mult_z[10]
.sym 9350 bf_stage1_2_6.twid_mult.w_mult_z[9]
.sym 9352 bf_stage1_2_6.twid_mult.w_mult_r[9]
.sym 9353 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 9356 bf_stage1_2_6.twid_mult.multiplier_Z.p[11]
.sym 9362 bf_stage1_2_6.twid_mult.w_mult_z[9]
.sym 9366 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9367 CLK$SB_IO_IN_$glb_clk
.sym 9369 bf_stage1_0_4.twid_mult.w_neg_z[11]
.sym 9370 bf_stage1_0_4.twid_mult.w_neg_z[12]
.sym 9371 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 9372 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 9373 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 9374 bf_stage1_0_4.twid_mult.multiplier_I.p[8]
.sym 9375 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9376 bf_stage1_0_4.twid_mult.multiplier_I.p[9]
.sym 9383 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 9386 bf_stage1_0_4.twid_mult.w_neg_z[10]
.sym 9387 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 9393 bf_stage1_2_6.twid_mult.w_mult_z[14]
.sym 9396 bf_stage1_2_6.twid_mult.multiplier_R.p[10]
.sym 9397 bf_stage1_0_4.twid_mult.w_neg_z[7]
.sym 9398 bf_stage1_2_6.twid_mult.multiplier_R.p[8]
.sym 9399 bf_stage1_0_4.twid_mult.w_neg_z[8]
.sym 9402 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 9403 bf_stage1_0_4.twid_mult.w_neg_z[10]
.sym 9410 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9414 bf_stage1_2_6.twid_mult.multiplier_R.p[8]
.sym 9416 bf_stage1_2_6.twid_mult.w_mult_z[11]
.sym 9419 bf_stage1_2_6.twid_mult.w_mult_r[10]
.sym 9422 bf_stage1_2_6.twid_mult.w_mult_z[10]
.sym 9424 bf_stage1_2_6.twid_mult.w_mult_z[12]
.sym 9430 bf_stage1_2_6.twid_mult.multiplier_R.p[7]
.sym 9431 bf_stage1_2_6.twid_mult.multiplier_R.p[9]
.sym 9433 bf_stage1_2_6.twid_mult.w_mult_z[13]
.sym 9437 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9446 bf_stage1_2_6.twid_mult.multiplier_R.p[9]
.sym 9452 bf_stage1_2_6.twid_mult.multiplier_R.p[7]
.sym 9455 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9457 bf_stage1_2_6.twid_mult.w_mult_r[10]
.sym 9458 bf_stage1_2_6.twid_mult.w_mult_z[10]
.sym 9462 bf_stage1_2_6.twid_mult.multiplier_R.p[8]
.sym 9467 bf_stage1_2_6.twid_mult.w_mult_r[10]
.sym 9468 bf_stage1_2_6.twid_mult.w_mult_z[10]
.sym 9469 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9475 bf_stage1_2_6.twid_mult.w_mult_z[13]
.sym 9479 bf_stage1_2_6.twid_mult.w_mult_z[11]
.sym 9487 bf_stage1_2_6.twid_mult.w_mult_z[12]
.sym 9489 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9490 CLK$SB_IO_IN_$glb_clk
.sym 9492 bf_stage1_0_4.twid_mult.w_mult_i[14]
.sym 9493 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 9494 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9495 bf_stage1_0_4.twid_mult.w_mult_i[9]
.sym 9496 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 9497 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 9498 bf_stage1_0_4.twid_mult.w_mult_i[7]
.sym 9499 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9504 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 9510 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 9511 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 9516 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 9518 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 9521 bf_stage1_0_4.twid_mult.w_mult_i[7]
.sym 9522 bf_stage1_0_4.twid_mult.multiplier_I.p[8]
.sym 9523 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 9524 bf_stage1_2_6.twid_mult.multiplier_R.p[11]
.sym 9536 bf_stage1_2_6.twid_mult.w_mult_z[12]
.sym 9537 bf_stage1_2_6.twid_mult.w_mult_z[11]
.sym 9544 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9545 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9546 bf_stage1_2_6.twid_mult.w_mult_r[12]
.sym 9548 bf_stage1_2_6.twid_mult.multiplier_R.p[14]
.sym 9549 bf_stage1_2_6.twid_mult.multiplier_R.p[13]
.sym 9550 bf_stage1_2_6.twid_mult.multiplier_R.p[11]
.sym 9552 bf_stage1_2_6.twid_mult.w_mult_r[11]
.sym 9556 bf_stage1_2_6.twid_mult.multiplier_R.p[10]
.sym 9563 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9568 bf_stage1_2_6.twid_mult.multiplier_R.p[13]
.sym 9572 bf_stage1_2_6.twid_mult.multiplier_R.p[10]
.sym 9579 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9580 bf_stage1_2_6.twid_mult.w_mult_r[12]
.sym 9581 bf_stage1_2_6.twid_mult.w_mult_z[12]
.sym 9586 bf_stage1_2_6.twid_mult.multiplier_R.p[11]
.sym 9591 bf_stage1_2_6.twid_mult.w_mult_z[12]
.sym 9592 bf_stage1_2_6.twid_mult.w_mult_r[12]
.sym 9593 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9596 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9598 bf_stage1_2_6.twid_mult.w_mult_r[11]
.sym 9599 bf_stage1_2_6.twid_mult.w_mult_z[11]
.sym 9602 bf_stage1_2_6.twid_mult.w_mult_z[11]
.sym 9603 bf_stage1_2_6.twid_mult.w_mult_r[11]
.sym 9605 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9611 bf_stage1_2_6.twid_mult.multiplier_R.p[14]
.sym 9612 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9613 CLK$SB_IO_IN_$glb_clk
.sym 9615 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 9616 bf_stage1_0_4.twid_mult.w_mult_i[13]
.sym 9617 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 9618 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 9619 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9620 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9621 bf_stage1_0_4.twid_mult.w_mult_i[12]
.sym 9622 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9629 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 9632 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 9633 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 9634 bf_stage1_2_6.twid_mult.w_mult_r[12]
.sym 9640 bf_stage1_0_4.twid_mult.w_neg_z[11]
.sym 9642 bf_stage1_0_4.twid_mult.multiplier_I.t[14]
.sym 9644 stage_1_valid
.sym 9648 bf_stage1_0_4.twid_mult.w_neg_z[12]
.sym 9650 bf_stage1_0_4.twid_mult.w_mult_i[13]
.sym 9658 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 9660 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9663 bf_stage1_0_4.twid_mult.multiplier_I.p[11]
.sym 9666 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9668 bf_stage1_0_4.twid_mult.multiplier_I.p[10]
.sym 9672 bf_stage1_0_4.twid_mult.multiplier_I.t[10]
.sym 9675 bf_stage1_0_4.twid_mult.w_neg_z[10]
.sym 9680 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 9682 bf_stage1_0_4.twid_mult.multiplier_I.p[8]
.sym 9683 bf_stage1_0_4.twid_mult.multiplier_I.t[11]
.sym 9685 bf_stage1_0_4.twid_mult.w_mult_i[10]
.sym 9690 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 9691 bf_stage1_0_4.twid_mult.w_mult_i[10]
.sym 9692 bf_stage1_0_4.twid_mult.w_neg_z[10]
.sym 9701 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9703 bf_stage1_0_4.twid_mult.multiplier_I.t[11]
.sym 9704 bf_stage1_0_4.twid_mult.multiplier_I.p[11]
.sym 9714 bf_stage1_0_4.twid_mult.multiplier_I.p[10]
.sym 9715 bf_stage1_0_4.twid_mult.multiplier_I.t[10]
.sym 9716 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9719 bf_stage1_0_4.twid_mult.multiplier_I.p[10]
.sym 9728 bf_stage1_0_4.twid_mult.multiplier_I.p[8]
.sym 9733 bf_stage1_0_4.twid_mult.multiplier_I.p[11]
.sym 9735 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 9736 CLK$SB_IO_IN_$glb_clk
.sym 9738 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 9739 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9740 bf_stage1_0_4.twid_mult.multiplier_I.p[12]
.sym 9741 bf_stage1_0_4.twid_mult.multiplier_I.p[14]
.sym 9742 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9743 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[2]
.sym 9744 bf_stage1_0_4.twid_mult.multiplier_I.p[13]
.sym 9745 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 9756 bf_stage1_0_4.twid_mult.multiplier_I.t[10]
.sym 9757 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 9762 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 9765 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 9767 bf_stage1_2_6.twid_mult.multiplier_R.p[9]
.sym 9768 bf_stage1_2_6.twid_mult.multiplier_R.p[14]
.sym 9769 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 9770 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 9773 bf_stage1_2_6.twid_mult.multiplier_R.p[7]
.sym 9779 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 9780 bf_stage1_0_4.twid_mult.w_neg_z[10]
.sym 9781 bf_stage1_2_6.twid_mult.w_neg_z[10]
.sym 9782 bf_stage1_2_6.twid_mult.w_neg_z[7]
.sym 9783 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9784 bf_stage1_0_4.twid_mult.w_mult_i[10]
.sym 9786 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9787 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9788 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9789 bf_stage1_2_6.twid_mult.w_neg_z[11]
.sym 9790 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 9792 bf_stage1_2_6.twid_mult.w_mult_i[7]
.sym 9794 bf_stage1_0_4.twid_mult.w_mult_i[11]
.sym 9800 bf_stage1_0_4.twid_mult.w_neg_z[11]
.sym 9802 bf_stage1_0_4.twid_mult.multiplier_I.p[11]
.sym 9806 bf_stage1_2_6.twid_mult.w_mult_i[11]
.sym 9808 bf_stage1_0_4.twid_mult.multiplier_I.t[11]
.sym 9810 bf_stage1_2_6.twid_mult.w_mult_i[10]
.sym 9812 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 9813 bf_stage1_0_4.twid_mult.w_neg_z[10]
.sym 9815 bf_stage1_0_4.twid_mult.w_mult_i[10]
.sym 9819 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9820 bf_stage1_2_6.twid_mult.w_neg_z[11]
.sym 9821 bf_stage1_2_6.twid_mult.w_mult_i[11]
.sym 9824 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9825 bf_stage1_2_6.twid_mult.w_neg_z[11]
.sym 9826 bf_stage1_2_6.twid_mult.w_mult_i[11]
.sym 9831 bf_stage1_2_6.twid_mult.w_mult_i[7]
.sym 9832 bf_stage1_2_6.twid_mult.w_neg_z[7]
.sym 9836 bf_stage1_0_4.twid_mult.w_mult_i[11]
.sym 9837 bf_stage1_0_4.twid_mult.w_neg_z[11]
.sym 9839 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9842 bf_stage1_0_4.twid_mult.w_neg_z[11]
.sym 9843 bf_stage1_0_4.twid_mult.w_mult_i[11]
.sym 9844 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9848 bf_stage1_2_6.twid_mult.w_mult_i[10]
.sym 9849 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9850 bf_stage1_2_6.twid_mult.w_neg_z[10]
.sym 9855 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9856 bf_stage1_0_4.twid_mult.multiplier_I.p[11]
.sym 9857 bf_stage1_0_4.twid_mult.multiplier_I.t[11]
.sym 9858 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 9859 CLK$SB_IO_IN_$glb_clk
.sym 9860 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O_$glb_sr
.sym 9861 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 9862 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 9863 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 9864 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 9865 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 9866 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9867 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9868 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 9873 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9879 bf_stage1_2_6.twid_mult.w_neg_z[12]
.sym 9881 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 9884 bf_stage1_0_4.twid_mult.multiplier_I.t[13]
.sym 9890 bf_stage1_2_6.twid_mult.multiplier_R.p[8]
.sym 9891 bf_stage2_4_6.w_neg_b_im[7]
.sym 9892 bf_stage1_2_6.twid_mult.multiplier_R.p[10]
.sym 9908 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 9910 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 9912 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 9913 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 9916 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 9924 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 9929 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 9930 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 9934 $nextpnr_ICESTORM_LC_63$O
.sym 9937 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 9940 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 9943 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 9944 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 9946 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 9949 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 9950 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 9952 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 9955 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 9956 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 9958 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 9960 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 9962 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 9964 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 9967 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 9968 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 9970 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 9973 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 9974 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 9978 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 9980 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 9984 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9985 bf_stage2_4_6.w_e_im[2]
.sym 9986 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9987 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9988 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9989 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 9990 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9991 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9996 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 10000 bf_stage2_4_6.w_neg_b_im[1]
.sym 10002 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 10003 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 10008 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 10011 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 10018 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 10019 bf_stage2_4_6.w_e_im[2]
.sym 10027 bf_stage2_4_6.w_neg_b_im[2]
.sym 10028 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 10029 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 10031 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 10032 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 10035 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 10036 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10038 bf_stage2_4_6.w_neg_b_im[5]
.sym 10039 bf_stage2_4_6.w_neg_b_im[6]
.sym 10040 bf_stage2_4_6.w_neg_b_im[7]
.sym 10042 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 10043 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 10044 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 10050 bf_stage2_4_6.w_e_im[4]
.sym 10051 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 10052 bf_stage1_2_6.twid_mult.multiplier_R.p[12]
.sym 10060 bf_stage1_2_6.twid_mult.multiplier_R.p[12]
.sym 10064 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 10065 bf_stage2_4_6.w_neg_b_im[2]
.sym 10066 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 10070 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 10072 bf_stage2_4_6.w_neg_b_im[5]
.sym 10073 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 10076 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 10077 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 10078 bf_stage2_4_6.w_neg_b_im[6]
.sym 10079 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 10082 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 10083 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 10084 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 10085 bf_stage2_4_6.w_neg_b_im[6]
.sym 10088 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 10089 bf_stage2_4_6.w_neg_b_im[5]
.sym 10091 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 10094 bf_stage2_4_6.w_neg_b_im[7]
.sym 10095 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 10097 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 10103 bf_stage2_4_6.w_e_im[4]
.sym 10104 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10105 CLK$SB_IO_IN_$glb_clk
.sym 10108 bf_stage2_4_6.twid_mult.w_neg_y[1]
.sym 10109 bf_stage2_4_6.twid_mult.w_neg_y[2]
.sym 10110 bf_stage2_4_6.twid_mult.w_neg_y[3]
.sym 10111 bf_stage2_4_6.twid_mult.w_neg_y[4]
.sym 10112 bf_stage2_4_6.twid_mult.w_neg_y[5]
.sym 10113 bf_stage2_4_6.twid_mult.w_neg_y[6]
.sym 10114 bf_stage2_4_6.twid_mult.w_neg_y[7]
.sym 10117 PIN_1$SB_IO_OUT
.sym 10133 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 10136 stage_1_valid
.sym 10137 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I2[1]
.sym 10139 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 10140 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 10149 bf_stage2_4_6.w_e_im[2]
.sym 10150 bf_stage1_2_6.twid_mult.multiplier_I.p[9]
.sym 10151 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 10152 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 10153 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[3]
.sym 10155 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10159 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[10]
.sym 10160 bf_stage2_4_6.w_e_im[6]
.sym 10161 bf_stage2_4_6.w_e_im[5]
.sym 10163 bf_stage2_4_6.w_neg_b_im[7]
.sym 10166 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 10167 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10168 bf_stage2_4_6.twid_mult.multiplier_R.count[2]
.sym 10169 bf_stage1_2_6.twid_mult.multiplier_I.t[9]
.sym 10170 bf_stage2_4_6.w_e_im[3]
.sym 10171 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 10173 bf_stage1_2_6.twid_mult.multiplier_I.t[10]
.sym 10175 bf_stage1_2_6.twid_mult.multiplier_I.p[10]
.sym 10178 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 10182 bf_stage2_4_6.w_e_im[6]
.sym 10187 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[3]
.sym 10188 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[10]
.sym 10189 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 10190 bf_stage2_4_6.twid_mult.multiplier_R.count[2]
.sym 10193 bf_stage1_2_6.twid_mult.multiplier_I.p[9]
.sym 10194 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10196 bf_stage1_2_6.twid_mult.multiplier_I.t[9]
.sym 10200 bf_stage1_2_6.twid_mult.multiplier_I.t[10]
.sym 10201 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10202 bf_stage1_2_6.twid_mult.multiplier_I.p[10]
.sym 10205 bf_stage2_4_6.w_e_im[5]
.sym 10211 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 10213 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 10214 bf_stage2_4_6.w_neg_b_im[7]
.sym 10219 bf_stage2_4_6.w_e_im[3]
.sym 10225 bf_stage2_4_6.w_e_im[2]
.sym 10227 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 10228 CLK$SB_IO_IN_$glb_clk
.sym 10229 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 10230 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 10231 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I2[1]
.sym 10233 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 10234 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[3]
.sym 10235 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[0]
.sym 10236 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 10237 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 10257 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 10259 bf_stage1_2_6.twid_mult.multiplier_R.p[14]
.sym 10261 bf_stage1_2_6.twid_mult.multiplier_R.p[12]
.sym 10263 bf_stage1_2_6.twid_mult.multiplier_R.p[9]
.sym 10265 bf_stage1_2_6.twid_mult.multiplier_R.p[7]
.sym 10271 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[0]
.sym 10272 bf_stage2_4_6.twid_mult.multiplier_R.count[1]
.sym 10273 bf_stage2_4_6.twid_mult.multiplier_R.count[2]
.sym 10274 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 10275 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 10276 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 10278 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 10279 bf_stage2_4_6.w_e_im[6]
.sym 10281 bf_stage2_4_6.w_e_im[5]
.sym 10282 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 10284 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 10286 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[5]
.sym 10287 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[2]
.sym 10288 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[1]
.sym 10289 bf_stage2_4_6.w_e_im[2]
.sym 10292 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[1]
.sym 10298 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[10]
.sym 10300 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[0]
.sym 10301 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[4]
.sym 10304 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[5]
.sym 10305 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 10306 bf_stage2_4_6.twid_mult.multiplier_R.count[2]
.sym 10307 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[1]
.sym 10311 bf_stage2_4_6.w_e_im[2]
.sym 10316 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 10317 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 10318 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[10]
.sym 10319 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 10323 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 10328 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[0]
.sym 10329 bf_stage2_4_6.twid_mult.multiplier_R.count[1]
.sym 10330 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[2]
.sym 10331 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[1]
.sym 10334 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 10335 bf_stage2_4_6.twid_mult.multiplier_R.count[2]
.sym 10336 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[4]
.sym 10337 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[0]
.sym 10343 bf_stage2_4_6.w_e_im[5]
.sym 10346 bf_stage2_4_6.w_e_im[6]
.sym 10350 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 10351 CLK$SB_IO_IN_$glb_clk
.sym 10354 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 10355 bf_stage1_5_7.twid_mult.multiplier_R.count[2]
.sym 10356 bf_stage1_5_7.twid_mult.multiplier_R.count[3]
.sym 10357 bf_stage1_5_7.twid_mult.multiplier_R.count[4]
.sym 10358 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[2]
.sym 10359 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_2_I3[2]
.sym 10360 bf_stage1_5_7.twid_mult.multiplier_R.count[0]
.sym 10367 PIN_1$SB_IO_OUT
.sym 10369 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 10370 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 10372 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 10377 bf_stage1_2_6.twid_mult.multiplier_R.p[8]
.sym 10379 bf_stage1_2_6.twid_mult.multiplier_R.p[10]
.sym 10387 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 10397 bf_stage2_4_6.twid_mult.multiplier_R.count[3]
.sym 10398 bf_stage2_4_6.twid_mult.multiplier_R.count[4]
.sym 10404 bf_stage2_4_6.twid_mult.multiplier_R.count[2]
.sym 10405 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 10409 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 10414 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 10419 bf_stage2_4_6.twid_mult.multiplier_R.count[1]
.sym 10426 $nextpnr_ICESTORM_LC_70$O
.sym 10429 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 10432 bf_stage2_4_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10434 bf_stage2_4_6.twid_mult.multiplier_R.count[1]
.sym 10436 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 10438 bf_stage2_4_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10440 bf_stage2_4_6.twid_mult.multiplier_R.count[2]
.sym 10442 bf_stage2_4_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10444 bf_stage2_4_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10447 bf_stage2_4_6.twid_mult.multiplier_R.count[3]
.sym 10448 bf_stage2_4_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10453 bf_stage2_4_6.twid_mult.multiplier_R.count[4]
.sym 10454 bf_stage2_4_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10459 bf_stage2_4_6.twid_mult.multiplier_R.count[3]
.sym 10460 bf_stage2_4_6.twid_mult.multiplier_R.count[4]
.sym 10463 bf_stage2_4_6.twid_mult.multiplier_R.count[1]
.sym 10464 bf_stage2_4_6.twid_mult.multiplier_R.count[3]
.sym 10465 bf_stage2_4_6.twid_mult.multiplier_R.count[4]
.sym 10466 bf_stage2_4_6.twid_mult.multiplier_R.count[2]
.sym 10470 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 10473 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 10474 CLK$SB_IO_IN_$glb_clk
.sym 10475 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 10476 bf_stage1_2_6.twid_mult.multiplier_R.p[13]
.sym 10477 bf_stage1_2_6.twid_mult.multiplier_R.p[11]
.sym 10478 bf_stage1_2_6.twid_mult.multiplier_R.p[14]
.sym 10479 bf_stage1_2_6.twid_mult.multiplier_R.p[12]
.sym 10480 bf_stage1_2_6.twid_mult.multiplier_R.p[9]
.sym 10481 bf_stage1_2_6.twid_mult.multiplier_R.p[7]
.sym 10482 bf_stage1_2_6.twid_mult.multiplier_R.p[8]
.sym 10483 bf_stage1_2_6.twid_mult.multiplier_R.p[10]
.sym 10498 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 10500 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 10506 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[2]
.sym 10510 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 10517 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 10518 bf_stage1_2_6.twid_mult.multiplier_R.t[11]
.sym 10520 bf_stage1_2_6.twid_mult.multiplier_R.t[13]
.sym 10521 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 10522 bf_stage1_2_6.twid_mult.multiplier_R.t[10]
.sym 10523 bf_stage1_2_6.twid_mult.multiplier_R.t[8]
.sym 10524 bf_stage1_2_6.twid_mult.multiplier_R.t[9]
.sym 10527 bf_stage1_2_6.twid_mult.multiplier_R.t[7]
.sym 10528 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 10529 bf_stage1_2_6.twid_mult.multiplier_R.t[12]
.sym 10530 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10531 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I3[2]
.sym 10532 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 10533 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10536 bf_stage1_2_6.twid_mult.multiplier_R.p[12]
.sym 10537 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10539 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10541 bf_stage1_2_6.twid_mult.multiplier_R.p[13]
.sym 10542 bf_stage1_2_6.twid_mult.multiplier_R.p[11]
.sym 10544 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10545 bf_stage1_2_6.twid_mult.multiplier_R.p[9]
.sym 10546 bf_stage1_2_6.twid_mult.multiplier_R.p[7]
.sym 10547 bf_stage1_2_6.twid_mult.multiplier_R.p[8]
.sym 10548 bf_stage1_2_6.twid_mult.multiplier_R.p[10]
.sym 10550 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10551 bf_stage1_2_6.twid_mult.multiplier_R.t[11]
.sym 10552 bf_stage1_2_6.twid_mult.multiplier_R.p[11]
.sym 10558 bf_stage1_2_6.twid_mult.multiplier_R.t[13]
.sym 10562 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10563 bf_stage1_2_6.twid_mult.multiplier_R.t[13]
.sym 10565 bf_stage1_2_6.twid_mult.multiplier_R.p[13]
.sym 10568 bf_stage1_2_6.twid_mult.multiplier_R.t[12]
.sym 10569 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10570 bf_stage1_2_6.twid_mult.multiplier_R.p[12]
.sym 10574 bf_stage1_2_6.twid_mult.multiplier_R.p[7]
.sym 10575 bf_stage1_2_6.twid_mult.multiplier_R.t[7]
.sym 10576 bf_stage1_2_6.twid_mult.multiplier_R.t[8]
.sym 10577 bf_stage1_2_6.twid_mult.multiplier_R.p[8]
.sym 10580 bf_stage1_2_6.twid_mult.multiplier_R.t[9]
.sym 10582 bf_stage1_2_6.twid_mult.multiplier_R.p[9]
.sym 10583 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10586 bf_stage1_2_6.twid_mult.multiplier_R.p[10]
.sym 10587 bf_stage1_2_6.twid_mult.multiplier_R.t[10]
.sym 10588 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10592 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I3[2]
.sym 10593 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 10595 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 10596 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 10597 CLK$SB_IO_IN_$glb_clk
.sym 10598 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 10601 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 10602 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 10603 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 10605 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 10606 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 10608 $PACKER_GND_NET
.sym 10620 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 10623 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 10624 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 10625 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 10627 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 10628 stage_1_valid
.sym 10629 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I2[1]
.sym 10632 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 10633 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 10645 bf_stage1_2_6.twid_mult.multiplier_R.t[10]
.sym 10647 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 10649 $PACKER_GND_NET
.sym 10651 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 10652 bf_stage1_2_6.twid_mult.multiplier_R.t[12]
.sym 10653 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 10654 bf_stage1_2_6.twid_mult.multiplier_R.t[8]
.sym 10659 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 10665 bf_stage1_2_6.twid_mult.multiplier_R.t[11]
.sym 10666 bf_stage1_2_6.twid_mult.multiplier_R.t[7]
.sym 10671 bf_stage1_2_6.twid_mult.multiplier_R.t[9]
.sym 10674 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 10676 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 10681 bf_stage1_2_6.twid_mult.multiplier_R.t[10]
.sym 10685 $PACKER_GND_NET
.sym 10691 bf_stage1_2_6.twid_mult.multiplier_R.t[12]
.sym 10699 bf_stage1_2_6.twid_mult.multiplier_R.t[11]
.sym 10704 bf_stage1_2_6.twid_mult.multiplier_R.t[9]
.sym 10710 bf_stage1_2_6.twid_mult.multiplier_R.t[7]
.sym 10715 bf_stage1_2_6.twid_mult.multiplier_R.t[8]
.sym 10719 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 10720 CLK$SB_IO_IN_$glb_clk
.sym 10721 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 10722 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 10723 bf_stage1_5_7.twid_mult.multiplier_R.state[0]
.sym 10724 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 10725 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 10727 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 10728 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 10729 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 10735 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 10737 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 10738 PIN_1$SB_IO_OUT
.sym 10744 stage_1_valid
.sym 10750 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 10754 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 10755 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10757 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 10766 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 10774 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 10826 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 10842 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 10843 CLK$SB_IO_IN_$glb_clk
.sym 10858 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 10860 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 10879 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 10880 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 10968 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 10969 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 10972 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10973 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 10974 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 10975 bf_stage1_5_7.twid_mult.multiplier_I.state[0]
.sym 10988 bf_stage1_5_7.twid_mult.multiplier_Z.t[14]
.sym 10992 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 10993 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10995 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 10997 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 11001 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 11011 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 11013 bf_stage2_4_6.twid_mult.multiplier_Z.count[1]
.sym 11020 bf_stage2_4_6.twid_mult.multiplier_Z.count[3]
.sym 11021 bf_stage2_4_6.twid_mult.multiplier_Z.count[4]
.sym 11022 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 11028 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 11035 bf_stage2_4_6.twid_mult.multiplier_Z.count[2]
.sym 11041 $nextpnr_ICESTORM_LC_4$O
.sym 11043 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 11047 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11049 bf_stage2_4_6.twid_mult.multiplier_Z.count[1]
.sym 11053 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11055 bf_stage2_4_6.twid_mult.multiplier_Z.count[2]
.sym 11057 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11059 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11061 bf_stage2_4_6.twid_mult.multiplier_Z.count[3]
.sym 11063 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11067 bf_stage2_4_6.twid_mult.multiplier_Z.count[4]
.sym 11069 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11073 bf_stage2_4_6.twid_mult.multiplier_Z.count[3]
.sym 11074 bf_stage2_4_6.twid_mult.multiplier_Z.count[2]
.sym 11075 bf_stage2_4_6.twid_mult.multiplier_Z.count[1]
.sym 11084 bf_stage2_4_6.twid_mult.multiplier_Z.count[2]
.sym 11086 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 11087 bf_stage2_4_6.twid_mult.multiplier_Z.count[1]
.sym 11088 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 11089 CLK$SB_IO_IN_$glb_clk
.sym 11090 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 11092 bf_stage1_5_7.twid_mult.multiplier_Z.count[1]
.sym 11093 bf_stage1_5_7.twid_mult.multiplier_Z.count[2]
.sym 11094 bf_stage1_5_7.twid_mult.multiplier_Z.count[3]
.sym 11095 bf_stage1_5_7.twid_mult.multiplier_Z.count[4]
.sym 11096 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 11097 bf_stage1_5_7.twid_mult.multiplier_Z.count[0]
.sym 11098 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[0]
.sym 11107 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 11115 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 11118 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 11119 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 11121 $PACKER_GND_NET
.sym 11125 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 11126 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 11134 bf_stage1_5_7.twid_mult.multiplier_I.p[8]
.sym 11136 bf_stage1_5_7.twid_mult.multiplier_I.p[7]
.sym 11137 bf_stage1_5_7.twid_mult.multiplier_I.p[10]
.sym 11139 bf_stage1_5_7.twid_mult.multiplier_I.p[9]
.sym 11140 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 11149 bf_stage1_5_7.twid_mult.multiplier_I.p[13]
.sym 11150 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 11152 bf_stage1_5_7.twid_mult.multiplier_I.t[9]
.sym 11153 bf_stage1_5_7.twid_mult.multiplier_I.t[7]
.sym 11154 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 11155 bf_stage1_5_7.twid_mult.multiplier_I.t[8]
.sym 11157 bf_stage1_5_7.twid_mult.multiplier_I.t[13]
.sym 11158 bf_stage1_5_7.twid_mult.multiplier_I.t[10]
.sym 11159 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 11161 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 11165 bf_stage1_5_7.twid_mult.multiplier_I.p[8]
.sym 11166 bf_stage1_5_7.twid_mult.multiplier_I.t[8]
.sym 11167 bf_stage1_5_7.twid_mult.multiplier_I.p[7]
.sym 11168 bf_stage1_5_7.twid_mult.multiplier_I.t[7]
.sym 11172 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 11173 bf_stage1_5_7.twid_mult.multiplier_I.p[13]
.sym 11174 bf_stage1_5_7.twid_mult.multiplier_I.t[13]
.sym 11177 bf_stage1_5_7.twid_mult.multiplier_I.p[7]
.sym 11178 bf_stage1_5_7.twid_mult.multiplier_I.t[7]
.sym 11179 bf_stage1_5_7.twid_mult.multiplier_I.p[8]
.sym 11180 bf_stage1_5_7.twid_mult.multiplier_I.t[8]
.sym 11191 bf_stage1_5_7.twid_mult.multiplier_I.p[7]
.sym 11192 bf_stage1_5_7.twid_mult.multiplier_I.t[7]
.sym 11195 bf_stage1_5_7.twid_mult.multiplier_I.t[10]
.sym 11196 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 11197 bf_stage1_5_7.twid_mult.multiplier_I.p[10]
.sym 11202 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 11203 bf_stage1_5_7.twid_mult.multiplier_I.t[9]
.sym 11204 bf_stage1_5_7.twid_mult.multiplier_I.p[9]
.sym 11207 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 11209 bf_stage1_5_7.twid_mult.multiplier_I.p[9]
.sym 11210 bf_stage1_5_7.twid_mult.multiplier_I.t[9]
.sym 11211 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 11212 CLK$SB_IO_IN_$glb_clk
.sym 11213 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 11214 bf_stage1_5_7.twid_mult.multiplier_I.t[11]
.sym 11215 bf_stage1_5_7.twid_mult.multiplier_I.t[13]
.sym 11216 bf_stage1_5_7.twid_mult.multiplier_I.t[10]
.sym 11217 bf_stage1_5_7.twid_mult.multiplier_I.t[14]
.sym 11218 bf_stage1_5_7.twid_mult.multiplier_I.t[9]
.sym 11219 bf_stage1_5_7.twid_mult.multiplier_I.t[7]
.sym 11220 bf_stage1_5_7.twid_mult.multiplier_I.t[12]
.sym 11221 bf_stage1_5_7.twid_mult.multiplier_I.t[8]
.sym 11228 bf_stage1_5_7.twid_mult.multiplier_I.p[10]
.sym 11236 bf_stage1_5_7.twid_mult.multiplier_I.p[7]
.sym 11255 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 11257 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 11258 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 11260 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 11261 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 11264 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 11266 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1[0]
.sym 11270 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 11287 $nextpnr_ICESTORM_LC_2$O
.sym 11290 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1[0]
.sym 11293 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1[1]
.sym 11295 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 11299 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1[2]
.sym 11302 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 11305 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1[3]
.sym 11307 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 11311 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1[4]
.sym 11314 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 11317 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1[5]
.sym 11319 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 11323 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1[6]
.sym 11325 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 11329 $nextpnr_ICESTORM_LC_3$I3
.sym 11332 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 11342 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 11343 bf_stage1_5_7.twid_mult.multiplier_I.p[14]
.sym 11344 bf_stage1_5_7.twid_mult.multiplier_I.p[12]
.sym 11364 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 11373 $nextpnr_ICESTORM_LC_3$I3
.sym 11381 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 11384 PIN_1$SB_IO_OUT
.sym 11386 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 11387 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 11390 adc_spi.SCLK_SB_LUT4_O_I3
.sym 11391 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 11392 PIN_2$SB_IO_OUT
.sym 11393 adc_spi.SCLK_SB_DFFESS_D_E
.sym 11394 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1[7]
.sym 11395 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 11396 adc_spi.SCLK_SB_DFFESS_D_E
.sym 11397 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 11402 adc_spi.count[8]
.sym 11414 $nextpnr_ICESTORM_LC_3$I3
.sym 11417 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 11418 PIN_1$SB_IO_OUT
.sym 11419 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 11420 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1[7]
.sym 11423 adc_spi.SCLK_SB_DFFESS_D_E
.sym 11431 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 11438 PIN_2$SB_IO_OUT
.sym 11441 adc_spi.count[8]
.sym 11448 adc_spi.SCLK_SB_LUT4_O_I3
.sym 11453 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 11454 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 11456 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1[7]
.sym 11457 adc_spi.SCLK_SB_DFFESS_D_E
.sym 11458 CLK$SB_IO_IN_$glb_clk
.sym 11459 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 11461 bf_stage1_5_7.twid_mult.multiplier_R.t[10]
.sym 11462 bf_stage1_5_7.twid_mult.multiplier_R.t[7]
.sym 11463 bf_stage1_5_7.twid_mult.multiplier_R.t[9]
.sym 11465 bf_stage1_5_7.twid_mult.multiplier_R.t[11]
.sym 11467 bf_stage1_5_7.twid_mult.multiplier_R.t[8]
.sym 11473 bf_stage1_5_7.twid_mult.multiplier_I.p[14]
.sym 11477 bf_stage1_5_7.twid_mult.multiplier_I.p[12]
.sym 11485 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 11487 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 11501 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 11504 PIN_1$SB_IO_OUT
.sym 11506 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 11512 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 11519 adc_spi.r_case_SB_LUT4_I2_O[1]
.sym 11534 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 11536 adc_spi.r_case_SB_LUT4_I2_O[1]
.sym 11546 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 11549 PIN_1$SB_IO_OUT
.sym 11552 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 11553 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 11581 CLK$SB_IO_IN_$glb_clk
.sym 11583 bf_stage1_5_7.twid_mult.multiplier_R.t[14]
.sym 11587 bf_stage1_5_7.twid_mult.multiplier_R.t[12]
.sym 11590 bf_stage1_5_7.twid_mult.multiplier_R.t[13]
.sym 11592 PIN_1$SB_IO_OUT
.sym 11598 PIN_1$SB_IO_OUT
.sym 11610 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 11616 $PACKER_GND_NET
.sym 11626 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 11629 bf_stage2_4_6.twid_mult.multiplier_Z.count[1]
.sym 11631 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 11653 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 11687 bf_stage2_4_6.twid_mult.multiplier_Z.count[1]
.sym 11689 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 11701 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 11703 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 11704 CLK$SB_IO_IN_$glb_clk
.sym 11705 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 11739 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 12246 PIN_2$SB_IO_OUT
.sym 12257 PIN_2$SB_IO_OUT
.sym 12300 bf_stage1_0_4.twid_mult.multiplier_Z.count[2]
.sym 12301 bf_stage1_0_4.twid_mult.multiplier_Z.count[3]
.sym 12302 bf_stage1_0_4.twid_mult.multiplier_Z.count[4]
.sym 12304 bf_stage1_0_4.twid_mult.multiplier_Z.count[1]
.sym 12305 bf_stage1_0_4.twid_mult.multiplier_Z.count[0]
.sym 12319 bf_stage1_0_4.twid_mult.multiplier_I.p[7]
.sym 12320 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12349 bf_stage1_2_6.twid_mult.multiplier_Z.count[1]
.sym 12350 bf_stage1_2_6.twid_mult.multiplier_Z.count[2]
.sym 12351 bf_stage1_2_6.twid_mult.multiplier_Z.count[3]
.sym 12353 bf_stage1_0_4.twid_mult.multiplier_R.t[3]
.sym 12354 bf_stage1_0_4.twid_mult.multiplier_R.t[2]
.sym 12385 bf_stage1_2_6.twid_mult.multiplier_Z.count[3]
.sym 12386 bf_stage1_2_6.twid_mult.multiplier_Z.count[2]
.sym 12387 bf_stage1_2_6.twid_mult.multiplier_Z.count[1]
.sym 12405 bf_stage1_0_4.twid_mult.multiplier_R.t[2]
.sym 12418 bf_stage1_0_4.twid_mult.multiplier_R.t[3]
.sym 12419 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O_$glb_ce
.sym 12420 CLK$SB_IO_IN_$glb_clk
.sym 12421 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 12427 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 12429 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I2[1]
.sym 12430 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_I1[0]
.sym 12431 bf_stage1_0_4.twid_mult.multiplier_R.t[6]
.sym 12432 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I2_SB_LUT4_O_I1[0]
.sym 12461 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 12471 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 12478 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 12482 bf_stage1_0_4.twid_mult.multiplier_R.p[7]
.sym 12491 bf_stage1_2_6.twid_mult.multiplier_Z.t[6]
.sym 12492 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 12506 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12507 bf_stage1_0_4.twid_mult.multiplier_R.p[5]
.sym 12508 bf_stage1_0_4.twid_mult.multiplier_R.t[3]
.sym 12510 bf_stage1_0_4.twid_mult.multiplier_R.p[4]
.sym 12513 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12514 bf_stage1_0_4.twid_mult.multiplier_R.p[3]
.sym 12516 bf_stage1_0_4.twid_mult.multiplier_R.p[2]
.sym 12517 bf_stage1_0_4.twid_mult.multiplier_R.p[6]
.sym 12518 bf_stage1_0_4.twid_mult.multiplier_R.t[4]
.sym 12520 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12524 bf_stage1_0_4.twid_mult.multiplier_R.t[1]
.sym 12528 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 12529 bf_stage1_0_4.twid_mult.multiplier_R.t[5]
.sym 12531 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12532 bf_stage1_0_4.twid_mult.multiplier_R.t[6]
.sym 12533 bf_stage1_0_4.twid_mult.multiplier_R.t[2]
.sym 12534 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12537 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12538 bf_stage1_0_4.twid_mult.multiplier_R.t[6]
.sym 12539 bf_stage1_0_4.twid_mult.multiplier_R.p[6]
.sym 12542 bf_stage1_0_4.twid_mult.multiplier_R.t[2]
.sym 12543 bf_stage1_0_4.twid_mult.multiplier_R.p[2]
.sym 12544 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12548 bf_stage1_0_4.twid_mult.multiplier_R.t[4]
.sym 12554 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12555 bf_stage1_0_4.twid_mult.multiplier_R.p[5]
.sym 12556 bf_stage1_0_4.twid_mult.multiplier_R.t[5]
.sym 12560 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12561 bf_stage1_0_4.twid_mult.multiplier_R.p[4]
.sym 12562 bf_stage1_0_4.twid_mult.multiplier_R.t[4]
.sym 12569 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 12575 bf_stage1_0_4.twid_mult.multiplier_R.t[1]
.sym 12578 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12579 bf_stage1_0_4.twid_mult.multiplier_R.p[3]
.sym 12580 bf_stage1_0_4.twid_mult.multiplier_R.t[3]
.sym 12582 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O_$glb_ce
.sym 12583 CLK$SB_IO_IN_$glb_clk
.sym 12584 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 12585 bf_stage1_0_4.twid_mult.multiplier_R.t[8]
.sym 12586 bf_stage1_0_4.twid_mult.multiplier_R.t[10]
.sym 12587 bf_stage1_0_4.twid_mult.multiplier_R.t[9]
.sym 12588 bf_stage1_0_4.twid_mult.multiplier_R.t[11]
.sym 12589 bf_stage1_0_4.twid_mult.multiplier_R.t[7]
.sym 12590 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 12592 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12595 bf_stage1_0_4.twid_mult.w_neg_z[8]
.sym 12602 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 12605 bf_stage1_2_6.twid_mult.multiplier_Z.t[0]
.sym 12620 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 12627 bf_stage1_0_4.twid_mult.multiplier_R.p[7]
.sym 12628 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 12630 bf_stage1_2_6.twid_mult.multiplier_Z.p[2]
.sym 12631 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12632 bf_stage1_2_6.twid_mult.multiplier_Z.p[4]
.sym 12633 bf_stage1_2_6.twid_mult.multiplier_Z.t[4]
.sym 12634 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12636 bf_stage1_2_6.twid_mult.multiplier_Z.t[11]
.sym 12641 bf_stage1_2_6.twid_mult.multiplier_Z.p[6]
.sym 12642 bf_stage1_2_6.twid_mult.multiplier_Z.p[3]
.sym 12643 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12645 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12646 bf_stage1_0_4.twid_mult.multiplier_R.t[7]
.sym 12648 bf_stage1_2_6.twid_mult.multiplier_Z.t[3]
.sym 12650 bf_stage1_2_6.twid_mult.multiplier_Z.t[2]
.sym 12651 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12653 bf_stage1_2_6.twid_mult.multiplier_Z.p[11]
.sym 12655 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12656 bf_stage1_2_6.twid_mult.multiplier_Z.t[6]
.sym 12659 bf_stage1_2_6.twid_mult.multiplier_Z.t[3]
.sym 12660 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12661 bf_stage1_2_6.twid_mult.multiplier_Z.p[3]
.sym 12665 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12667 bf_stage1_2_6.twid_mult.multiplier_Z.t[2]
.sym 12668 bf_stage1_2_6.twid_mult.multiplier_Z.p[2]
.sym 12672 bf_stage1_0_4.twid_mult.multiplier_R.p[7]
.sym 12673 bf_stage1_0_4.twid_mult.multiplier_R.t[7]
.sym 12674 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12677 bf_stage1_2_6.twid_mult.multiplier_Z.t[11]
.sym 12678 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12680 bf_stage1_2_6.twid_mult.multiplier_Z.p[11]
.sym 12684 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12685 bf_stage1_2_6.twid_mult.multiplier_Z.p[2]
.sym 12686 bf_stage1_2_6.twid_mult.multiplier_Z.t[2]
.sym 12689 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12690 bf_stage1_2_6.twid_mult.multiplier_Z.p[3]
.sym 12692 bf_stage1_2_6.twid_mult.multiplier_Z.t[3]
.sym 12695 bf_stage1_2_6.twid_mult.multiplier_Z.p[4]
.sym 12697 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12698 bf_stage1_2_6.twid_mult.multiplier_Z.t[4]
.sym 12701 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12702 bf_stage1_2_6.twid_mult.multiplier_Z.p[6]
.sym 12703 bf_stage1_2_6.twid_mult.multiplier_Z.t[6]
.sym 12705 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 12706 CLK$SB_IO_IN_$glb_clk
.sym 12707 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O_$glb_sr
.sym 12708 bf_stage1_2_6.twid_mult.multiplier_Z.t[2]
.sym 12709 bf_stage1_2_6.twid_mult.multiplier_Z.t[12]
.sym 12710 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12711 bf_stage1_2_6.twid_mult.multiplier_Z.t[14]
.sym 12712 bf_stage1_2_6.twid_mult.multiplier_Z.t[13]
.sym 12713 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12714 bf_stage1_2_6.twid_mult.multiplier_Z.t[3]
.sym 12715 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12719 bf_stage1_0_4.twid_mult.w_neg_z[9]
.sym 12722 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 12727 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12732 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 12733 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 12736 bf_stage1_0_4.twid_mult.multiplier_R.p[5]
.sym 12741 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 12743 bf_stage1_0_4.twid_mult.multiplier_I.p[6]
.sym 12749 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12750 bf_stage1_0_4.twid_mult.multiplier_R.p[7]
.sym 12751 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12752 bf_stage1_0_4.twid_mult.multiplier_R.t[11]
.sym 12753 bf_stage1_0_4.twid_mult.multiplier_R.p[9]
.sym 12754 bf_stage1_0_4.twid_mult.multiplier_R.t[12]
.sym 12755 bf_stage1_0_4.twid_mult.multiplier_R.p[8]
.sym 12756 bf_stage1_0_4.twid_mult.multiplier_R.t[13]
.sym 12757 bf_stage1_0_4.twid_mult.multiplier_R.t[8]
.sym 12758 bf_stage1_0_4.twid_mult.multiplier_R.t[10]
.sym 12759 bf_stage1_0_4.twid_mult.multiplier_R.t[9]
.sym 12760 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 12761 bf_stage1_0_4.twid_mult.multiplier_R.t[7]
.sym 12762 bf_stage1_0_4.twid_mult.multiplier_R.p[10]
.sym 12764 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12767 bf_stage1_0_4.twid_mult.multiplier_R.p[13]
.sym 12772 bf_stage1_0_4.twid_mult.multiplier_R.p[12]
.sym 12773 bf_stage1_0_4.twid_mult.multiplier_R.p[11]
.sym 12775 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12776 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12778 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12780 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12783 bf_stage1_0_4.twid_mult.multiplier_R.t[11]
.sym 12784 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12785 bf_stage1_0_4.twid_mult.multiplier_R.p[11]
.sym 12788 bf_stage1_0_4.twid_mult.multiplier_R.t[7]
.sym 12789 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12790 bf_stage1_0_4.twid_mult.multiplier_R.p[7]
.sym 12794 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12795 bf_stage1_0_4.twid_mult.multiplier_R.t[13]
.sym 12796 bf_stage1_0_4.twid_mult.multiplier_R.p[13]
.sym 12800 bf_stage1_0_4.twid_mult.multiplier_R.p[12]
.sym 12801 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12802 bf_stage1_0_4.twid_mult.multiplier_R.t[12]
.sym 12806 bf_stage1_0_4.twid_mult.multiplier_R.p[9]
.sym 12808 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12809 bf_stage1_0_4.twid_mult.multiplier_R.t[9]
.sym 12813 bf_stage1_0_4.twid_mult.multiplier_R.p[10]
.sym 12814 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12815 bf_stage1_0_4.twid_mult.multiplier_R.t[10]
.sym 12818 bf_stage1_0_4.twid_mult.multiplier_R.p[8]
.sym 12820 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12821 bf_stage1_0_4.twid_mult.multiplier_R.t[8]
.sym 12824 bf_stage1_0_4.twid_mult.multiplier_R.t[12]
.sym 12826 bf_stage1_0_4.twid_mult.multiplier_R.p[12]
.sym 12827 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12828 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 12829 CLK$SB_IO_IN_$glb_clk
.sym 12830 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 12832 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 12833 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 12834 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12835 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12836 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 12837 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 12846 bf_stage1_2_6.twid_mult.multiplier_Z.t[14]
.sym 12856 bf_stage1_0_4.twid_mult.multiplier_R.p[13]
.sym 12858 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 12859 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 12860 bf_stage1_0_4.twid_mult.multiplier_R.p[9]
.sym 12862 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 12863 bf_stage1_0_4.twid_mult.multiplier_I.p[4]
.sym 12864 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 12865 bf_stage1_0_4.twid_mult.multiplier_I.p[5]
.sym 12866 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 12873 bf_stage1_0_4.twid_mult.multiplier_I.t[5]
.sym 12874 bf_stage1_0_4.twid_mult.multiplier_I.p[2]
.sym 12875 bf_stage1_0_4.twid_mult.multiplier_I.t[2]
.sym 12878 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12879 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12880 bf_stage1_0_4.twid_mult.multiplier_I.t[4]
.sym 12881 bf_stage1_0_4.twid_mult.multiplier_I.t[1]
.sym 12882 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12883 bf_stage1_0_4.twid_mult.multiplier_I.t[6]
.sym 12884 bf_stage1_0_4.twid_mult.multiplier_I.t[7]
.sym 12885 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12887 bf_stage1_0_4.twid_mult.multiplier_I.t[3]
.sym 12890 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 12891 bf_stage1_0_4.twid_mult.multiplier_I.p[0]
.sym 12892 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12893 bf_stage1_0_4.twid_mult.multiplier_I.p[3]
.sym 12894 bf_stage1_0_4.twid_mult.multiplier_I.p[7]
.sym 12895 bf_stage1_0_4.twid_mult.multiplier_I.p[1]
.sym 12896 bf_stage1_0_4.twid_mult.multiplier_I.p[4]
.sym 12897 bf_stage1_0_4.twid_mult.multiplier_I.p[5]
.sym 12899 bf_stage1_0_4.twid_mult.multiplier_I.p[6]
.sym 12900 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12901 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 12906 bf_stage1_0_4.twid_mult.multiplier_I.t[4]
.sym 12907 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12908 bf_stage1_0_4.twid_mult.multiplier_I.p[4]
.sym 12911 bf_stage1_0_4.twid_mult.multiplier_I.t[5]
.sym 12912 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12914 bf_stage1_0_4.twid_mult.multiplier_I.p[5]
.sym 12917 bf_stage1_0_4.twid_mult.multiplier_I.p[2]
.sym 12918 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12920 bf_stage1_0_4.twid_mult.multiplier_I.t[2]
.sym 12923 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12924 bf_stage1_0_4.twid_mult.multiplier_I.p[6]
.sym 12926 bf_stage1_0_4.twid_mult.multiplier_I.t[6]
.sym 12929 bf_stage1_0_4.twid_mult.multiplier_I.t[1]
.sym 12930 bf_stage1_0_4.twid_mult.multiplier_I.p[1]
.sym 12931 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 12932 bf_stage1_0_4.twid_mult.multiplier_I.p[0]
.sym 12935 bf_stage1_0_4.twid_mult.multiplier_I.p[3]
.sym 12937 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12938 bf_stage1_0_4.twid_mult.multiplier_I.t[3]
.sym 12941 bf_stage1_0_4.twid_mult.multiplier_I.p[7]
.sym 12943 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12944 bf_stage1_0_4.twid_mult.multiplier_I.t[7]
.sym 12947 bf_stage1_0_4.twid_mult.multiplier_I.p[0]
.sym 12948 bf_stage1_0_4.twid_mult.multiplier_I.t[1]
.sym 12949 bf_stage1_0_4.twid_mult.multiplier_I.p[1]
.sym 12950 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 12951 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 12952 CLK$SB_IO_IN_$glb_clk
.sym 12953 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O_$glb_sr
.sym 12954 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 12955 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12956 bf_stage1_0_4.twid_mult.w_mult_z[14]
.sym 12957 bf_stage1_0_4.twid_mult.multiplier_Z.t[4]
.sym 12958 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 12959 bf_stage1_0_4.twid_mult.w_mult_z[6]
.sym 12960 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12961 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12969 w_stage12_i5[1]
.sym 12970 bf_stage1_0_4.twid_mult.multiplier_Z.t[5]
.sym 12975 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 12978 bf_stage1_0_4.twid_mult.multiplier_Z.p[5]
.sym 12980 bf_stage1_0_4.twid_mult.multiplier_R.p[7]
.sym 12981 bf_stage1_0_4.twid_mult.multiplier_Z.p[12]
.sym 12983 bf_stage1_0_4.twid_mult.multiplier_Z.p[10]
.sym 12985 bf_stage1_0_4.twid_mult.multiplier_Z.p[14]
.sym 12986 bf_stage1_0_4.twid_mult.multiplier_Z.p[4]
.sym 12989 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 12996 bf_stage1_0_4.twid_mult.multiplier_I.p[5]
.sym 12997 bf_stage1_0_4.twid_mult.multiplier_Z.p[6]
.sym 12998 bf_stage1_0_4.twid_mult.multiplier_Z.p[7]
.sym 12999 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13000 bf_stage1_0_4.twid_mult.multiplier_Z.t[13]
.sym 13001 bf_stage1_0_4.twid_mult.multiplier_I.p[7]
.sym 13002 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13004 bf_stage1_0_4.twid_mult.multiplier_Z.p[13]
.sym 13006 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13007 bf_stage1_0_4.twid_mult.multiplier_I.t[5]
.sym 13008 bf_stage1_0_4.twid_mult.multiplier_Z.t[6]
.sym 13009 bf_stage1_0_4.twid_mult.multiplier_I.t[6]
.sym 13010 bf_stage1_0_4.twid_mult.multiplier_Z.t[7]
.sym 13011 bf_stage1_0_4.twid_mult.multiplier_Z.p[4]
.sym 13012 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13013 bf_stage1_0_4.twid_mult.multiplier_I.p[6]
.sym 13014 bf_stage1_0_4.twid_mult.multiplier_Z.t[4]
.sym 13015 bf_stage1_0_4.twid_mult.multiplier_Z.p[5]
.sym 13016 bf_stage1_0_4.twid_mult.multiplier_Z.t[5]
.sym 13022 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 13023 bf_stage1_0_4.twid_mult.multiplier_I.t[7]
.sym 13024 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 13025 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13026 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13030 bf_stage1_0_4.twid_mult.multiplier_Z.p[4]
.sym 13031 bf_stage1_0_4.twid_mult.multiplier_Z.t[4]
.sym 13034 bf_stage1_0_4.twid_mult.multiplier_Z.t[13]
.sym 13035 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13037 bf_stage1_0_4.twid_mult.multiplier_Z.p[13]
.sym 13040 bf_stage1_0_4.twid_mult.multiplier_Z.t[6]
.sym 13041 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13042 bf_stage1_0_4.twid_mult.multiplier_Z.p[6]
.sym 13046 bf_stage1_0_4.twid_mult.multiplier_Z.p[7]
.sym 13047 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13049 bf_stage1_0_4.twid_mult.multiplier_Z.t[7]
.sym 13052 bf_stage1_0_4.twid_mult.multiplier_Z.p[5]
.sym 13053 bf_stage1_0_4.twid_mult.multiplier_Z.t[4]
.sym 13054 bf_stage1_0_4.twid_mult.multiplier_Z.p[4]
.sym 13055 bf_stage1_0_4.twid_mult.multiplier_Z.t[5]
.sym 13058 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13060 bf_stage1_0_4.twid_mult.multiplier_I.t[7]
.sym 13061 bf_stage1_0_4.twid_mult.multiplier_I.p[7]
.sym 13064 bf_stage1_0_4.twid_mult.multiplier_I.p[6]
.sym 13065 bf_stage1_0_4.twid_mult.multiplier_I.t[6]
.sym 13067 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13070 bf_stage1_0_4.twid_mult.multiplier_I.p[5]
.sym 13072 bf_stage1_0_4.twid_mult.multiplier_I.t[5]
.sym 13073 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13074 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 13075 CLK$SB_IO_IN_$glb_clk
.sym 13076 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 13077 bf_stage1_0_4.twid_mult.w_mult_r[5]
.sym 13078 bf_stage1_0_4.twid_mult.w_mult_r[14]
.sym 13079 bf_stage1_0_4.twid_mult.w_mult_r[6]
.sym 13080 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13081 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 13082 bf_stage1_0_4.twid_mult.w_mult_r[4]
.sym 13083 bf_stage1_0_4.twid_mult.w_mult_r[13]
.sym 13084 bf_stage1_0_4.twid_mult.w_mult_r[7]
.sym 13094 bf_stage1_0_4.twid_mult.multiplier_Z.p[12]
.sym 13100 bf_stage1_0_4.twid_mult.w_mult_z[14]
.sym 13101 bf_stage1_0_4.twid_mult.w_mult_z[14]
.sym 13103 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 13104 bf_stage1_0_4.twid_mult.multiplier_Z.p[7]
.sym 13105 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 13111 bf_stage1_0_4.twid_mult.w_neg_z[8]
.sym 13112 bf_stage1_0_4.twid_mult.w_mult_r[14]
.sym 13120 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 13122 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 13123 bf_stage1_0_4.twid_mult.w_mult_z[6]
.sym 13132 bf_stage1_0_4.twid_mult.multiplier_I.p[6]
.sym 13135 bf_stage1_0_4.twid_mult.multiplier_I.p[4]
.sym 13137 bf_stage1_0_4.twid_mult.multiplier_I.p[5]
.sym 13141 PIN_1$SB_IO_OUT
.sym 13143 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 13151 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 13153 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 13157 PIN_1$SB_IO_OUT
.sym 13158 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 13166 bf_stage1_0_4.twid_mult.multiplier_I.p[4]
.sym 13169 bf_stage1_0_4.twid_mult.multiplier_I.p[5]
.sym 13178 bf_stage1_0_4.twid_mult.multiplier_I.p[6]
.sym 13181 PIN_1$SB_IO_OUT
.sym 13182 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 13184 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 13190 bf_stage1_0_4.twid_mult.w_mult_z[6]
.sym 13197 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 13198 CLK$SB_IO_IN_$glb_clk
.sym 13200 bf_stage1_0_4.twid_mult.w_mult_z[7]
.sym 13201 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 13202 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13203 bf_stage1_0_4.twid_mult.w_mult_z[5]
.sym 13204 bf_stage1_0_4.twid_mult.w_mult_z[4]
.sym 13205 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 13206 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 13207 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 13211 bf_stage1_2_6.twid_mult.multiplier_R.p[13]
.sym 13212 bf_stage1_0_4.twid_mult.multiplier_R.p[14]
.sym 13218 bf_stage1_0_4.twid_mult.multiplier_R.p[4]
.sym 13223 bf_stage1_0_4.twid_mult.multiplier_R.p[6]
.sym 13225 bf_stage1_0_4.twid_mult.w_neg_z[9]
.sym 13226 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 13228 bf_stage1_0_4.twid_mult.multiplier_R.p[5]
.sym 13229 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 13231 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 13232 bf_stage1_0_4.twid_mult.w_mult_r[13]
.sym 13233 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 13234 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13243 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 13244 bf_stage1_0_4.twid_mult.w_mult_i[5]
.sym 13245 bf_stage1_0_4.twid_mult.w_mult_i[6]
.sym 13250 bf_stage1_0_4.twid_mult.w_neg_z[5]
.sym 13251 bf_stage1_0_4.twid_mult.w_mult_i[4]
.sym 13252 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 13255 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 13257 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 13260 bf_stage1_0_4.twid_mult.w_mult_z[5]
.sym 13261 bf_stage1_0_4.twid_mult.w_mult_z[4]
.sym 13263 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 13265 bf_stage1_0_4.twid_mult.w_mult_z[7]
.sym 13267 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 13268 bf_stage1_0_4.twid_mult.multiplier_I.p[0]
.sym 13274 bf_stage1_0_4.twid_mult.w_mult_z[4]
.sym 13282 bf_stage1_0_4.twid_mult.w_mult_z[5]
.sym 13286 bf_stage1_0_4.twid_mult.w_mult_z[4]
.sym 13287 bf_stage1_0_4.twid_mult.w_mult_i[5]
.sym 13288 bf_stage1_0_4.twid_mult.w_neg_z[5]
.sym 13289 bf_stage1_0_4.twid_mult.w_mult_i[4]
.sym 13293 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 13295 bf_stage1_0_4.twid_mult.multiplier_I.p[0]
.sym 13307 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 13313 bf_stage1_0_4.twid_mult.w_mult_z[7]
.sym 13316 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 13317 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 13318 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 13319 bf_stage1_0_4.twid_mult.w_mult_i[6]
.sym 13320 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 13321 CLK$SB_IO_IN_$glb_clk
.sym 13322 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O_$glb_sr
.sym 13323 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 13324 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 13325 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 13326 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13327 bf_stage1_0_4.twid_mult.w_mult_z[11]
.sym 13328 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 13329 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 13330 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 13333 bf_stage1_2_6.twid_mult.multiplier_R.p[11]
.sym 13347 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 13348 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 13354 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 13358 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 13365 $PACKER_VCC_NET
.sym 13369 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 13372 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 13373 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13376 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 13377 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 13378 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 13381 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 13388 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 13396 $nextpnr_ICESTORM_LC_12$O
.sym 13398 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 13402 $nextpnr_ICESTORM_LC_13$I3
.sym 13404 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13406 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 13408 $nextpnr_ICESTORM_LC_13$COUT
.sym 13410 $PACKER_VCC_NET
.sym 13412 $nextpnr_ICESTORM_LC_13$I3
.sym 13414 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 13417 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 13420 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 13422 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 13424 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 13426 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 13429 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 13430 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 13432 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 13434 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 13436 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 13438 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 13441 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 13442 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 13446 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13447 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 13448 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 13449 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 13450 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 13451 bf_stage2_4_6.w_e_re[2]
.sym 13452 bf_stage2_4_6.w_e_re[1]
.sym 13453 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I0[0]
.sym 13455 $PACKER_VCC_NET
.sym 13459 bf_stage1_0_4.twid_mult.multiplier_Z.p[11]
.sym 13461 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 13466 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 13472 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13479 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13480 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13482 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 13490 bf_stage1_0_4.twid_mult.multiplier_I.t[9]
.sym 13491 bf_stage1_0_4.twid_mult.w_mult_z[11]
.sym 13492 bf_stage1_0_4.twid_mult.multiplier_I.p[8]
.sym 13495 bf_stage1_0_4.twid_mult.w_mult_i[14]
.sym 13496 bf_stage1_0_4.twid_mult.w_mult_z[14]
.sym 13498 bf_stage1_0_4.twid_mult.multiplier_I.t[8]
.sym 13505 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13506 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13509 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13510 bf_stage1_0_4.twid_mult.multiplier_I.p[9]
.sym 13512 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 13513 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 13514 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 13515 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 13519 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 13521 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 13523 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 13525 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 13527 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 13529 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 13531 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 13533 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 13535 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 13538 bf_stage1_0_4.twid_mult.w_mult_i[14]
.sym 13539 bf_stage1_0_4.twid_mult.w_mult_z[14]
.sym 13540 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13541 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 13544 bf_stage1_0_4.twid_mult.w_mult_z[11]
.sym 13550 bf_stage1_0_4.twid_mult.multiplier_I.p[8]
.sym 13551 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13553 bf_stage1_0_4.twid_mult.multiplier_I.t[8]
.sym 13556 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13558 bf_stage1_0_4.twid_mult.multiplier_I.t[8]
.sym 13559 bf_stage1_0_4.twid_mult.multiplier_I.p[8]
.sym 13562 bf_stage1_0_4.twid_mult.multiplier_I.p[9]
.sym 13564 bf_stage1_0_4.twid_mult.multiplier_I.t[9]
.sym 13565 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13566 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 13567 CLK$SB_IO_IN_$glb_clk
.sym 13568 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O_$glb_sr
.sym 13570 bf_stage2_4_6.w_neg_b_re[1]
.sym 13571 bf_stage2_4_6.w_neg_b_re[2]
.sym 13572 bf_stage2_4_6.w_neg_b_re[3]
.sym 13573 bf_stage2_4_6.w_neg_b_re[4]
.sym 13574 bf_stage2_4_6.w_neg_b_re[5]
.sym 13575 bf_stage2_4_6.w_neg_b_re[6]
.sym 13576 bf_stage2_4_6.w_neg_b_re[7]
.sym 13581 bf_stage1_0_4.twid_mult.w_neg_z[11]
.sym 13583 stage_1_valid
.sym 13585 bf_stage1_0_4.twid_mult.w_neg_z[12]
.sym 13593 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 13594 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13595 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 13596 bf_stage1_0_4.twid_mult.w_neg_z[8]
.sym 13597 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 13599 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 13602 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 13603 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 13610 bf_stage1_2_6.twid_mult.w_mult_r[13]
.sym 13612 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 13614 bf_stage1_2_6.twid_mult.w_mult_z[14]
.sym 13617 bf_stage1_2_6.twid_mult.w_mult_r[14]
.sym 13618 bf_stage1_0_4.twid_mult.w_neg_z[7]
.sym 13620 bf_stage1_2_6.twid_mult.w_mult_z[13]
.sym 13622 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13624 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13625 bf_stage1_0_4.twid_mult.multiplier_I.p[9]
.sym 13626 bf_stage1_0_4.twid_mult.multiplier_I.p[7]
.sym 13628 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 13632 bf_stage1_0_4.twid_mult.w_mult_i[7]
.sym 13633 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13640 bf_stage1_0_4.twid_mult.multiplier_I.t[9]
.sym 13641 bf_stage1_0_4.twid_mult.multiplier_I.p[14]
.sym 13645 bf_stage1_0_4.twid_mult.multiplier_I.p[14]
.sym 13649 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13651 bf_stage1_2_6.twid_mult.w_mult_r[14]
.sym 13652 bf_stage1_2_6.twid_mult.w_mult_z[14]
.sym 13656 bf_stage1_0_4.twid_mult.multiplier_I.t[9]
.sym 13657 bf_stage1_0_4.twid_mult.multiplier_I.p[9]
.sym 13658 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13662 bf_stage1_0_4.twid_mult.multiplier_I.p[9]
.sym 13667 bf_stage1_2_6.twid_mult.w_mult_r[13]
.sym 13668 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13670 bf_stage1_2_6.twid_mult.w_mult_z[13]
.sym 13674 bf_stage1_0_4.twid_mult.w_mult_i[7]
.sym 13675 bf_stage1_0_4.twid_mult.w_neg_z[7]
.sym 13676 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 13681 bf_stage1_0_4.twid_mult.multiplier_I.p[7]
.sym 13685 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13686 bf_stage1_2_6.twid_mult.w_mult_r[13]
.sym 13687 bf_stage1_2_6.twid_mult.w_mult_z[13]
.sym 13689 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 13690 CLK$SB_IO_IN_$glb_clk
.sym 13692 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13693 bf_stage2_4_6.w_e_re[8]
.sym 13694 bf_stage1_0_4.twid_mult.multiplier_I.p[10]
.sym 13695 bf_stage2_4_6.w_e_re[7]
.sym 13696 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13697 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 13698 bf_stage2_4_6.w_e_re[6]
.sym 13699 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13707 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13709 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 13716 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 13718 bf_stage1_0_4.twid_mult.w_neg_z[9]
.sym 13720 bf_stage1_0_4.twid_mult.multiplier_I.t[12]
.sym 13722 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13724 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13726 bf_stage1_0_4.twid_mult.multiplier_I.t[12]
.sym 13727 bf_stage1_0_4.twid_mult.multiplier_I.p[14]
.sym 13733 bf_stage1_0_4.twid_mult.multiplier_I.t[12]
.sym 13734 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13735 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13736 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 13737 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 13738 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 13739 bf_stage1_0_4.twid_mult.multiplier_I.p[13]
.sym 13742 bf_stage1_0_4.twid_mult.w_mult_i[7]
.sym 13743 bf_stage1_0_4.twid_mult.multiplier_I.p[12]
.sym 13744 bf_stage1_0_4.twid_mult.w_mult_i[9]
.sym 13746 bf_stage1_0_4.twid_mult.w_neg_z[7]
.sym 13747 bf_stage1_0_4.twid_mult.w_mult_i[8]
.sym 13748 bf_stage1_0_4.twid_mult.w_neg_z[8]
.sym 13750 bf_stage1_0_4.twid_mult.w_mult_i[13]
.sym 13752 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 13756 bf_stage1_0_4.twid_mult.w_neg_z[9]
.sym 13759 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 13760 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 13766 bf_stage1_0_4.twid_mult.w_mult_i[9]
.sym 13767 bf_stage1_0_4.twid_mult.w_neg_z[9]
.sym 13769 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 13773 bf_stage1_0_4.twid_mult.multiplier_I.p[13]
.sym 13778 bf_stage1_0_4.twid_mult.w_neg_z[8]
.sym 13779 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 13780 bf_stage1_0_4.twid_mult.w_mult_i[9]
.sym 13781 bf_stage1_0_4.twid_mult.w_mult_i[8]
.sym 13784 bf_stage1_0_4.twid_mult.w_mult_i[8]
.sym 13785 bf_stage1_0_4.twid_mult.w_mult_i[7]
.sym 13786 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 13787 bf_stage1_0_4.twid_mult.w_neg_z[7]
.sym 13790 bf_stage1_0_4.twid_mult.w_mult_i[7]
.sym 13791 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 13792 bf_stage1_0_4.twid_mult.w_neg_z[7]
.sym 13793 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 13796 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13798 bf_stage1_0_4.twid_mult.w_mult_i[13]
.sym 13799 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 13805 bf_stage1_0_4.twid_mult.multiplier_I.p[12]
.sym 13809 bf_stage1_0_4.twid_mult.multiplier_I.t[12]
.sym 13810 bf_stage1_0_4.twid_mult.multiplier_I.p[12]
.sym 13811 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13812 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 13813 CLK$SB_IO_IN_$glb_clk
.sym 13815 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13816 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 13817 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13818 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 13819 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13820 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 13821 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 13822 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13837 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 13841 bf_stage2_4_6.w_e_re[4]
.sym 13844 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13847 bf_stage2_4_6.w_e_re[6]
.sym 13848 bf_stage1_0_4.twid_mult.w_mult_i[12]
.sym 13849 bf_stage2_4_6.w_e_re[5]
.sym 13857 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13858 bf_stage1_0_4.twid_mult.multiplier_I.p[12]
.sym 13859 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 13860 bf_stage1_0_4.twid_mult.multiplier_I.t[13]
.sym 13861 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13862 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13863 bf_stage1_0_4.twid_mult.multiplier_I.t[14]
.sym 13864 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13865 bf_stage1_2_6.twid_mult.w_neg_z[12]
.sym 13866 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13867 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 13868 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13869 bf_stage1_0_4.twid_mult.w_neg_z[12]
.sym 13870 bf_stage1_0_4.twid_mult.w_mult_i[12]
.sym 13871 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13874 bf_stage1_0_4.twid_mult.w_neg_z[8]
.sym 13880 bf_stage1_0_4.twid_mult.multiplier_I.t[12]
.sym 13881 bf_stage1_2_6.twid_mult.w_mult_i[12]
.sym 13882 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13883 bf_stage1_0_4.twid_mult.multiplier_I.p[14]
.sym 13884 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13886 bf_stage1_0_4.twid_mult.multiplier_I.p[13]
.sym 13889 bf_stage1_2_6.twid_mult.w_neg_z[12]
.sym 13890 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13891 bf_stage1_2_6.twid_mult.w_mult_i[12]
.sym 13895 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13896 bf_stage1_0_4.twid_mult.w_neg_z[12]
.sym 13897 bf_stage1_0_4.twid_mult.w_mult_i[12]
.sym 13901 bf_stage1_0_4.twid_mult.multiplier_I.p[12]
.sym 13902 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13904 bf_stage1_0_4.twid_mult.multiplier_I.t[12]
.sym 13907 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13909 bf_stage1_0_4.twid_mult.multiplier_I.t[14]
.sym 13910 bf_stage1_0_4.twid_mult.multiplier_I.p[14]
.sym 13913 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13915 bf_stage1_0_4.twid_mult.multiplier_I.t[13]
.sym 13916 bf_stage1_0_4.twid_mult.multiplier_I.p[13]
.sym 13919 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 13920 bf_stage1_0_4.twid_mult.w_neg_z[8]
.sym 13921 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13925 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13927 bf_stage1_0_4.twid_mult.multiplier_I.t[13]
.sym 13928 bf_stage1_0_4.twid_mult.multiplier_I.p[13]
.sym 13931 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13932 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13933 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13935 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 13936 CLK$SB_IO_IN_$glb_clk
.sym 13937 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O_$glb_sr
.sym 13939 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13941 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 13942 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 13943 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13944 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 13945 bf_stage2_4_6.w_e_im[1]
.sym 13951 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 13955 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13961 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13962 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 13963 bf_stage2_4_6.w_e_re[7]
.sym 13965 bf_stage2_4_6.w_e_re[8]
.sym 13969 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 13980 bf_stage2_4_6.w_neg_b_im[1]
.sym 13981 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13982 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13983 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 13984 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 13986 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 13987 bf_stage1_0_4.twid_mult.w_neg_z[12]
.sym 13988 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 13989 bf_stage1_0_4.twid_mult.w_mult_i[13]
.sym 13990 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 13992 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[2]
.sym 13997 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 13998 bf_stage1_0_4.twid_mult.w_neg_z[9]
.sym 13999 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14000 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14001 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 14003 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14006 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 14008 bf_stage1_0_4.twid_mult.w_mult_i[12]
.sym 14012 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 14014 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 14015 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14019 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 14020 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 14021 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14024 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 14025 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 14027 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 14031 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 14032 bf_stage1_0_4.twid_mult.w_neg_z[9]
.sym 14036 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14037 bf_stage1_0_4.twid_mult.w_mult_i[13]
.sym 14042 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 14043 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 14045 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14048 bf_stage1_0_4.twid_mult.w_mult_i[12]
.sym 14049 bf_stage1_0_4.twid_mult.w_neg_z[12]
.sym 14051 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14054 bf_stage2_4_6.w_neg_b_im[1]
.sym 14055 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 14057 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[2]
.sym 14061 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 14062 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14063 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 14064 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 14065 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14066 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14067 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 14068 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 14073 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 14075 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14077 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 14082 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14086 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 14090 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 14095 bf_stage2_4_6.w_e_im[1]
.sym 14105 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14106 bf_stage2_4_6.twid_mult.w_neg_y[4]
.sym 14107 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 14109 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 14111 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 14113 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 14114 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 14115 bf_stage2_4_6.twid_mult.w_neg_y[5]
.sym 14117 bf_stage2_4_6.w_e_im[1]
.sym 14119 bf_stage2_4_6.w_e_re[6]
.sym 14120 bf_stage2_4_6.w_neg_b_im[2]
.sym 14121 bf_stage2_4_6.w_e_re[5]
.sym 14122 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 14123 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14135 bf_stage2_4_6.twid_mult.w_neg_y[5]
.sym 14136 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14138 bf_stage2_4_6.w_e_re[6]
.sym 14141 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 14142 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 14144 bf_stage2_4_6.w_neg_b_im[2]
.sym 14147 bf_stage2_4_6.w_e_im[1]
.sym 14153 bf_stage2_4_6.w_e_re[5]
.sym 14154 bf_stage2_4_6.twid_mult.w_neg_y[4]
.sym 14155 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14159 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 14160 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 14161 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 14162 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 14165 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 14166 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 14167 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 14168 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 14172 bf_stage2_4_6.w_e_re[6]
.sym 14173 bf_stage2_4_6.twid_mult.w_neg_y[5]
.sym 14174 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14177 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14179 bf_stage2_4_6.w_e_re[5]
.sym 14180 bf_stage2_4_6.twid_mult.w_neg_y[4]
.sym 14184 bf_stage3_4_5.twid_mult.multiplier_R.state[0]
.sym 14185 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 14186 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14187 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 14188 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I0[1]
.sym 14189 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[1]
.sym 14190 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14197 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 14198 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 14201 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 14203 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 14204 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 14206 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 14209 stage_2_valid
.sym 14213 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 14215 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 14227 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14229 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 14233 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 14238 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 14239 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 14240 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14247 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 14248 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 14257 $nextpnr_ICESTORM_LC_66$O
.sym 14260 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14263 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 14265 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14267 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14269 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 14271 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 14273 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 14275 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 14278 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 14279 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 14281 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 14284 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 14285 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 14287 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 14290 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 14291 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 14293 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 14296 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 14297 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 14299 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 14301 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 14303 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 14309 bf_stage3_4_5.twid_mult.multiplier_Z.count[2]
.sym 14310 bf_stage3_4_5.twid_mult.multiplier_Z.count[3]
.sym 14311 bf_stage3_4_5.twid_mult.multiplier_Z.count[4]
.sym 14312 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14313 bf_stage3_4_5.twid_mult.multiplier_Z.count[1]
.sym 14314 bf_stage3_4_5.twid_mult.multiplier_Z.count[0]
.sym 14317 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 14322 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 14325 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 14331 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 14333 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 14334 bf_stage1_5_7.twid_mult.multiplier_R.count[0]
.sym 14337 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 14338 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 14340 bf_stage1_5_7.twid_mult.multiplier_R.count[2]
.sym 14343 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 14349 stage_1_valid
.sym 14350 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 14351 bf_stage1_5_7.twid_mult.multiplier_R.count[3]
.sym 14352 bf_stage1_5_7.twid_mult.multiplier_R.count[4]
.sym 14353 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[1]
.sym 14355 PIN_1$SB_IO_OUT
.sym 14357 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 14359 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 14360 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[3]
.sym 14361 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[2]
.sym 14367 bf_stage2_4_6.w_e_im[1]
.sym 14371 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 14375 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 14377 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 14381 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 14384 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 14387 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[1]
.sym 14388 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[2]
.sym 14389 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[3]
.sym 14390 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 14399 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 14405 bf_stage1_5_7.twid_mult.multiplier_R.count[4]
.sym 14408 bf_stage1_5_7.twid_mult.multiplier_R.count[3]
.sym 14413 bf_stage2_4_6.w_e_im[1]
.sym 14418 PIN_1$SB_IO_OUT
.sym 14419 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 14423 stage_1_valid
.sym 14424 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 14427 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 14428 CLK$SB_IO_IN_$glb_clk
.sym 14430 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 14431 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 14432 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[3]
.sym 14433 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 14434 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 14435 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14436 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 14442 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 14445 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 14448 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 14454 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 14457 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14460 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 14463 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 14475 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 14480 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 14481 bf_stage1_5_7.twid_mult.multiplier_R.count[2]
.sym 14482 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 14485 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_2_I3[2]
.sym 14490 bf_stage1_5_7.twid_mult.multiplier_R.count[3]
.sym 14491 bf_stage1_5_7.twid_mult.multiplier_R.count[4]
.sym 14502 bf_stage1_5_7.twid_mult.multiplier_R.count[0]
.sym 14503 $nextpnr_ICESTORM_LC_49$O
.sym 14506 bf_stage1_5_7.twid_mult.multiplier_R.count[0]
.sym 14509 bf_stage1_5_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14511 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 14513 bf_stage1_5_7.twid_mult.multiplier_R.count[0]
.sym 14515 bf_stage1_5_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14517 bf_stage1_5_7.twid_mult.multiplier_R.count[2]
.sym 14519 bf_stage1_5_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14521 bf_stage1_5_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14524 bf_stage1_5_7.twid_mult.multiplier_R.count[3]
.sym 14525 bf_stage1_5_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14530 bf_stage1_5_7.twid_mult.multiplier_R.count[4]
.sym 14531 bf_stage1_5_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14535 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 14536 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_2_I3[2]
.sym 14537 bf_stage1_5_7.twid_mult.multiplier_R.count[0]
.sym 14540 bf_stage1_5_7.twid_mult.multiplier_R.count[4]
.sym 14541 bf_stage1_5_7.twid_mult.multiplier_R.count[3]
.sym 14543 bf_stage1_5_7.twid_mult.multiplier_R.count[2]
.sym 14547 bf_stage1_5_7.twid_mult.multiplier_R.count[0]
.sym 14550 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 14551 CLK$SB_IO_IN_$glb_clk
.sym 14552 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 14554 bf_stage1_5_7.twid_mult.multiplier_I.count[1]
.sym 14555 bf_stage1_5_7.twid_mult.multiplier_I.count[2]
.sym 14556 bf_stage1_5_7.twid_mult.multiplier_I.count[3]
.sym 14557 bf_stage1_5_7.twid_mult.multiplier_I.count[4]
.sym 14558 bf_stage1_5_7.twid_mult.multiplier_I.count[0]
.sym 14559 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 14560 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I3[2]
.sym 14562 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14570 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 14571 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 14573 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 14574 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 14578 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 14586 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 14588 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 14594 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14596 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 14598 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14600 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14603 bf_stage1_2_6.twid_mult.multiplier_R.t[14]
.sym 14604 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14605 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14606 bf_stage1_2_6.twid_mult.multiplier_R.p[9]
.sym 14607 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14608 bf_stage1_2_6.twid_mult.multiplier_R.p[8]
.sym 14611 bf_stage1_2_6.twid_mult.multiplier_R.p[11]
.sym 14612 bf_stage1_2_6.twid_mult.multiplier_R.p[14]
.sym 14613 bf_stage1_2_6.twid_mult.multiplier_R.p[12]
.sym 14614 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 14615 bf_stage1_2_6.twid_mult.multiplier_R.t[10]
.sym 14616 bf_stage1_2_6.twid_mult.multiplier_R.t[8]
.sym 14617 bf_stage1_2_6.twid_mult.multiplier_R.p[10]
.sym 14618 bf_stage1_2_6.twid_mult.multiplier_R.p[13]
.sym 14619 bf_stage1_2_6.twid_mult.multiplier_R.t[11]
.sym 14620 bf_stage1_2_6.twid_mult.multiplier_R.t[7]
.sym 14621 bf_stage1_2_6.twid_mult.multiplier_R.t[13]
.sym 14622 bf_stage1_2_6.twid_mult.multiplier_R.t[12]
.sym 14623 bf_stage1_2_6.twid_mult.multiplier_R.p[7]
.sym 14625 bf_stage1_2_6.twid_mult.multiplier_R.t[9]
.sym 14627 bf_stage1_2_6.twid_mult.multiplier_R.t[13]
.sym 14629 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14630 bf_stage1_2_6.twid_mult.multiplier_R.p[13]
.sym 14633 bf_stage1_2_6.twid_mult.multiplier_R.p[11]
.sym 14634 bf_stage1_2_6.twid_mult.multiplier_R.t[11]
.sym 14636 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14639 bf_stage1_2_6.twid_mult.multiplier_R.p[14]
.sym 14640 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14641 bf_stage1_2_6.twid_mult.multiplier_R.t[14]
.sym 14645 bf_stage1_2_6.twid_mult.multiplier_R.p[12]
.sym 14646 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14647 bf_stage1_2_6.twid_mult.multiplier_R.t[12]
.sym 14651 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14652 bf_stage1_2_6.twid_mult.multiplier_R.p[9]
.sym 14653 bf_stage1_2_6.twid_mult.multiplier_R.t[9]
.sym 14658 bf_stage1_2_6.twid_mult.multiplier_R.p[7]
.sym 14659 bf_stage1_2_6.twid_mult.multiplier_R.t[7]
.sym 14663 bf_stage1_2_6.twid_mult.multiplier_R.p[7]
.sym 14664 bf_stage1_2_6.twid_mult.multiplier_R.p[8]
.sym 14665 bf_stage1_2_6.twid_mult.multiplier_R.t[8]
.sym 14666 bf_stage1_2_6.twid_mult.multiplier_R.t[7]
.sym 14669 bf_stage1_2_6.twid_mult.multiplier_R.p[10]
.sym 14671 bf_stage1_2_6.twid_mult.multiplier_R.t[10]
.sym 14672 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14673 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 14674 CLK$SB_IO_IN_$glb_clk
.sym 14675 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 14677 bf_stage1_5_7.twid_mult.multiplier_Z.p[1]
.sym 14678 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14679 bf_stage1_5_7.twid_mult.multiplier_Z.p[0]
.sym 14680 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14682 bf_stage1_5_7.twid_mult.multiplier_Z.p[3]
.sym 14683 bf_stage1_5_7.twid_mult.multiplier_Z.p[2]
.sym 14700 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 14704 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 14705 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 14706 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 14719 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 14722 stage_1_valid
.sym 14723 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 14732 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 14738 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 14740 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 14746 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14764 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 14770 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 14775 stage_1_valid
.sym 14777 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 14787 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 14792 stage_1_valid
.sym 14793 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 14795 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14796 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 14797 CLK$SB_IO_IN_$glb_clk
.sym 14799 bf_stage1_5_7.twid_mult.w_mult_z[1]
.sym 14802 bf_stage1_5_7.twid_mult.w_mult_z[0]
.sym 14805 bf_stage1_5_7.twid_mult.w_mult_z[2]
.sym 14813 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 14819 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 14825 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[1]
.sym 14826 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 14827 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 14828 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 14832 bf_stage1_5_7.twid_mult.multiplier_Z.t[2]
.sym 14834 bf_stage1_5_7.twid_mult.multiplier_Z.t[1]
.sym 14842 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I2[1]
.sym 14849 stage_1_valid
.sym 14854 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 14855 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[2]
.sym 14856 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 14857 bf_stage1_5_7.twid_mult.multiplier_R.state[0]
.sym 14858 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 14859 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 14873 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[2]
.sym 14874 bf_stage1_5_7.twid_mult.multiplier_R.state[0]
.sym 14881 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 14885 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 14886 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 14891 bf_stage1_5_7.twid_mult.multiplier_R.state[0]
.sym 14903 bf_stage1_5_7.twid_mult.multiplier_R.state[0]
.sym 14904 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I2[1]
.sym 14906 stage_1_valid
.sym 14910 bf_stage1_5_7.twid_mult.multiplier_R.state[0]
.sym 14911 stage_1_valid
.sym 14916 stage_1_valid
.sym 14917 bf_stage1_5_7.twid_mult.multiplier_R.state[0]
.sym 14919 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 14920 CLK$SB_IO_IN_$glb_clk
.sym 14922 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14923 bf_stage1_5_7.twid_mult.multiplier_Z.p[8]
.sym 14924 bf_stage1_5_7.twid_mult.multiplier_Z.p[13]
.sym 14925 bf_stage1_5_7.twid_mult.multiplier_Z.p[12]
.sym 14926 bf_stage1_5_7.twid_mult.multiplier_Z.p[7]
.sym 14927 bf_stage1_5_7.twid_mult.multiplier_Z.p[14]
.sym 14928 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14929 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14943 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 14945 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 14947 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 14948 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 14949 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 14950 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 14951 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 14953 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 14955 bf_stage1_5_7.twid_mult.multiplier_Z.t[13]
.sym 14956 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 14957 bf_stage1_5_7.twid_mult.multiplier_Z.t[11]
.sym 15045 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 15046 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 15047 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 15048 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 15049 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 15050 bf_stage1_5_7.twid_mult.w_mult_z[8]
.sym 15051 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 15052 bf_stage1_5_7.twid_mult.w_mult_z[13]
.sym 15058 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15059 bf_stage1_5_7.twid_mult.multiplier_Z.t[8]
.sym 15067 bf_stage1_5_7.twid_mult.multiplier_Z.t[7]
.sym 15068 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 15069 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 15070 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15071 bf_stage1_5_7.twid_mult.multiplier_Z.p[12]
.sym 15074 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 15077 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 15078 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 15088 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 15089 bf_stage2_4_6.twid_mult.multiplier_Z.count[3]
.sym 15090 bf_stage2_4_6.twid_mult.multiplier_Z.count[4]
.sym 15091 stage_1_valid
.sym 15092 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 15095 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 15098 bf_stage2_4_6.twid_mult.multiplier_Z.count[4]
.sym 15099 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[3]
.sym 15101 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 15103 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 15112 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 15117 bf_stage1_5_7.twid_mult.multiplier_I.state[0]
.sym 15121 bf_stage1_5_7.twid_mult.multiplier_I.state[0]
.sym 15122 stage_1_valid
.sym 15126 bf_stage2_4_6.twid_mult.multiplier_Z.count[4]
.sym 15127 bf_stage2_4_6.twid_mult.multiplier_Z.count[3]
.sym 15143 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 15144 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 15145 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[3]
.sym 15146 bf_stage2_4_6.twid_mult.multiplier_Z.count[4]
.sym 15149 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 15150 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 15151 stage_1_valid
.sym 15152 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 15155 bf_stage1_5_7.twid_mult.multiplier_I.state[0]
.sym 15164 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 15165 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 15166 CLK$SB_IO_IN_$glb_clk
.sym 15168 bf_stage1_5_7.twid_mult.w_mult_z[12]
.sym 15169 bf_stage1_5_7.twid_mult.w_mult_z[11]
.sym 15170 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 15171 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15172 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 15173 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 15174 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15175 bf_stage1_5_7.twid_mult.w_mult_z[10]
.sym 15182 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 15183 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 15187 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 15192 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 15194 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 15196 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 15197 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 15198 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 15199 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 15203 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 15210 bf_stage1_5_7.twid_mult.multiplier_I.p[13]
.sym 15211 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 15213 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 15218 bf_stage1_5_7.twid_mult.multiplier_I.t[13]
.sym 15223 bf_stage1_5_7.twid_mult.multiplier_Z.count[0]
.sym 15226 bf_stage1_5_7.twid_mult.multiplier_Z.count[1]
.sym 15227 bf_stage1_5_7.twid_mult.multiplier_Z.count[2]
.sym 15229 bf_stage1_5_7.twid_mult.multiplier_Z.count[4]
.sym 15231 bf_stage1_5_7.twid_mult.multiplier_Z.count[0]
.sym 15235 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15236 bf_stage1_5_7.twid_mult.multiplier_Z.count[3]
.sym 15241 $nextpnr_ICESTORM_LC_51$O
.sym 15243 bf_stage1_5_7.twid_mult.multiplier_Z.count[0]
.sym 15247 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15250 bf_stage1_5_7.twid_mult.multiplier_Z.count[1]
.sym 15251 bf_stage1_5_7.twid_mult.multiplier_Z.count[0]
.sym 15253 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 15256 bf_stage1_5_7.twid_mult.multiplier_Z.count[2]
.sym 15257 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15259 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 15261 bf_stage1_5_7.twid_mult.multiplier_Z.count[3]
.sym 15263 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 15268 bf_stage1_5_7.twid_mult.multiplier_Z.count[4]
.sym 15269 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 15272 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15274 bf_stage1_5_7.twid_mult.multiplier_I.p[13]
.sym 15275 bf_stage1_5_7.twid_mult.multiplier_I.t[13]
.sym 15281 bf_stage1_5_7.twid_mult.multiplier_Z.count[0]
.sym 15284 bf_stage1_5_7.twid_mult.multiplier_Z.count[1]
.sym 15285 bf_stage1_5_7.twid_mult.multiplier_Z.count[3]
.sym 15286 bf_stage1_5_7.twid_mult.multiplier_Z.count[0]
.sym 15287 bf_stage1_5_7.twid_mult.multiplier_Z.count[2]
.sym 15288 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 15289 CLK$SB_IO_IN_$glb_clk
.sym 15290 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 15291 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15292 bf_stage1_5_7.twid_mult.w_mult_r[12]
.sym 15294 bf_stage1_5_7.twid_mult.w_mult_r[7]
.sym 15295 bf_stage1_5_7.twid_mult.w_mult_r[8]
.sym 15296 bf_stage1_5_7.twid_mult.w_mult_r[10]
.sym 15298 bf_stage1_5_7.twid_mult.w_mult_r[9]
.sym 15303 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 15316 bf_stage1_5_7.twid_mult.multiplier_R.p[9]
.sym 15320 bf_stage1_5_7.twid_mult.multiplier_R.p[7]
.sym 15322 bf_stage1_5_7.twid_mult.multiplier_R.p[10]
.sym 15324 bf_stage1_5_7.twid_mult.multiplier_R.p[8]
.sym 15334 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 15336 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 15337 bf_stage1_5_7.twid_mult.multiplier_I.t[7]
.sym 15341 bf_stage1_5_7.twid_mult.multiplier_I.t[13]
.sym 15342 $PACKER_GND_NET
.sym 15344 bf_stage1_5_7.twid_mult.multiplier_I.t[9]
.sym 15346 bf_stage1_5_7.twid_mult.multiplier_I.t[12]
.sym 15348 bf_stage1_5_7.twid_mult.multiplier_I.t[11]
.sym 15350 bf_stage1_5_7.twid_mult.multiplier_I.t[10]
.sym 15363 bf_stage1_5_7.twid_mult.multiplier_I.t[8]
.sym 15365 bf_stage1_5_7.twid_mult.multiplier_I.t[10]
.sym 15373 bf_stage1_5_7.twid_mult.multiplier_I.t[12]
.sym 15378 bf_stage1_5_7.twid_mult.multiplier_I.t[9]
.sym 15384 bf_stage1_5_7.twid_mult.multiplier_I.t[13]
.sym 15391 bf_stage1_5_7.twid_mult.multiplier_I.t[8]
.sym 15395 $PACKER_GND_NET
.sym 15401 bf_stage1_5_7.twid_mult.multiplier_I.t[11]
.sym 15409 bf_stage1_5_7.twid_mult.multiplier_I.t[7]
.sym 15411 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 15412 CLK$SB_IO_IN_$glb_clk
.sym 15413 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 15414 bf_stage1_5_7.twid_mult.w_mult_r[13]
.sym 15416 bf_stage1_5_7.twid_mult.w_mult_r[11]
.sym 15419 bf_stage1_5_7.twid_mult.w_mult_r[14]
.sym 15426 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 15430 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 15432 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 15436 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 15441 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 15442 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 15443 bf_stage1_5_7.twid_mult.multiplier_R.p[12]
.sym 15445 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 15447 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 15449 bf_stage1_5_7.twid_mult.multiplier_R.p[14]
.sym 15455 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15458 bf_stage1_5_7.twid_mult.multiplier_I.t[14]
.sym 15461 bf_stage1_5_7.twid_mult.multiplier_I.p[14]
.sym 15465 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15466 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 15469 bf_stage1_5_7.twid_mult.multiplier_I.t[12]
.sym 15478 bf_stage1_5_7.twid_mult.multiplier_I.p[12]
.sym 15484 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 15518 bf_stage1_5_7.twid_mult.multiplier_I.p[12]
.sym 15519 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15520 bf_stage1_5_7.twid_mult.multiplier_I.t[12]
.sym 15525 bf_stage1_5_7.twid_mult.multiplier_I.t[14]
.sym 15526 bf_stage1_5_7.twid_mult.multiplier_I.p[14]
.sym 15527 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15530 bf_stage1_5_7.twid_mult.multiplier_I.t[12]
.sym 15531 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15532 bf_stage1_5_7.twid_mult.multiplier_I.p[12]
.sym 15534 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 15535 CLK$SB_IO_IN_$glb_clk
.sym 15536 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 15537 bf_stage1_5_7.twid_mult.multiplier_R.p[9]
.sym 15538 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15539 bf_stage1_5_7.twid_mult.multiplier_R.p[7]
.sym 15540 bf_stage1_5_7.twid_mult.multiplier_R.p[10]
.sym 15541 bf_stage1_5_7.twid_mult.multiplier_R.p[8]
.sym 15542 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15543 bf_stage1_5_7.twid_mult.multiplier_R.p[11]
.sym 15544 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15553 $PACKER_GND_NET
.sym 15556 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 15558 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 15566 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 15571 bf_stage1_5_7.twid_mult.multiplier_R.p[13]
.sym 15579 bf_stage1_5_7.twid_mult.multiplier_R.t[10]
.sym 15580 bf_stage1_5_7.twid_mult.multiplier_R.t[7]
.sym 15596 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 15597 bf_stage1_5_7.twid_mult.multiplier_R.t[9]
.sym 15599 $PACKER_GND_NET
.sym 15601 bf_stage1_5_7.twid_mult.multiplier_R.t[8]
.sym 15607 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 15619 bf_stage1_5_7.twid_mult.multiplier_R.t[9]
.sym 15626 $PACKER_GND_NET
.sym 15631 bf_stage1_5_7.twid_mult.multiplier_R.t[8]
.sym 15643 bf_stage1_5_7.twid_mult.multiplier_R.t[10]
.sym 15656 bf_stage1_5_7.twid_mult.multiplier_R.t[7]
.sym 15657 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 15658 CLK$SB_IO_IN_$glb_clk
.sym 15659 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 15660 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15662 bf_stage1_5_7.twid_mult.multiplier_R.p[12]
.sym 15663 bf_stage1_5_7.twid_mult.multiplier_R.p[13]
.sym 15664 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15665 bf_stage1_5_7.twid_mult.multiplier_R.p[14]
.sym 15666 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15682 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 15703 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 15706 bf_stage1_5_7.twid_mult.multiplier_R.t[11]
.sym 15713 bf_stage1_5_7.twid_mult.multiplier_R.t[12]
.sym 15714 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 15732 bf_stage1_5_7.twid_mult.multiplier_R.t[13]
.sym 15736 bf_stage1_5_7.twid_mult.multiplier_R.t[13]
.sym 15761 bf_stage1_5_7.twid_mult.multiplier_R.t[11]
.sym 15778 bf_stage1_5_7.twid_mult.multiplier_R.t[12]
.sym 15780 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 15781 CLK$SB_IO_IN_$glb_clk
.sym 15782 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 15788 bf_stage2_4_6.twid_mult.multiplier_Z.t[14]
.sym 15815 PIN_1$SB_IO_OUT
.sym 15926 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 16296 PIN_1$SB_IO_OUT
.sym 16379 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 16381 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 16382 bf_stage1_1_5.twid_mult.multiplier_R.state[0]
.sym 16394 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 16419 bf_stage1_0_4.twid_mult.multiplier_Z.count[2]
.sym 16421 bf_stage1_0_4.twid_mult.multiplier_Z.count[4]
.sym 16428 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 16439 bf_stage1_0_4.twid_mult.multiplier_Z.count[1]
.sym 16444 bf_stage1_0_4.twid_mult.multiplier_Z.count[3]
.sym 16446 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 16448 bf_stage1_0_4.twid_mult.multiplier_Z.count[0]
.sym 16449 $nextpnr_ICESTORM_LC_22$O
.sym 16452 bf_stage1_0_4.twid_mult.multiplier_Z.count[0]
.sym 16455 bf_stage1_0_4.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16457 bf_stage1_0_4.twid_mult.multiplier_Z.count[1]
.sym 16461 bf_stage1_0_4.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 16464 bf_stage1_0_4.twid_mult.multiplier_Z.count[2]
.sym 16465 bf_stage1_0_4.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16467 bf_stage1_0_4.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 16469 bf_stage1_0_4.twid_mult.multiplier_Z.count[3]
.sym 16471 bf_stage1_0_4.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 16476 bf_stage1_0_4.twid_mult.multiplier_Z.count[4]
.sym 16477 bf_stage1_0_4.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 16486 bf_stage1_0_4.twid_mult.multiplier_Z.count[0]
.sym 16488 bf_stage1_0_4.twid_mult.multiplier_Z.count[1]
.sym 16495 bf_stage1_0_4.twid_mult.multiplier_Z.count[0]
.sym 16496 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 16497 CLK$SB_IO_IN_$glb_clk
.sym 16498 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 16504 PIN_1$SB_IO_OUT
.sym 16510 bf_stage1_2_6.twid_mult.multiplier_Z.t[0]
.sym 16516 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 16517 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 16520 bf_stage1_1_5.twid_mult.multiplier_R.state[0]
.sym 16531 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 16533 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 16548 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 16551 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 16552 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 16554 PIN_1$SB_IO_OUT
.sym 16567 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 16568 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 16569 bf_stage1_0_4.twid_mult.multiplier_R.t[11]
.sym 16573 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 16582 bf_stage1_0_4.twid_mult.multiplier_Z.count[2]
.sym 16583 bf_stage1_0_4.twid_mult.multiplier_Z.count[3]
.sym 16584 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_I1[0]
.sym 16590 bf_stage1_0_4.twid_mult.multiplier_R.t[5]
.sym 16592 bf_stage1_0_4.twid_mult.multiplier_Z.count[4]
.sym 16594 bf_stage1_0_4.twid_mult.multiplier_Z.count[1]
.sym 16595 bf_stage1_0_4.twid_mult.multiplier_Z.count[0]
.sym 16602 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I2_SB_LUT4_O_I1[0]
.sym 16605 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 16620 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 16621 bf_stage1_0_4.twid_mult.multiplier_Z.count[4]
.sym 16622 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_I1[0]
.sym 16631 bf_stage1_0_4.twid_mult.multiplier_Z.count[4]
.sym 16633 bf_stage1_0_4.twid_mult.multiplier_Z.count[3]
.sym 16634 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I2_SB_LUT4_O_I1[0]
.sym 16637 bf_stage1_0_4.twid_mult.multiplier_Z.count[2]
.sym 16638 bf_stage1_0_4.twid_mult.multiplier_Z.count[1]
.sym 16639 bf_stage1_0_4.twid_mult.multiplier_Z.count[0]
.sym 16640 bf_stage1_0_4.twid_mult.multiplier_Z.count[3]
.sym 16643 bf_stage1_0_4.twid_mult.multiplier_R.t[5]
.sym 16649 bf_stage1_0_4.twid_mult.multiplier_Z.count[2]
.sym 16651 bf_stage1_0_4.twid_mult.multiplier_Z.count[0]
.sym 16652 bf_stage1_0_4.twid_mult.multiplier_Z.count[1]
.sym 16659 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O_$glb_ce
.sym 16660 CLK$SB_IO_IN_$glb_clk
.sym 16661 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 16664 bf_stage1_3_7.twid_mult.multiplier_I.count[2]
.sym 16665 bf_stage1_3_7.twid_mult.multiplier_I.count[3]
.sym 16666 bf_stage1_3_7.twid_mult.multiplier_I.count[4]
.sym 16667 bf_stage1_3_7.twid_mult.multiplier_I.count[0]
.sym 16668 bf_stage1_3_7.twid_mult.multiplier_I.count[1]
.sym 16669 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O[3]
.sym 16673 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 16675 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 16682 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 16688 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 16691 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 16692 PIN_1$SB_IO_OUT
.sym 16693 bf_stage1_2_6.twid_mult.multiplier_Z.t[1]
.sym 16705 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16706 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I2[1]
.sym 16707 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 16708 bf_stage1_0_4.twid_mult.multiplier_R.t[6]
.sym 16715 bf_stage1_0_4.twid_mult.multiplier_R.t[7]
.sym 16720 PIN_1$SB_IO_OUT
.sym 16721 bf_stage1_0_4.twid_mult.multiplier_R.t[9]
.sym 16725 bf_stage1_0_4.twid_mult.multiplier_R.p[8]
.sym 16727 bf_stage1_0_4.twid_mult.multiplier_R.t[8]
.sym 16728 bf_stage1_0_4.twid_mult.multiplier_R.t[10]
.sym 16739 bf_stage1_0_4.twid_mult.multiplier_R.t[7]
.sym 16745 bf_stage1_0_4.twid_mult.multiplier_R.t[9]
.sym 16749 bf_stage1_0_4.twid_mult.multiplier_R.t[8]
.sym 16755 bf_stage1_0_4.twid_mult.multiplier_R.t[10]
.sym 16761 bf_stage1_0_4.twid_mult.multiplier_R.t[6]
.sym 16766 PIN_1$SB_IO_OUT
.sym 16768 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I2[1]
.sym 16769 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 16779 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16780 bf_stage1_0_4.twid_mult.multiplier_R.t[8]
.sym 16781 bf_stage1_0_4.twid_mult.multiplier_R.p[8]
.sym 16782 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O_$glb_ce
.sym 16783 CLK$SB_IO_IN_$glb_clk
.sym 16784 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 16785 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16786 bf_stage1_0_4.twid_mult.multiplier_Z.t[14]
.sym 16787 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16788 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 16789 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 16790 bf_stage1_0_4.twid_mult.multiplier_Z.t[11]
.sym 16791 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 16792 bf_stage1_0_4.twid_mult.multiplier_Z.t[12]
.sym 16795 bf_stage2_4_6.w_e_re[2]
.sym 16801 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 16810 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 16811 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 16816 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 16826 bf_stage1_2_6.twid_mult.multiplier_Z.t[2]
.sym 16829 bf_stage1_0_4.twid_mult.multiplier_R.t[11]
.sym 16834 bf_stage1_0_4.twid_mult.multiplier_R.p[11]
.sym 16835 bf_stage1_0_4.twid_mult.multiplier_R.t[10]
.sym 16836 bf_stage1_0_4.twid_mult.multiplier_R.t[9]
.sym 16838 bf_stage1_0_4.twid_mult.multiplier_R.p[9]
.sym 16839 bf_stage1_0_4.twid_mult.multiplier_R.p[10]
.sym 16841 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16845 bf_stage1_2_6.twid_mult.multiplier_Z.t[11]
.sym 16846 bf_stage1_2_6.twid_mult.multiplier_Z.t[13]
.sym 16851 bf_stage1_2_6.twid_mult.multiplier_Z.t[12]
.sym 16852 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16853 bf_stage1_2_6.twid_mult.multiplier_Z.t[1]
.sym 16855 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16861 bf_stage1_2_6.twid_mult.multiplier_Z.t[1]
.sym 16865 bf_stage1_2_6.twid_mult.multiplier_Z.t[11]
.sym 16872 bf_stage1_0_4.twid_mult.multiplier_R.p[9]
.sym 16873 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16874 bf_stage1_0_4.twid_mult.multiplier_R.t[9]
.sym 16878 bf_stage1_2_6.twid_mult.multiplier_Z.t[13]
.sym 16885 bf_stage1_2_6.twid_mult.multiplier_Z.t[12]
.sym 16889 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16890 bf_stage1_0_4.twid_mult.multiplier_R.p[10]
.sym 16892 bf_stage1_0_4.twid_mult.multiplier_R.t[10]
.sym 16895 bf_stage1_2_6.twid_mult.multiplier_Z.t[2]
.sym 16901 bf_stage1_0_4.twid_mult.multiplier_R.t[11]
.sym 16902 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16903 bf_stage1_0_4.twid_mult.multiplier_R.p[11]
.sym 16905 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_$glb_ce
.sym 16906 CLK$SB_IO_IN_$glb_clk
.sym 16907 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O_$glb_sr
.sym 16908 bf_stage1_0_4.twid_mult.multiplier_Z.t[10]
.sym 16909 bf_stage1_0_4.twid_mult.multiplier_Z.t[9]
.sym 16910 bf_stage1_0_4.twid_mult.multiplier_Z.t[13]
.sym 16911 bf_stage1_0_4.twid_mult.multiplier_Z.t[7]
.sym 16912 bf_stage1_0_4.twid_mult.multiplier_Z.t[4]
.sym 16913 bf_stage1_0_4.twid_mult.multiplier_Z.t[5]
.sym 16914 bf_stage1_0_4.twid_mult.multiplier_Z.t[6]
.sym 16915 bf_stage1_0_4.twid_mult.multiplier_Z.t[8]
.sym 16919 bf_stage2_4_6.w_e_re[1]
.sym 16920 bf_stage1_0_4.twid_mult.multiplier_Z.p[14]
.sym 16922 bf_stage1_0_4.twid_mult.multiplier_Z.p[10]
.sym 16923 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 16924 bf_stage1_0_4.twid_mult.multiplier_Z.p[12]
.sym 16934 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 16935 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 16936 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 16937 bf_stage1_2_6.twid_mult.multiplier_Z.t[13]
.sym 16938 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 16939 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 16940 $PACKER_GND_NET
.sym 16942 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 16950 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 16951 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 16952 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16954 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 16956 bf_stage1_0_4.twid_mult.multiplier_Z.t[12]
.sym 16957 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16958 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 16961 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 16964 PIN_1$SB_IO_OUT
.sym 16967 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 16974 bf_stage1_0_4.twid_mult.multiplier_Z.p[13]
.sym 16975 bf_stage1_0_4.twid_mult.multiplier_Z.t[13]
.sym 16980 bf_stage1_0_4.twid_mult.multiplier_Z.p[12]
.sym 16990 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 16994 PIN_1$SB_IO_OUT
.sym 16995 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 16996 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 17000 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17002 bf_stage1_0_4.twid_mult.multiplier_Z.t[12]
.sym 17003 bf_stage1_0_4.twid_mult.multiplier_Z.p[12]
.sym 17006 bf_stage1_0_4.twid_mult.multiplier_Z.p[13]
.sym 17007 bf_stage1_0_4.twid_mult.multiplier_Z.t[13]
.sym 17009 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17015 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 17020 PIN_1$SB_IO_OUT
.sym 17021 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 17028 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 17029 CLK$SB_IO_IN_$glb_clk
.sym 17031 bf_stage1_3_7.twid_mult.multiplier_I.p[2]
.sym 17032 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 17033 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 17034 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFESR_Q_E
.sym 17037 bf_stage1_3_7.twid_mult.multiplier_I.p[3]
.sym 17038 bf_stage1_0_4.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 17058 bf_stage1_0_4.twid_mult.multiplier_R.p[10]
.sym 17060 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 17062 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17063 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 17064 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 17066 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 17073 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17075 bf_stage1_0_4.twid_mult.multiplier_Z.t[7]
.sym 17076 bf_stage1_0_4.twid_mult.multiplier_Z.t[4]
.sym 17078 bf_stage1_0_4.twid_mult.multiplier_Z.t[6]
.sym 17080 bf_stage1_0_4.twid_mult.multiplier_Z.p[4]
.sym 17081 bf_stage1_0_4.twid_mult.multiplier_Z.p[13]
.sym 17082 bf_stage1_0_4.twid_mult.multiplier_Z.p[6]
.sym 17083 bf_stage1_0_4.twid_mult.multiplier_Z.p[7]
.sym 17084 bf_stage1_0_4.twid_mult.multiplier_Z.p[5]
.sym 17085 bf_stage1_0_4.twid_mult.multiplier_Z.t[5]
.sym 17086 bf_stage1_0_4.twid_mult.multiplier_Z.p[12]
.sym 17095 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17099 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 17102 bf_stage1_0_4.twid_mult.multiplier_Z.p[14]
.sym 17106 bf_stage1_0_4.twid_mult.multiplier_Z.p[12]
.sym 17111 bf_stage1_0_4.twid_mult.multiplier_Z.p[4]
.sym 17112 bf_stage1_0_4.twid_mult.multiplier_Z.t[5]
.sym 17113 bf_stage1_0_4.twid_mult.multiplier_Z.p[5]
.sym 17114 bf_stage1_0_4.twid_mult.multiplier_Z.t[4]
.sym 17120 bf_stage1_0_4.twid_mult.multiplier_Z.p[14]
.sym 17124 bf_stage1_0_4.twid_mult.multiplier_Z.t[4]
.sym 17129 bf_stage1_0_4.twid_mult.multiplier_Z.p[13]
.sym 17135 bf_stage1_0_4.twid_mult.multiplier_Z.p[6]
.sym 17141 bf_stage1_0_4.twid_mult.multiplier_Z.p[7]
.sym 17142 bf_stage1_0_4.twid_mult.multiplier_Z.t[7]
.sym 17144 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17147 bf_stage1_0_4.twid_mult.multiplier_Z.p[6]
.sym 17149 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17150 bf_stage1_0_4.twid_mult.multiplier_Z.t[6]
.sym 17151 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 17152 CLK$SB_IO_IN_$glb_clk
.sym 17156 bf_stage1_0_4.twid_mult.w_mult_r[8]
.sym 17157 bf_stage1_0_4.twid_mult.w_mult_r[9]
.sym 17158 bf_stage1_0_4.twid_mult.w_mult_r[11]
.sym 17160 bf_stage1_0_4.twid_mult.w_mult_r[10]
.sym 17161 bf_stage1_0_4.twid_mult.w_mult_r[12]
.sym 17165 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17172 bf_stage3_0_1.twid_mult.multiplier_R.p[3]
.sym 17176 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 17179 bf_stage1_0_4.twid_mult.w_mult_r[11]
.sym 17180 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 17181 bf_stage1_0_4.twid_mult.multiplier_Z.t[9]
.sym 17183 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 17185 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 17187 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17195 bf_stage1_0_4.twid_mult.w_mult_r[5]
.sym 17197 bf_stage1_0_4.twid_mult.w_mult_r[6]
.sym 17198 bf_stage1_0_4.twid_mult.w_mult_z[5]
.sym 17199 bf_stage1_0_4.twid_mult.w_mult_z[4]
.sym 17200 bf_stage1_0_4.twid_mult.w_mult_z[6]
.sym 17201 bf_stage1_0_4.twid_mult.multiplier_R.p[7]
.sym 17203 bf_stage1_0_4.twid_mult.multiplier_R.p[13]
.sym 17204 bf_stage1_0_4.twid_mult.multiplier_R.p[4]
.sym 17206 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17207 bf_stage1_0_4.twid_mult.multiplier_R.p[6]
.sym 17208 bf_stage1_0_4.twid_mult.multiplier_R.p[14]
.sym 17211 bf_stage1_0_4.twid_mult.multiplier_R.p[5]
.sym 17216 bf_stage1_0_4.twid_mult.w_mult_r[4]
.sym 17223 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 17228 bf_stage1_0_4.twid_mult.multiplier_R.p[5]
.sym 17237 bf_stage1_0_4.twid_mult.multiplier_R.p[14]
.sym 17243 bf_stage1_0_4.twid_mult.multiplier_R.p[6]
.sym 17246 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 17248 bf_stage1_0_4.twid_mult.w_mult_z[6]
.sym 17249 bf_stage1_0_4.twid_mult.w_mult_r[6]
.sym 17252 bf_stage1_0_4.twid_mult.w_mult_r[5]
.sym 17253 bf_stage1_0_4.twid_mult.w_mult_z[5]
.sym 17254 bf_stage1_0_4.twid_mult.w_mult_z[4]
.sym 17255 bf_stage1_0_4.twid_mult.w_mult_r[4]
.sym 17259 bf_stage1_0_4.twid_mult.multiplier_R.p[4]
.sym 17267 bf_stage1_0_4.twid_mult.multiplier_R.p[13]
.sym 17273 bf_stage1_0_4.twid_mult.multiplier_R.p[7]
.sym 17274 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17275 CLK$SB_IO_IN_$glb_clk
.sym 17277 bf_stage1_0_4.twid_mult.multiplier_Z.p[9]
.sym 17278 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 17279 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17280 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17281 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17282 bf_stage1_0_4.twid_mult.multiplier_Z.p[8]
.sym 17283 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_I0[0]
.sym 17284 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 17288 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 17295 bf_stage1_0_4.twid_mult.multiplier_R.p[9]
.sym 17301 bf_stage1_0_4.twid_mult.w_mult_r[8]
.sym 17302 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 17303 bf_stage1_0_4.twid_mult.w_mult_r[9]
.sym 17305 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 17308 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 17310 bf_stage1_0_4.twid_mult.w_mult_r[13]
.sym 17311 bf_stage1_0_4.twid_mult.w_mult_r[12]
.sym 17319 bf_stage1_0_4.twid_mult.multiplier_Z.p[5]
.sym 17320 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 17325 bf_stage1_0_4.twid_mult.w_mult_r[7]
.sym 17326 bf_stage1_0_4.twid_mult.w_mult_z[7]
.sym 17327 bf_stage1_0_4.twid_mult.multiplier_Z.p[4]
.sym 17328 bf_stage1_0_4.twid_mult.w_mult_r[8]
.sym 17329 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17330 bf_stage1_0_4.twid_mult.multiplier_Z.p[10]
.sym 17333 bf_stage1_0_4.twid_mult.multiplier_Z.p[7]
.sym 17334 bf_stage1_0_4.twid_mult.w_mult_z[7]
.sym 17339 bf_stage1_0_4.twid_mult.multiplier_Z.p[8]
.sym 17340 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 17353 bf_stage1_0_4.twid_mult.multiplier_Z.p[7]
.sym 17357 bf_stage1_0_4.twid_mult.w_mult_r[7]
.sym 17358 bf_stage1_0_4.twid_mult.w_mult_z[7]
.sym 17359 bf_stage1_0_4.twid_mult.w_mult_r[8]
.sym 17360 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17363 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17364 bf_stage1_0_4.twid_mult.w_mult_z[7]
.sym 17366 bf_stage1_0_4.twid_mult.w_mult_r[7]
.sym 17369 bf_stage1_0_4.twid_mult.multiplier_Z.p[5]
.sym 17375 bf_stage1_0_4.twid_mult.multiplier_Z.p[4]
.sym 17383 bf_stage1_0_4.twid_mult.multiplier_Z.p[8]
.sym 17388 bf_stage1_0_4.twid_mult.multiplier_Z.p[10]
.sym 17393 bf_stage1_0_4.twid_mult.w_mult_z[7]
.sym 17394 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 17395 bf_stage1_0_4.twid_mult.w_mult_r[7]
.sym 17396 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17397 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 17398 CLK$SB_IO_IN_$glb_clk
.sym 17400 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17401 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 17402 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 17403 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 17404 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 17405 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 17406 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17407 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 17418 bf_stage1_3_7.twid_mult.multiplier_I.p[9]
.sym 17424 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 17432 bf_stage2_4_6.w_e_re[3]
.sym 17433 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17442 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 17446 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 17447 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 17449 bf_stage1_0_4.twid_mult.multiplier_Z.p[9]
.sym 17450 bf_stage1_0_4.twid_mult.w_mult_z[14]
.sym 17451 bf_stage1_0_4.twid_mult.w_mult_r[14]
.sym 17453 bf_stage1_0_4.twid_mult.multiplier_Z.p[11]
.sym 17455 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 17456 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 17463 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17468 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 17470 bf_stage1_0_4.twid_mult.w_mult_r[13]
.sym 17471 bf_stage1_0_4.twid_mult.w_mult_r[12]
.sym 17476 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 17482 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 17487 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 17488 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 17489 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 17492 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 17493 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17494 bf_stage1_0_4.twid_mult.w_mult_r[12]
.sym 17495 bf_stage1_0_4.twid_mult.w_mult_r[13]
.sym 17499 bf_stage1_0_4.twid_mult.multiplier_Z.p[11]
.sym 17504 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 17505 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 17506 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 17511 bf_stage1_0_4.twid_mult.multiplier_Z.p[9]
.sym 17516 bf_stage1_0_4.twid_mult.w_mult_r[14]
.sym 17519 bf_stage1_0_4.twid_mult.w_mult_z[14]
.sym 17520 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 17521 CLK$SB_IO_IN_$glb_clk
.sym 17523 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 17524 stage_1_valid
.sym 17525 bf_stage2_4_6.w_e_re[3]
.sym 17526 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 17527 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 17528 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 17529 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 17530 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 17533 bf_stage2_4_6.w_e_re[8]
.sym 17543 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17544 bf_stage1_3_7.twid_mult.w_neg_z[13]
.sym 17548 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 17552 bf_stage1_0_4.twid_mult.w_mult_z[11]
.sym 17555 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17558 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 17565 bf_stage1_0_4.twid_mult.w_mult_r[13]
.sym 17566 bf_stage2_4_6.w_neg_b_re[2]
.sym 17567 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 17569 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 17570 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 17571 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I0[0]
.sym 17573 bf_stage2_4_6.w_neg_b_re[1]
.sym 17574 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 17575 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17576 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 17578 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 17579 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 17588 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 17597 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 17598 bf_stage1_0_4.twid_mult.w_mult_r[13]
.sym 17599 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17600 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 17603 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 17610 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 17615 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 17616 bf_stage2_4_6.w_neg_b_re[2]
.sym 17617 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I0[0]
.sym 17618 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 17622 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 17627 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I0[0]
.sym 17628 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 17629 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 17630 bf_stage2_4_6.w_neg_b_re[2]
.sym 17634 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 17635 bf_stage2_4_6.w_neg_b_re[1]
.sym 17636 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 17639 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 17641 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 17642 bf_stage2_4_6.w_neg_b_re[1]
.sym 17643 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_O_$glb_ce
.sym 17644 CLK$SB_IO_IN_$glb_clk
.sym 17646 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 17647 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 17648 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 17649 bf_stage2_4_6.w_e_re[5]
.sym 17650 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 17651 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 17652 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 17653 bf_stage2_4_6.w_e_re[4]
.sym 17656 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17663 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 17670 bf_stage2_4_6.w_e_re[3]
.sym 17673 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 17677 bf_stage2_4_6.w_e_re[2]
.sym 17679 bf_stage2_4_6.w_e_re[1]
.sym 17680 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 17689 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 17693 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 17696 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 17699 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 17706 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 17707 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 17713 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 17714 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 17719 $nextpnr_ICESTORM_LC_65$O
.sym 17722 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 17725 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17728 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 17729 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 17731 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17734 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 17735 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17737 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17739 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 17741 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17743 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17745 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 17747 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17749 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17751 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 17753 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17755 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 17757 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 17759 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17763 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 17765 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 17769 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[10]
.sym 17770 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[4]
.sym 17771 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[5]
.sym 17772 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 17773 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 17774 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[0]
.sym 17775 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17776 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 17784 bf_stage2_4_6.w_e_re[5]
.sym 17786 bf_stage2_4_6.w_e_re[4]
.sym 17790 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 17801 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 17810 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 17813 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17815 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 17816 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 17817 bf_stage2_4_6.w_neg_b_re[7]
.sym 17818 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17820 bf_stage1_0_4.twid_mult.multiplier_I.p[10]
.sym 17823 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 17824 bf_stage2_4_6.w_neg_b_re[6]
.sym 17826 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 17827 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17828 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 17830 bf_stage1_0_4.twid_mult.multiplier_I.t[10]
.sym 17833 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 17836 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17838 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 17844 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 17845 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 17846 bf_stage2_4_6.w_neg_b_re[6]
.sym 17849 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17851 bf_stage2_4_6.w_neg_b_re[7]
.sym 17852 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 17855 bf_stage1_0_4.twid_mult.multiplier_I.t[10]
.sym 17856 bf_stage1_0_4.twid_mult.multiplier_I.p[10]
.sym 17858 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17861 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17862 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 17863 bf_stage2_4_6.w_neg_b_re[7]
.sym 17867 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 17868 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 17869 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 17870 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17873 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 17874 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 17875 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17876 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 17880 bf_stage2_4_6.w_neg_b_re[6]
.sym 17881 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 17882 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 17885 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17887 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 17889 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I0_O
.sym 17890 CLK$SB_IO_IN_$glb_clk
.sym 17891 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O_$glb_sr
.sym 17892 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[1]
.sym 17893 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17894 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 17895 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[3]
.sym 17896 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[2]
.sym 17897 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 17898 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[6]
.sym 17899 bf_stage1_5_7.w_e_im[1]
.sym 17905 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 17906 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 17908 bf_stage2_4_6.w_e_re[8]
.sym 17912 bf_stage2_4_6.w_e_re[7]
.sym 17913 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 17914 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17915 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 17916 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17920 bf_stage2_4_6.w_e_re[3]
.sym 17923 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17933 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17934 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 17935 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17936 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 17938 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 17939 bf_stage1_0_4.twid_mult.w_neg_z[9]
.sym 17940 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 17943 bf_stage1_0_4.twid_mult.w_neg_z[8]
.sym 17944 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 17946 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 17950 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17951 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 17952 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 17953 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17960 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17961 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 17966 bf_stage1_0_4.twid_mult.w_neg_z[9]
.sym 17967 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 17968 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 17972 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 17973 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 17974 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 17975 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 17978 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17979 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17981 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 17984 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 17986 bf_stage1_0_4.twid_mult.w_neg_z[8]
.sym 17987 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17990 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17991 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 17993 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 17996 bf_stage1_0_4.twid_mult.w_neg_z[8]
.sym 17997 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17998 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 18003 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 18008 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 18009 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 18010 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 18011 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 18012 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 18013 CLK$SB_IO_IN_$glb_clk
.sym 18016 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18017 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[0]
.sym 18019 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 18020 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[1]
.sym 18021 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[2]
.sym 18022 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 18026 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 18031 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 18033 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18036 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 18037 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18043 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 18045 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 18048 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 18050 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 18059 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 18065 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 18069 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 18070 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 18071 bf_stage2_4_6.w_e_im[1]
.sym 18072 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 18076 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 18077 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[2]
.sym 18082 bf_stage2_4_6.w_neg_b_im[1]
.sym 18083 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 18084 bf_stage2_4_6.w_e_re[1]
.sym 18085 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 18095 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 18096 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 18098 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 18107 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 18108 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 18109 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[2]
.sym 18114 bf_stage2_4_6.w_e_re[1]
.sym 18115 bf_stage2_4_6.w_e_im[1]
.sym 18120 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 18121 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 18122 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 18125 bf_stage2_4_6.w_e_im[1]
.sym 18126 bf_stage2_4_6.w_e_re[1]
.sym 18132 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 18133 bf_stage2_4_6.w_neg_b_im[1]
.sym 18135 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 18136 CLK$SB_IO_IN_$glb_clk
.sym 18137 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 18138 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[6]
.sym 18139 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[3]
.sym 18140 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I0[2]
.sym 18141 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I0[0]
.sym 18142 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[4]
.sym 18143 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[2]
.sym 18144 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 18145 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[5]
.sym 18148 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 18149 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18154 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 18155 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18158 stage_2_valid
.sym 18162 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 18164 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 18165 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 18170 bf_stage3_4_5.twid_mult.multiplier_R.count[2]
.sym 18180 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18181 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 18182 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 18183 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18186 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 18190 bf_stage2_4_6.w_e_re[4]
.sym 18191 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 18192 bf_stage2_4_6.w_e_re[3]
.sym 18193 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 18195 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 18196 bf_stage2_4_6.twid_mult.w_neg_y[1]
.sym 18197 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 18204 bf_stage2_4_6.w_e_re[2]
.sym 18205 bf_stage2_4_6.twid_mult.w_neg_y[2]
.sym 18206 bf_stage2_4_6.twid_mult.w_neg_y[3]
.sym 18212 bf_stage2_4_6.w_e_re[2]
.sym 18213 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 18215 bf_stage2_4_6.twid_mult.w_neg_y[1]
.sym 18219 bf_stage2_4_6.w_e_re[3]
.sym 18220 bf_stage2_4_6.twid_mult.w_neg_y[2]
.sym 18221 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18225 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 18226 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 18227 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 18231 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 18232 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 18233 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 18237 bf_stage2_4_6.twid_mult.w_neg_y[1]
.sym 18238 bf_stage2_4_6.w_e_re[2]
.sym 18239 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 18243 bf_stage2_4_6.w_e_re[4]
.sym 18244 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18245 bf_stage2_4_6.twid_mult.w_neg_y[3]
.sym 18248 bf_stage2_4_6.twid_mult.w_neg_y[3]
.sym 18249 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18250 bf_stage2_4_6.w_e_re[4]
.sym 18254 bf_stage2_4_6.twid_mult.w_neg_y[2]
.sym 18255 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18258 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 18259 CLK$SB_IO_IN_$glb_clk
.sym 18262 bf_stage3_4_5.twid_mult.multiplier_R.count[1]
.sym 18263 bf_stage3_4_5.twid_mult.multiplier_R.count[2]
.sym 18264 bf_stage3_4_5.twid_mult.multiplier_R.count[3]
.sym 18265 bf_stage3_4_5.twid_mult.multiplier_R.count[4]
.sym 18266 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 18267 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 18268 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 18269 write_data_SB_DFFESR_Q_R
.sym 18274 bf_stage1_5_7.twid_mult.multiplier_R.count[2]
.sym 18276 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 18279 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 18281 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 18285 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 18286 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 18288 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 18291 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 18293 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 18295 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 18302 bf_stage2_4_6.w_e_re[7]
.sym 18304 bf_stage2_4_6.w_e_re[8]
.sym 18309 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[5]
.sym 18312 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I0[2]
.sym 18313 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I0[0]
.sym 18316 bf_stage2_4_6.twid_mult.w_neg_y[6]
.sym 18317 bf_stage2_4_6.twid_mult.w_neg_y[7]
.sym 18318 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18320 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 18321 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 18322 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I0[1]
.sym 18324 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 18325 bf_stage1_5_7.twid_mult.multiplier_R.count[0]
.sym 18326 bf_stage3_4_5.twid_mult.multiplier_R.state[0]
.sym 18329 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 18331 bf_stage1_5_7.twid_mult.multiplier_R.count[2]
.sym 18332 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 18337 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 18341 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 18342 bf_stage2_4_6.twid_mult.w_neg_y[7]
.sym 18344 bf_stage2_4_6.w_e_re[8]
.sym 18347 bf_stage2_4_6.w_e_re[7]
.sym 18349 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18350 bf_stage2_4_6.twid_mult.w_neg_y[6]
.sym 18353 bf_stage3_4_5.twid_mult.multiplier_R.state[0]
.sym 18359 bf_stage1_5_7.twid_mult.multiplier_R.count[2]
.sym 18360 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[5]
.sym 18361 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 18362 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 18365 bf_stage1_5_7.twid_mult.multiplier_R.count[0]
.sym 18366 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I0[1]
.sym 18367 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I0[2]
.sym 18368 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I0[0]
.sym 18371 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18372 bf_stage2_4_6.twid_mult.w_neg_y[6]
.sym 18373 bf_stage2_4_6.w_e_re[7]
.sym 18381 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 18382 CLK$SB_IO_IN_$glb_clk
.sym 18384 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[6]
.sym 18385 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 18386 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I0[0]
.sym 18387 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1[1]
.sym 18388 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 18389 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I0_SB_LUT4_O_I2[2]
.sym 18390 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 18391 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[10]
.sym 18396 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 18401 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 18404 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 18405 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 18408 bf_stage1_5_7.w_e_re[3]
.sym 18410 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18411 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 18413 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18414 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 18416 $PACKER_GND_NET
.sym 18417 bf_stage1_5_7.w_e_re[4]
.sym 18419 bf_stage1_5_7.w_e_re[6]
.sym 18427 bf_stage3_4_5.twid_mult.multiplier_Z.count[2]
.sym 18429 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18431 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 18436 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 18437 bf_stage3_4_5.twid_mult.multiplier_Z.count[4]
.sym 18439 bf_stage3_4_5.twid_mult.multiplier_Z.count[1]
.sym 18442 bf_stage2_4_6.w_e_re[8]
.sym 18448 bf_stage3_4_5.twid_mult.multiplier_Z.count[0]
.sym 18452 bf_stage3_4_5.twid_mult.multiplier_Z.count[3]
.sym 18456 bf_stage2_4_6.twid_mult.w_neg_y[7]
.sym 18457 $nextpnr_ICESTORM_LC_11$O
.sym 18459 bf_stage3_4_5.twid_mult.multiplier_Z.count[0]
.sym 18463 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18466 bf_stage3_4_5.twid_mult.multiplier_Z.count[1]
.sym 18469 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18472 bf_stage3_4_5.twid_mult.multiplier_Z.count[2]
.sym 18473 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18475 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 18477 bf_stage3_4_5.twid_mult.multiplier_Z.count[3]
.sym 18479 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18483 bf_stage3_4_5.twid_mult.multiplier_Z.count[4]
.sym 18485 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 18488 bf_stage2_4_6.w_e_re[8]
.sym 18489 bf_stage2_4_6.twid_mult.w_neg_y[7]
.sym 18491 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 18495 bf_stage3_4_5.twid_mult.multiplier_Z.count[0]
.sym 18497 bf_stage3_4_5.twid_mult.multiplier_Z.count[1]
.sym 18502 bf_stage3_4_5.twid_mult.multiplier_Z.count[0]
.sym 18504 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 18505 CLK$SB_IO_IN_$glb_clk
.sym 18506 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18507 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[3]
.sym 18508 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[4]
.sym 18509 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[5]
.sym 18510 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[2]
.sym 18511 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[0]
.sym 18512 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 18513 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[1]
.sym 18514 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 18520 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 18521 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18524 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 18530 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 18531 stage_1_valid
.sym 18536 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 18539 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18542 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 18550 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[3]
.sym 18552 bf_stage3_4_5.twid_mult.multiplier_Z.count[4]
.sym 18556 stage_2_valid
.sym 18558 bf_stage3_4_5.twid_mult.multiplier_Z.count[2]
.sym 18559 bf_stage3_4_5.twid_mult.multiplier_Z.count[3]
.sym 18560 bf_stage3_4_5.twid_mult.multiplier_Z.count[4]
.sym 18562 bf_stage3_4_5.twid_mult.multiplier_Z.count[1]
.sym 18563 bf_stage3_4_5.twid_mult.multiplier_Z.count[0]
.sym 18564 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 18566 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18567 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 18572 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 18575 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 18577 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 18578 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 18581 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18587 stage_2_valid
.sym 18588 bf_stage3_4_5.twid_mult.multiplier_Z.count[4]
.sym 18589 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 18590 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 18593 bf_stage3_4_5.twid_mult.multiplier_Z.count[3]
.sym 18594 bf_stage3_4_5.twid_mult.multiplier_Z.count[1]
.sym 18596 bf_stage3_4_5.twid_mult.multiplier_Z.count[2]
.sym 18600 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 18601 stage_2_valid
.sym 18602 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 18606 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 18611 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 18612 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[3]
.sym 18613 bf_stage3_4_5.twid_mult.multiplier_Z.count[4]
.sym 18614 bf_stage3_4_5.twid_mult.multiplier_Z.count[0]
.sym 18617 bf_stage3_4_5.twid_mult.multiplier_Z.count[0]
.sym 18618 bf_stage3_4_5.twid_mult.multiplier_Z.count[2]
.sym 18619 bf_stage3_4_5.twid_mult.multiplier_Z.count[3]
.sym 18620 bf_stage3_4_5.twid_mult.multiplier_Z.count[1]
.sym 18627 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 18628 CLK$SB_IO_IN_$glb_clk
.sym 18631 bf_stage1_5_7.twid_mult.multiplier_Z.t[0]
.sym 18632 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18634 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 18635 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 18636 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[0]
.sym 18637 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[1]
.sym 18638 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 18642 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 18644 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 18647 bf_stage1_5_7.w_e_re[2]
.sym 18650 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 18661 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 18663 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 18664 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 18672 bf_stage1_5_7.twid_mult.multiplier_I.count[1]
.sym 18673 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 18684 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 18694 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I3[2]
.sym 18697 bf_stage1_5_7.twid_mult.multiplier_I.count[2]
.sym 18698 bf_stage1_5_7.twid_mult.multiplier_I.count[3]
.sym 18699 bf_stage1_5_7.twid_mult.multiplier_I.count[4]
.sym 18700 bf_stage1_5_7.twid_mult.multiplier_I.count[0]
.sym 18703 $nextpnr_ICESTORM_LC_47$O
.sym 18706 bf_stage1_5_7.twid_mult.multiplier_I.count[0]
.sym 18709 bf_stage1_5_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18712 bf_stage1_5_7.twid_mult.multiplier_I.count[1]
.sym 18713 bf_stage1_5_7.twid_mult.multiplier_I.count[0]
.sym 18715 bf_stage1_5_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18717 bf_stage1_5_7.twid_mult.multiplier_I.count[2]
.sym 18719 bf_stage1_5_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18721 bf_stage1_5_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 18723 bf_stage1_5_7.twid_mult.multiplier_I.count[3]
.sym 18725 bf_stage1_5_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18729 bf_stage1_5_7.twid_mult.multiplier_I.count[4]
.sym 18731 bf_stage1_5_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 18735 bf_stage1_5_7.twid_mult.multiplier_I.count[0]
.sym 18740 bf_stage1_5_7.twid_mult.multiplier_I.count[0]
.sym 18741 bf_stage1_5_7.twid_mult.multiplier_I.count[4]
.sym 18743 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I3[2]
.sym 18746 bf_stage1_5_7.twid_mult.multiplier_I.count[1]
.sym 18747 bf_stage1_5_7.twid_mult.multiplier_I.count[3]
.sym 18748 bf_stage1_5_7.twid_mult.multiplier_I.count[2]
.sym 18750 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 18751 CLK$SB_IO_IN_$glb_clk
.sym 18752 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 18753 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 18754 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 18755 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18756 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 18758 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 18759 bf_stage1_5_7.twid_mult.multiplier_Z.t[3]
.sym 18769 bf_stage1_5_7.twid_mult.multiplier_Z.t[2]
.sym 18770 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[1]
.sym 18771 bf_stage1_5_7.twid_mult.multiplier_Z.t[1]
.sym 18774 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 18776 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 18780 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 18782 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 18796 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18798 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18801 bf_stage1_5_7.twid_mult.multiplier_Z.p[2]
.sym 18803 bf_stage1_5_7.twid_mult.multiplier_Z.t[0]
.sym 18805 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 18807 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18808 bf_stage1_5_7.twid_mult.multiplier_Z.p[3]
.sym 18811 bf_stage1_5_7.twid_mult.multiplier_Z.p[1]
.sym 18815 bf_stage1_5_7.twid_mult.multiplier_Z.t[2]
.sym 18817 bf_stage1_5_7.twid_mult.multiplier_Z.t[1]
.sym 18821 bf_stage1_5_7.twid_mult.multiplier_Z.p[0]
.sym 18824 bf_stage1_5_7.twid_mult.multiplier_Z.t[3]
.sym 18833 bf_stage1_5_7.twid_mult.multiplier_Z.t[1]
.sym 18834 bf_stage1_5_7.twid_mult.multiplier_Z.p[0]
.sym 18835 bf_stage1_5_7.twid_mult.multiplier_Z.p[1]
.sym 18836 bf_stage1_5_7.twid_mult.multiplier_Z.t[0]
.sym 18839 bf_stage1_5_7.twid_mult.multiplier_Z.t[0]
.sym 18840 bf_stage1_5_7.twid_mult.multiplier_Z.p[1]
.sym 18841 bf_stage1_5_7.twid_mult.multiplier_Z.p[0]
.sym 18842 bf_stage1_5_7.twid_mult.multiplier_Z.t[1]
.sym 18846 bf_stage1_5_7.twid_mult.multiplier_Z.p[0]
.sym 18848 bf_stage1_5_7.twid_mult.multiplier_Z.t[0]
.sym 18851 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18852 bf_stage1_5_7.twid_mult.multiplier_Z.t[2]
.sym 18854 bf_stage1_5_7.twid_mult.multiplier_Z.p[2]
.sym 18863 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18864 bf_stage1_5_7.twid_mult.multiplier_Z.p[3]
.sym 18866 bf_stage1_5_7.twid_mult.multiplier_Z.t[3]
.sym 18869 bf_stage1_5_7.twid_mult.multiplier_Z.p[2]
.sym 18871 bf_stage1_5_7.twid_mult.multiplier_Z.t[2]
.sym 18872 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18873 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 18874 CLK$SB_IO_IN_$glb_clk
.sym 18875 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18876 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18877 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 18878 bf_stage1_5_7.twid_mult.w_mult_z[4]
.sym 18879 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18880 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 18881 bf_stage1_5_7.twid_mult.w_mult_z[6]
.sym 18882 bf_stage1_5_7.twid_mult.w_mult_z[3]
.sym 18883 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 18890 bf_stage1_5_7.twid_mult.multiplier_Z.t[11]
.sym 18892 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 18893 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 18895 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 18898 bf_stage1_5_7.twid_mult.multiplier_Z.t[13]
.sym 18902 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 18908 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 18909 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 18910 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18919 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 18920 bf_stage1_5_7.twid_mult.multiplier_Z.p[0]
.sym 18926 bf_stage1_5_7.twid_mult.multiplier_Z.p[1]
.sym 18932 bf_stage1_5_7.twid_mult.multiplier_Z.p[2]
.sym 18952 bf_stage1_5_7.twid_mult.multiplier_Z.p[1]
.sym 18970 bf_stage1_5_7.twid_mult.multiplier_Z.p[0]
.sym 18986 bf_stage1_5_7.twid_mult.multiplier_Z.p[2]
.sym 18996 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 18997 CLK$SB_IO_IN_$glb_clk
.sym 18999 bf_stage1_5_7.twid_mult.w_mult_z[9]
.sym 19000 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19001 bf_stage1_5_7.twid_mult.w_mult_z[5]
.sym 19002 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19003 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 19004 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 19005 bf_stage1_5_7.twid_mult.w_mult_z[14]
.sym 19006 bf_stage1_5_7.twid_mult.w_mult_z[7]
.sym 19011 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19015 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 19017 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 19019 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 19021 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 19023 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 19024 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 19025 bf_stage1_5_7.twid_mult.multiplier_I.p[8]
.sym 19027 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 19028 stage_1_valid
.sym 19029 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19030 bf_stage1_5_7.twid_mult.w_mult_z[7]
.sym 19031 bf_stage1_5_7.twid_mult.multiplier_I.p[9]
.sym 19032 bf_stage1_5_7.twid_mult.w_mult_z[9]
.sym 19033 bf_stage1_5_7.twid_mult.multiplier_Z.t[12]
.sym 19034 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19040 bf_stage1_5_7.twid_mult.multiplier_Z.t[12]
.sym 19041 bf_stage1_5_7.twid_mult.multiplier_Z.p[8]
.sym 19043 bf_stage1_5_7.twid_mult.multiplier_Z.p[12]
.sym 19044 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 19045 bf_stage1_5_7.twid_mult.multiplier_Z.t[7]
.sym 19047 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19050 bf_stage1_5_7.twid_mult.multiplier_Z.p[13]
.sym 19052 bf_stage1_5_7.twid_mult.multiplier_Z.p[7]
.sym 19055 bf_stage1_5_7.twid_mult.multiplier_Z.t[8]
.sym 19056 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19059 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19061 bf_stage1_5_7.twid_mult.multiplier_Z.p[14]
.sym 19062 bf_stage1_5_7.twid_mult.multiplier_Z.t[14]
.sym 19063 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19064 bf_stage1_5_7.twid_mult.multiplier_Z.t[13]
.sym 19067 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 19069 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19074 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19075 bf_stage1_5_7.twid_mult.multiplier_Z.t[12]
.sym 19076 bf_stage1_5_7.twid_mult.multiplier_Z.p[12]
.sym 19079 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19080 bf_stage1_5_7.twid_mult.multiplier_Z.t[8]
.sym 19081 bf_stage1_5_7.twid_mult.multiplier_Z.p[8]
.sym 19086 bf_stage1_5_7.twid_mult.multiplier_Z.p[13]
.sym 19087 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19088 bf_stage1_5_7.twid_mult.multiplier_Z.t[13]
.sym 19091 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19092 bf_stage1_5_7.twid_mult.multiplier_Z.t[12]
.sym 19093 bf_stage1_5_7.twid_mult.multiplier_Z.p[12]
.sym 19098 bf_stage1_5_7.twid_mult.multiplier_Z.p[7]
.sym 19099 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19100 bf_stage1_5_7.twid_mult.multiplier_Z.t[7]
.sym 19103 bf_stage1_5_7.twid_mult.multiplier_Z.p[14]
.sym 19105 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19106 bf_stage1_5_7.twid_mult.multiplier_Z.t[14]
.sym 19109 bf_stage1_5_7.twid_mult.multiplier_Z.t[8]
.sym 19110 bf_stage1_5_7.twid_mult.multiplier_Z.p[8]
.sym 19112 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19115 bf_stage1_5_7.twid_mult.multiplier_Z.t[13]
.sym 19116 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19117 bf_stage1_5_7.twid_mult.multiplier_Z.p[13]
.sym 19119 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 19120 CLK$SB_IO_IN_$glb_clk
.sym 19121 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 19122 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 19123 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 19124 bf_stage1_5_7.twid_mult.w_mult_i[9]
.sym 19125 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[2]
.sym 19126 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 19127 bf_stage1_5_7.twid_mult.w_mult_i[8]
.sym 19128 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 19129 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 19132 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 19135 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 19140 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 19151 bf_stage1_5_7.twid_mult.w_mult_z[12]
.sym 19152 bf_stage1_5_7.twid_mult.w_mult_z[13]
.sym 19154 bf_stage1_5_7.twid_mult.w_mult_z[14]
.sym 19155 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 19156 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 19164 bf_stage1_5_7.twid_mult.multiplier_Z.p[8]
.sym 19165 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 19170 bf_stage1_5_7.twid_mult.multiplier_I.state[0]
.sym 19173 bf_stage1_5_7.twid_mult.multiplier_Z.p[13]
.sym 19174 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[1]
.sym 19175 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 19177 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 19178 bf_stage1_5_7.twid_mult.w_mult_z[10]
.sym 19183 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 19188 stage_1_valid
.sym 19191 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 19197 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 19199 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 19205 bf_stage1_5_7.twid_mult.w_mult_z[10]
.sym 19208 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 19214 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 19215 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[1]
.sym 19216 bf_stage1_5_7.twid_mult.multiplier_I.state[0]
.sym 19217 stage_1_valid
.sym 19220 stage_1_valid
.sym 19223 bf_stage1_5_7.twid_mult.multiplier_I.state[0]
.sym 19226 bf_stage1_5_7.twid_mult.multiplier_Z.p[8]
.sym 19232 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 19235 bf_stage1_5_7.twid_mult.multiplier_I.state[0]
.sym 19238 bf_stage1_5_7.twid_mult.multiplier_Z.p[13]
.sym 19242 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 19243 CLK$SB_IO_IN_$glb_clk
.sym 19245 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 19246 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 19247 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 19248 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19249 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 19250 bf_stage1_5_7.twid_mult.multiplier_Z.p[11]
.sym 19251 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 19252 bf_stage1_5_7.twid_mult.multiplier_Z.p[10]
.sym 19259 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 19261 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 19267 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 19273 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 19274 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 19288 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 19290 bf_stage1_5_7.twid_mult.multiplier_Z.count[4]
.sym 19291 bf_stage1_5_7.twid_mult.w_mult_r[10]
.sym 19292 bf_stage1_5_7.twid_mult.multiplier_I.p[10]
.sym 19293 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[0]
.sym 19296 bf_stage1_5_7.twid_mult.multiplier_Z.t[11]
.sym 19299 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 19300 bf_stage1_5_7.twid_mult.multiplier_Z.p[12]
.sym 19304 bf_stage1_5_7.twid_mult.multiplier_I.t[10]
.sym 19307 bf_stage1_5_7.twid_mult.multiplier_Z.p[11]
.sym 19309 bf_stage1_5_7.twid_mult.multiplier_Z.p[10]
.sym 19312 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 19313 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19314 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19317 bf_stage1_5_7.twid_mult.w_mult_z[10]
.sym 19320 bf_stage1_5_7.twid_mult.multiplier_Z.p[12]
.sym 19327 bf_stage1_5_7.twid_mult.multiplier_Z.p[11]
.sym 19331 bf_stage1_5_7.twid_mult.multiplier_Z.count[4]
.sym 19332 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[0]
.sym 19333 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 19337 bf_stage1_5_7.twid_mult.multiplier_Z.t[11]
.sym 19339 bf_stage1_5_7.twid_mult.multiplier_Z.p[11]
.sym 19340 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19344 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 19345 bf_stage1_5_7.twid_mult.w_mult_z[10]
.sym 19346 bf_stage1_5_7.twid_mult.w_mult_r[10]
.sym 19349 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 19351 bf_stage1_5_7.twid_mult.w_mult_r[10]
.sym 19352 bf_stage1_5_7.twid_mult.w_mult_z[10]
.sym 19355 bf_stage1_5_7.twid_mult.multiplier_I.t[10]
.sym 19357 bf_stage1_5_7.twid_mult.multiplier_I.p[10]
.sym 19358 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19363 bf_stage1_5_7.twid_mult.multiplier_Z.p[10]
.sym 19365 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 19366 CLK$SB_IO_IN_$glb_clk
.sym 19368 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 19369 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 19370 bf_stage1_5_7.twid_mult.multiplier_I.p[11]
.sym 19371 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 19372 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 19373 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 19374 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 19375 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 19384 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 19387 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 19389 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 19390 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 19393 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 19394 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 19397 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 19402 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 19411 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 19415 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19417 bf_stage1_5_7.twid_mult.multiplier_I.t[11]
.sym 19425 bf_stage1_5_7.twid_mult.multiplier_R.p[8]
.sym 19427 bf_stage1_5_7.twid_mult.multiplier_I.p[11]
.sym 19431 bf_stage1_5_7.twid_mult.multiplier_R.p[10]
.sym 19433 bf_stage1_5_7.twid_mult.multiplier_R.p[9]
.sym 19434 bf_stage1_5_7.twid_mult.multiplier_R.p[12]
.sym 19437 bf_stage1_5_7.twid_mult.multiplier_R.p[7]
.sym 19442 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19443 bf_stage1_5_7.twid_mult.multiplier_I.t[11]
.sym 19444 bf_stage1_5_7.twid_mult.multiplier_I.p[11]
.sym 19449 bf_stage1_5_7.twid_mult.multiplier_R.p[12]
.sym 19462 bf_stage1_5_7.twid_mult.multiplier_R.p[7]
.sym 19466 bf_stage1_5_7.twid_mult.multiplier_R.p[8]
.sym 19473 bf_stage1_5_7.twid_mult.multiplier_R.p[10]
.sym 19486 bf_stage1_5_7.twid_mult.multiplier_R.p[9]
.sym 19488 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 19489 CLK$SB_IO_IN_$glb_clk
.sym 19491 bf_stage2_4_6.twid_mult.multiplier_Z.t[7]
.sym 19492 bf_stage2_4_6.twid_mult.multiplier_Z.t[9]
.sym 19493 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 19494 bf_stage2_4_6.twid_mult.multiplier_Z.t[6]
.sym 19498 bf_stage2_4_6.twid_mult.multiplier_Z.t[8]
.sym 19503 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 19504 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 19505 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 19512 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 19513 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 19519 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 19534 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 19546 bf_stage1_5_7.twid_mult.multiplier_R.p[11]
.sym 19550 bf_stage1_5_7.twid_mult.multiplier_R.p[14]
.sym 19562 bf_stage1_5_7.twid_mult.multiplier_R.p[13]
.sym 19566 bf_stage1_5_7.twid_mult.multiplier_R.p[13]
.sym 19578 bf_stage1_5_7.twid_mult.multiplier_R.p[11]
.sym 19596 bf_stage1_5_7.twid_mult.multiplier_R.p[14]
.sym 19611 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 19612 CLK$SB_IO_IN_$glb_clk
.sym 19614 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 19621 PIN_1$SB_IO_OUT
.sym 19622 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 19623 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 19629 bf_stage2_4_6.twid_mult.multiplier_Z.t[6]
.sym 19632 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 19633 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 19634 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 19635 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 19641 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 19647 sample.sample_SB_DFF_Q_D
.sym 19656 bf_stage1_5_7.twid_mult.multiplier_R.t[10]
.sym 19657 bf_stage1_5_7.twid_mult.multiplier_R.p[7]
.sym 19658 bf_stage1_5_7.twid_mult.multiplier_R.t[9]
.sym 19660 bf_stage1_5_7.twid_mult.multiplier_R.t[11]
.sym 19662 bf_stage1_5_7.twid_mult.multiplier_R.t[8]
.sym 19663 bf_stage1_5_7.twid_mult.multiplier_R.p[9]
.sym 19665 bf_stage1_5_7.twid_mult.multiplier_R.t[7]
.sym 19666 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 19668 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 19669 bf_stage1_5_7.twid_mult.multiplier_R.p[11]
.sym 19670 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19672 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19675 bf_stage1_5_7.twid_mult.multiplier_R.p[8]
.sym 19682 bf_stage1_5_7.twid_mult.multiplier_R.p[10]
.sym 19684 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19689 bf_stage1_5_7.twid_mult.multiplier_R.t[9]
.sym 19690 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19691 bf_stage1_5_7.twid_mult.multiplier_R.p[9]
.sym 19694 bf_stage1_5_7.twid_mult.multiplier_R.p[9]
.sym 19695 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19696 bf_stage1_5_7.twid_mult.multiplier_R.t[9]
.sym 19700 bf_stage1_5_7.twid_mult.multiplier_R.p[7]
.sym 19703 bf_stage1_5_7.twid_mult.multiplier_R.t[7]
.sym 19706 bf_stage1_5_7.twid_mult.multiplier_R.t[10]
.sym 19707 bf_stage1_5_7.twid_mult.multiplier_R.p[10]
.sym 19708 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19712 bf_stage1_5_7.twid_mult.multiplier_R.p[8]
.sym 19713 bf_stage1_5_7.twid_mult.multiplier_R.t[7]
.sym 19714 bf_stage1_5_7.twid_mult.multiplier_R.p[7]
.sym 19715 bf_stage1_5_7.twid_mult.multiplier_R.t[8]
.sym 19718 bf_stage1_5_7.twid_mult.multiplier_R.t[7]
.sym 19719 bf_stage1_5_7.twid_mult.multiplier_R.p[7]
.sym 19720 bf_stage1_5_7.twid_mult.multiplier_R.t[8]
.sym 19721 bf_stage1_5_7.twid_mult.multiplier_R.p[8]
.sym 19724 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19725 bf_stage1_5_7.twid_mult.multiplier_R.p[11]
.sym 19727 bf_stage1_5_7.twid_mult.multiplier_R.t[11]
.sym 19730 bf_stage1_5_7.twid_mult.multiplier_R.t[10]
.sym 19732 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19733 bf_stage1_5_7.twid_mult.multiplier_R.p[10]
.sym 19734 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 19735 CLK$SB_IO_IN_$glb_clk
.sym 19736 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 19738 sample.count[1]
.sym 19739 sample.count[2]
.sym 19740 sample.count[3]
.sym 19741 sample.count[4]
.sym 19742 sample.count[5]
.sym 19743 sample.count[6]
.sym 19744 sample.count[7]
.sym 19754 PIN_1$SB_IO_OUT
.sym 19756 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 19778 bf_stage1_5_7.twid_mult.multiplier_R.t[14]
.sym 19780 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 19782 bf_stage1_5_7.twid_mult.multiplier_R.t[12]
.sym 19783 bf_stage1_5_7.twid_mult.multiplier_R.p[14]
.sym 19784 bf_stage1_5_7.twid_mult.multiplier_R.p[11]
.sym 19785 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19788 bf_stage1_5_7.twid_mult.multiplier_R.p[12]
.sym 19790 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19791 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 19792 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19793 bf_stage1_5_7.twid_mult.multiplier_R.t[13]
.sym 19794 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19797 bf_stage1_5_7.twid_mult.multiplier_R.p[13]
.sym 19807 bf_stage1_5_7.twid_mult.multiplier_R.t[11]
.sym 19812 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19813 bf_stage1_5_7.twid_mult.multiplier_R.t[12]
.sym 19814 bf_stage1_5_7.twid_mult.multiplier_R.p[12]
.sym 19824 bf_stage1_5_7.twid_mult.multiplier_R.p[12]
.sym 19825 bf_stage1_5_7.twid_mult.multiplier_R.t[12]
.sym 19826 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19829 bf_stage1_5_7.twid_mult.multiplier_R.p[13]
.sym 19830 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19832 bf_stage1_5_7.twid_mult.multiplier_R.t[13]
.sym 19835 bf_stage1_5_7.twid_mult.multiplier_R.t[13]
.sym 19836 bf_stage1_5_7.twid_mult.multiplier_R.p[13]
.sym 19837 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19841 bf_stage1_5_7.twid_mult.multiplier_R.p[14]
.sym 19842 bf_stage1_5_7.twid_mult.multiplier_R.t[14]
.sym 19843 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19847 bf_stage1_5_7.twid_mult.multiplier_R.p[11]
.sym 19849 bf_stage1_5_7.twid_mult.multiplier_R.t[11]
.sym 19850 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19857 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 19858 CLK$SB_IO_IN_$glb_clk
.sym 19859 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 19860 sample.count[8]
.sym 19861 sample.count[9]
.sym 19862 sample.sample_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 19863 sample.count[0]
.sym 19864 sample.sample_SB_DFF_Q_D
.sym 19865 sample.sample_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 19905 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 19907 bf_stage2_4_6.twid_mult.multiplier_Z.t[13]
.sym 19911 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 19912 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 19927 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 19964 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 19965 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 19966 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 19967 bf_stage2_4_6.twid_mult.multiplier_Z.t[13]
.sym 19980 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 19981 CLK$SB_IO_IN_$glb_clk
.sym 19985 bf_stage2_4_6.twid_mult.multiplier_Z.t[14]
.sym 20003 bf_stage2_4_6.twid_mult.multiplier_Z.t[13]
.sym 20397 PIN_1$SB_IO_OUT
.sym 20406 PIN_1$SB_IO_OUT
.sym 20422 CLK$SB_IO_IN
.sym 20453 bf_stage1_1_5.twid_mult.multiplier_R.count[1]
.sym 20454 bf_stage1_1_5.twid_mult.multiplier_R.count[2]
.sym 20455 bf_stage1_1_5.twid_mult.multiplier_R.count[3]
.sym 20456 bf_stage1_1_5.twid_mult.multiplier_R.count[4]
.sym 20457 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 20458 bf_stage1_1_5.twid_mult.multiplier_R.count[0]
.sym 20459 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20470 PIN_1$SB_IO_OUT
.sym 20474 stage_1_valid
.sym 20496 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 20516 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 20517 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20520 PIN_1$SB_IO_OUT
.sym 20525 bf_stage1_1_5.twid_mult.multiplier_R.state[0]
.sym 20552 PIN_1$SB_IO_OUT
.sym 20553 bf_stage1_1_5.twid_mult.multiplier_R.state[0]
.sym 20554 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20565 bf_stage1_1_5.twid_mult.multiplier_R.state[0]
.sym 20570 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 20573 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 20574 CLK$SB_IO_IN_$glb_clk
.sym 20580 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20581 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I0[0]
.sym 20582 bf_stage1_1_5.twid_mult.multiplier_R.p[7]
.sym 20583 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 20584 bf_stage1_1_5.twid_mult.multiplier_R.p[6]
.sym 20585 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20586 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I0[1]
.sym 20587 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 20588 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 20596 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 20598 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 20601 PIN_1$SB_IO_OUT
.sym 20609 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 20626 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 20641 bf_stage1_2_6.twid_mult.multiplier_Z.t[0]
.sym 20659 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 20674 PIN_1$SB_IO_OUT
.sym 20696 PIN_1$SB_IO_OUT
.sym 20735 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 20736 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_$glb_ce
.sym 20737 CLK$SB_IO_IN_$glb_clk
.sym 20741 bf_stage1_1_5.twid_mult.multiplier_Z.count[2]
.sym 20742 bf_stage1_1_5.twid_mult.multiplier_Z.count[3]
.sym 20743 bf_stage1_1_5.twid_mult.multiplier_Z.count[4]
.sym 20744 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 20745 bf_stage1_1_5.twid_mult.multiplier_Z.count[1]
.sym 20746 bf_stage1_1_5.twid_mult.multiplier_Z.count[0]
.sym 20748 $PACKER_GND_NET
.sym 20749 $PACKER_GND_NET
.sym 20752 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 20753 bf_stage1_1_5.twid_mult.multiplier_R.t[8]
.sym 20759 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 20765 bf_stage1_3_7.twid_mult.multiplier_I.state[0]
.sym 20770 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20771 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 20773 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 20774 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 20782 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 20785 bf_stage1_3_7.twid_mult.multiplier_I.count[0]
.sym 20791 bf_stage1_3_7.twid_mult.multiplier_I.state[0]
.sym 20793 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 20798 bf_stage1_3_7.twid_mult.multiplier_I.count[2]
.sym 20799 bf_stage1_3_7.twid_mult.multiplier_I.count[3]
.sym 20800 bf_stage1_3_7.twid_mult.multiplier_I.count[4]
.sym 20810 bf_stage1_3_7.twid_mult.multiplier_I.count[1]
.sym 20812 $nextpnr_ICESTORM_LC_35$O
.sym 20814 bf_stage1_3_7.twid_mult.multiplier_I.count[0]
.sym 20818 bf_stage1_3_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 20821 bf_stage1_3_7.twid_mult.multiplier_I.count[1]
.sym 20824 bf_stage1_3_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 20827 bf_stage1_3_7.twid_mult.multiplier_I.count[2]
.sym 20828 bf_stage1_3_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 20830 bf_stage1_3_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 20833 bf_stage1_3_7.twid_mult.multiplier_I.count[3]
.sym 20834 bf_stage1_3_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 20837 bf_stage1_3_7.twid_mult.multiplier_I.count[4]
.sym 20840 bf_stage1_3_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 20843 bf_stage1_3_7.twid_mult.multiplier_I.count[0]
.sym 20850 bf_stage1_3_7.twid_mult.multiplier_I.count[1]
.sym 20852 bf_stage1_3_7.twid_mult.multiplier_I.count[0]
.sym 20855 bf_stage1_3_7.twid_mult.multiplier_I.count[1]
.sym 20856 bf_stage1_3_7.twid_mult.multiplier_I.state[0]
.sym 20857 bf_stage1_3_7.twid_mult.multiplier_I.count[3]
.sym 20859 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 20860 CLK$SB_IO_IN_$glb_clk
.sym 20861 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 20862 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 20863 bf_stage1_0_4.twid_mult.multiplier_Z.p[10]
.sym 20864 bf_stage1_0_4.twid_mult.multiplier_Z.p[11]
.sym 20865 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 20866 bf_stage1_0_4.twid_mult.multiplier_Z.p[14]
.sym 20867 bf_stage1_0_4.twid_mult.multiplier_Z.p[12]
.sym 20868 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[2]
.sym 20869 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 20872 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 20873 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 20877 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 20880 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 20881 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 20884 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 20885 PIN_1$SB_IO_OUT
.sym 20887 bf_stage1_0_4.twid_mult.multiplier_Z.t[6]
.sym 20892 bf_stage3_0_1.twid_mult.multiplier_R.t[3]
.sym 20893 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 20895 bf_stage1_0_4.twid_mult.multiplier_Z.t[13]
.sym 20897 bf_stage1_0_4.twid_mult.multiplier_Z.t[7]
.sym 20903 bf_stage1_0_4.twid_mult.multiplier_Z.t[10]
.sym 20904 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 20905 bf_stage1_0_4.twid_mult.multiplier_Z.t[13]
.sym 20906 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20907 bf_stage1_3_7.twid_mult.multiplier_I.count[4]
.sym 20908 bf_stage1_3_7.twid_mult.multiplier_I.count[0]
.sym 20913 bf_stage1_3_7.twid_mult.multiplier_I.count[2]
.sym 20914 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 20916 bf_stage1_0_4.twid_mult.multiplier_Z.t[11]
.sym 20918 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O[3]
.sym 20920 bf_stage1_0_4.twid_mult.multiplier_Z.p[10]
.sym 20921 bf_stage1_0_4.twid_mult.multiplier_Z.p[11]
.sym 20923 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 20929 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20936 bf_stage1_0_4.twid_mult.multiplier_Z.t[11]
.sym 20937 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20938 bf_stage1_0_4.twid_mult.multiplier_Z.p[11]
.sym 20943 bf_stage1_0_4.twid_mult.multiplier_Z.t[13]
.sym 20949 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20950 bf_stage1_0_4.twid_mult.multiplier_Z.t[10]
.sym 20951 bf_stage1_0_4.twid_mult.multiplier_Z.p[10]
.sym 20954 bf_stage1_3_7.twid_mult.multiplier_I.count[0]
.sym 20955 bf_stage1_3_7.twid_mult.multiplier_I.count[4]
.sym 20956 bf_stage1_3_7.twid_mult.multiplier_I.count[2]
.sym 20957 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O[3]
.sym 20961 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 20967 bf_stage1_0_4.twid_mult.multiplier_Z.t[10]
.sym 20972 bf_stage1_3_7.twid_mult.multiplier_I.count[4]
.sym 20973 bf_stage1_3_7.twid_mult.multiplier_I.count[0]
.sym 20974 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O[3]
.sym 20975 bf_stage1_3_7.twid_mult.multiplier_I.count[2]
.sym 20979 bf_stage1_0_4.twid_mult.multiplier_Z.t[11]
.sym 20982 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 20983 CLK$SB_IO_IN_$glb_clk
.sym 20984 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 20991 w_stage12_i5[0]
.sym 20992 w_stage12_i5[1]
.sym 20993 bf_stage1_1_5.twid_mult.w_mult_z[1]
.sym 21000 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21002 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 21005 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 21010 bf_stage1_3_7.twid_mult.multiplier_I.p[3]
.sym 21011 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 21012 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 21013 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 21014 bf_stage1_3_7.twid_mult.multiplier_I.p[2]
.sym 21015 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 21016 stage_1_valid
.sym 21018 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 21030 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 21032 bf_stage1_0_4.twid_mult.multiplier_Z.t[6]
.sym 21033 bf_stage1_0_4.twid_mult.multiplier_Z.t[12]
.sym 21035 bf_stage1_0_4.twid_mult.multiplier_Z.t[9]
.sym 21038 bf_stage1_0_4.twid_mult.multiplier_Z.t[4]
.sym 21044 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 21045 bf_stage1_0_4.twid_mult.multiplier_Z.t[7]
.sym 21049 bf_stage1_0_4.twid_mult.multiplier_Z.t[8]
.sym 21052 $PACKER_GND_NET
.sym 21055 bf_stage1_0_4.twid_mult.multiplier_Z.t[5]
.sym 21059 bf_stage1_0_4.twid_mult.multiplier_Z.t[9]
.sym 21065 bf_stage1_0_4.twid_mult.multiplier_Z.t[8]
.sym 21072 bf_stage1_0_4.twid_mult.multiplier_Z.t[12]
.sym 21078 bf_stage1_0_4.twid_mult.multiplier_Z.t[6]
.sym 21084 $PACKER_GND_NET
.sym 21091 bf_stage1_0_4.twid_mult.multiplier_Z.t[4]
.sym 21097 bf_stage1_0_4.twid_mult.multiplier_Z.t[5]
.sym 21103 bf_stage1_0_4.twid_mult.multiplier_Z.t[7]
.sym 21105 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 21106 CLK$SB_IO_IN_$glb_clk
.sym 21107 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 21108 w_stage12_i5[2]
.sym 21109 w_stage12_i5[3]
.sym 21110 w_stage12_i5[4]
.sym 21111 w_stage12_i5[5]
.sym 21112 w_stage12_i5[6]
.sym 21113 w_stage12_i5[7]
.sym 21114 bf_stage3_0_1.twid_mult.multiplier_R.p[3]
.sym 21115 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21116 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21121 PIN_1$SB_IO_OUT
.sym 21124 bf_stage1_0_4.twid_mult.multiplier_Z.t[9]
.sym 21127 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 21133 w_stage12_i5[6]
.sym 21134 bf_stage1_0_4.twid_mult.multiplier_R.p[12]
.sym 21136 bf_stage1_0_4.twid_mult.multiplier_R.p[11]
.sym 21138 bf_stage1_0_4.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 21139 bf_stage1_0_4.twid_mult.multiplier_R.p[8]
.sym 21140 w_stage12_i5[0]
.sym 21141 w_stage12_i5[2]
.sym 21143 bf_stage1_0_4.twid_mult.multiplier_Z.t[8]
.sym 21149 bf_stage1_3_7.twid_mult.multiplier_I.p[2]
.sym 21152 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 21154 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 21156 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 21160 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFESR_Q_E
.sym 21162 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 21168 bf_stage1_3_7.twid_mult.multiplier_I.t[3]
.sym 21171 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 21174 bf_stage1_3_7.twid_mult.multiplier_I.t[2]
.sym 21176 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 21178 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 21179 bf_stage1_3_7.twid_mult.multiplier_I.p[3]
.sym 21182 bf_stage1_3_7.twid_mult.multiplier_I.t[2]
.sym 21184 bf_stage1_3_7.twid_mult.multiplier_I.p[2]
.sym 21190 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 21196 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 21200 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 21201 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 21218 bf_stage1_3_7.twid_mult.multiplier_I.t[2]
.sym 21219 bf_stage1_3_7.twid_mult.multiplier_I.p[3]
.sym 21220 bf_stage1_3_7.twid_mult.multiplier_I.p[2]
.sym 21221 bf_stage1_3_7.twid_mult.multiplier_I.t[3]
.sym 21224 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 21225 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 21228 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFESR_Q_E
.sym 21229 CLK$SB_IO_IN_$glb_clk
.sym 21230 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 21232 bf_stage1_3_7.twid_mult.multiplier_I.t[2]
.sym 21233 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21234 bf_stage1_3_7.twid_mult.multiplier_I.t[3]
.sym 21235 bf_stage1_3_7.twid_mult.multiplier_I.t[7]
.sym 21238 bf_stage1_3_7.twid_mult.multiplier_I.t[8]
.sym 21250 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 21254 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 21256 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 21257 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 21258 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFESR_Q_E
.sym 21279 bf_stage1_0_4.twid_mult.multiplier_R.p[10]
.sym 21281 bf_stage1_0_4.twid_mult.multiplier_R.p[9]
.sym 21283 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21294 bf_stage1_0_4.twid_mult.multiplier_R.p[12]
.sym 21296 bf_stage1_0_4.twid_mult.multiplier_R.p[11]
.sym 21299 bf_stage1_0_4.twid_mult.multiplier_R.p[8]
.sym 21319 bf_stage1_0_4.twid_mult.multiplier_R.p[8]
.sym 21326 bf_stage1_0_4.twid_mult.multiplier_R.p[9]
.sym 21330 bf_stage1_0_4.twid_mult.multiplier_R.p[11]
.sym 21344 bf_stage1_0_4.twid_mult.multiplier_R.p[10]
.sym 21350 bf_stage1_0_4.twid_mult.multiplier_R.p[12]
.sym 21351 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21352 CLK$SB_IO_IN_$glb_clk
.sym 21354 bf_stage1_3_7.twid_mult.multiplier_I.p[7]
.sym 21355 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21356 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21357 bf_stage1_3_7.twid_mult.multiplier_I.p[8]
.sym 21358 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21359 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 21360 bf_stage1_3_7.twid_mult.multiplier_I.p[9]
.sym 21361 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21364 stage_1_valid
.sym 21369 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21371 $PACKER_GND_NET
.sym 21380 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFESR_Q_E
.sym 21386 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 21387 bf_stage1_0_4.twid_mult.w_mult_r[10]
.sym 21389 bf_stage1_0_4.twid_mult.w_mult_r[12]
.sym 21397 bf_stage1_0_4.twid_mult.w_mult_r[8]
.sym 21398 bf_stage1_0_4.twid_mult.w_mult_r[9]
.sym 21399 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 21400 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21401 bf_stage1_0_4.twid_mult.w_mult_r[10]
.sym 21402 bf_stage1_0_4.twid_mult.multiplier_Z.t[9]
.sym 21404 bf_stage1_3_7.twid_mult.multiplier_I.p[9]
.sym 21405 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21406 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 21407 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21408 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 21409 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 21411 bf_stage1_0_4.twid_mult.multiplier_Z.p[9]
.sym 21412 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 21413 bf_stage1_0_4.twid_mult.multiplier_Z.t[8]
.sym 21416 bf_stage1_0_4.twid_mult.multiplier_Z.p[8]
.sym 21417 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 21419 bf_stage1_3_7.twid_mult.multiplier_I.t[9]
.sym 21420 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21425 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_I0[0]
.sym 21429 bf_stage1_0_4.twid_mult.multiplier_Z.t[9]
.sym 21430 bf_stage1_0_4.twid_mult.multiplier_Z.p[9]
.sym 21431 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21434 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21435 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 21437 bf_stage1_0_4.twid_mult.w_mult_r[8]
.sym 21440 bf_stage1_3_7.twid_mult.multiplier_I.p[9]
.sym 21441 bf_stage1_3_7.twid_mult.multiplier_I.t[9]
.sym 21442 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21446 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21448 bf_stage1_0_4.twid_mult.multiplier_Z.t[9]
.sym 21449 bf_stage1_0_4.twid_mult.multiplier_Z.p[9]
.sym 21452 bf_stage1_0_4.twid_mult.multiplier_Z.t[8]
.sym 21453 bf_stage1_0_4.twid_mult.multiplier_Z.p[8]
.sym 21455 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21458 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21460 bf_stage1_0_4.twid_mult.multiplier_Z.p[8]
.sym 21461 bf_stage1_0_4.twid_mult.multiplier_Z.t[8]
.sym 21465 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 21466 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 21467 bf_stage1_0_4.twid_mult.w_mult_r[9]
.sym 21470 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_I0[0]
.sym 21471 bf_stage1_0_4.twid_mult.w_mult_r[10]
.sym 21472 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 21474 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 21475 CLK$SB_IO_IN_$glb_clk
.sym 21476 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 21477 bf_stage1_3_7.twid_mult.multiplier_I.t[9]
.sym 21478 bf_stage1_3_7.twid_mult.multiplier_I.t[12]
.sym 21479 bf_stage1_3_7.twid_mult.multiplier_I.t[10]
.sym 21480 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 21481 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21482 bf_stage1_3_7.twid_mult.multiplier_I.t[11]
.sym 21483 bf_stage1_3_7.twid_mult.multiplier_I.t[13]
.sym 21484 bf_stage1_3_7.twid_mult.multiplier_I.t[14]
.sym 21487 bf_stage1_5_7.w_e_im[1]
.sym 21502 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21503 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 21504 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 21505 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 21507 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 21508 stage_1_valid
.sym 21509 bf_stage1_3_7.twid_mult.multiplier_I.p[9]
.sym 21510 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 21512 bf_stage1_3_7.twid_mult.multiplier_I.t[12]
.sym 21519 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 21520 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 21522 bf_stage1_0_4.twid_mult.w_mult_r[8]
.sym 21523 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 21524 bf_stage1_0_4.twid_mult.w_mult_r[9]
.sym 21526 bf_stage1_0_4.twid_mult.w_mult_r[11]
.sym 21528 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 21529 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 21530 bf_stage1_0_4.twid_mult.w_mult_z[11]
.sym 21532 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_I0[0]
.sym 21533 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 21535 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 21536 PIN_1$SB_IO_OUT
.sym 21539 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 21540 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 21541 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 21543 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 21544 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21545 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 21547 bf_stage1_0_4.twid_mult.w_mult_r[10]
.sym 21549 bf_stage1_0_4.twid_mult.w_mult_r[12]
.sym 21551 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 21552 bf_stage1_0_4.twid_mult.w_mult_r[11]
.sym 21553 bf_stage1_0_4.twid_mult.w_mult_r[10]
.sym 21554 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_I0[0]
.sym 21557 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 21558 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 21559 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 21560 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 21566 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 21569 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 21570 bf_stage1_0_4.twid_mult.w_mult_r[9]
.sym 21571 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21572 bf_stage1_0_4.twid_mult.w_mult_r[8]
.sym 21575 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 21576 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 21577 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 21578 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 21581 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 21582 bf_stage1_0_4.twid_mult.w_mult_r[10]
.sym 21583 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 21584 bf_stage1_0_4.twid_mult.w_mult_r[9]
.sym 21587 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 21588 bf_stage1_0_4.twid_mult.w_mult_z[11]
.sym 21589 bf_stage1_0_4.twid_mult.w_mult_r[12]
.sym 21590 bf_stage1_0_4.twid_mult.w_mult_r[11]
.sym 21593 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 21594 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 21596 PIN_1$SB_IO_OUT
.sym 21597 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 21598 CLK$SB_IO_IN_$glb_clk
.sym 21600 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21601 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21603 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21604 bf_stage1_3_7.twid_mult.multiplier_I.p[13]
.sym 21605 bf_stage1_3_7.twid_mult.multiplier_I.p[10]
.sym 21606 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 21607 bf_stage1_3_7.twid_mult.multiplier_I.p[14]
.sym 21613 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 21616 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 21622 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 21625 w_stage12_i5[6]
.sym 21626 bf_stage1_3_7.twid_mult.w_neg_z[7]
.sym 21629 w_stage12_i5[2]
.sym 21632 w_stage12_i5[0]
.sym 21633 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21634 stage_1_valid
.sym 21635 bf_stage1_0_4.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 21641 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 21643 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 21644 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 21646 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 21650 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 21652 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 21654 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 21659 bf_stage1_0_4.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 21660 bf_stage2_4_6.w_neg_b_re[3]
.sym 21662 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 21663 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 21666 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 21671 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 21674 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 21675 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 21683 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 21686 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 21687 bf_stage2_4_6.w_neg_b_re[3]
.sym 21688 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 21693 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 21694 bf_stage2_4_6.w_neg_b_re[3]
.sym 21695 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 21698 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 21699 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 21700 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 21701 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 21704 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 21705 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 21706 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 21707 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 21710 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 21711 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 21712 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 21713 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 21716 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 21717 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 21718 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 21719 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 21720 bf_stage1_0_4.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 21721 CLK$SB_IO_IN_$glb_clk
.sym 21723 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21724 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 21725 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21726 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[0]
.sym 21727 bf_stage1_3_7.twid_mult.multiplier_I.p[11]
.sym 21729 bf_stage1_3_7.twid_mult.multiplier_I.p[12]
.sym 21732 write_addr[3]
.sym 21733 PIN_1$SB_IO_OUT
.sym 21737 bf_stage1_3_7.twid_mult.w_mult_i[13]
.sym 21739 stage_1_valid
.sym 21744 write_addr[5]
.sym 21745 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 21749 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 21750 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFESR_Q_E
.sym 21753 bf_stage2_4_6.w_e_re[4]
.sym 21755 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 21758 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 21765 bf_stage1_0_4.twid_mult.w_mult_z[11]
.sym 21767 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21768 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21770 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 21772 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21773 bf_stage1_0_4.twid_mult.w_mult_z[11]
.sym 21775 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21776 bf_stage2_4_6.w_neg_b_re[4]
.sym 21777 bf_stage2_4_6.w_neg_b_re[5]
.sym 21787 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 21790 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21792 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 21795 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 21798 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21799 bf_stage2_4_6.w_neg_b_re[5]
.sym 21800 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21805 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 21809 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21811 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21812 bf_stage2_4_6.w_neg_b_re[4]
.sym 21815 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21817 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21818 bf_stage2_4_6.w_neg_b_re[5]
.sym 21821 bf_stage1_0_4.twid_mult.w_mult_z[11]
.sym 21822 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21827 bf_stage1_0_4.twid_mult.w_mult_z[11]
.sym 21828 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 21829 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21830 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 21833 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 21834 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21835 bf_stage1_0_4.twid_mult.w_mult_z[11]
.sym 21836 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 21840 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21841 bf_stage2_4_6.w_neg_b_re[4]
.sym 21842 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21843 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O_$glb_ce
.sym 21844 CLK$SB_IO_IN_$glb_clk
.sym 21846 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 21847 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 21848 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 21849 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 21850 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 21851 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O[0]
.sym 21852 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[0]
.sym 21853 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[1]
.sym 21856 stage_1_valid
.sym 21860 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 21863 bf_stage2_4_6.w_e_re[3]
.sym 21872 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[0]
.sym 21873 bf_stage1_5_7.w_e_im[1]
.sym 21877 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 21887 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 21888 bf_stage2_4_6.w_e_re[8]
.sym 21889 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 21890 bf_stage2_4_6.w_e_re[5]
.sym 21891 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 21892 bf_stage2_4_6.w_e_re[1]
.sym 21893 bf_stage2_4_6.w_e_re[6]
.sym 21894 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 21895 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[10]
.sym 21896 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21899 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 21900 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21903 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21905 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[5]
.sym 21908 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[0]
.sym 21909 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 21910 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21912 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[4]
.sym 21921 bf_stage2_4_6.w_e_re[8]
.sym 21928 bf_stage2_4_6.w_e_re[5]
.sym 21934 bf_stage2_4_6.w_e_re[6]
.sym 21939 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 21941 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21944 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 21945 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 21946 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 21947 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21950 bf_stage2_4_6.w_e_re[1]
.sym 21956 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[5]
.sym 21957 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[10]
.sym 21958 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 21959 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 21962 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 21963 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21964 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[0]
.sym 21965 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[4]
.sym 21966 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 21967 CLK$SB_IO_IN_$glb_clk
.sym 21969 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[0]
.sym 21970 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 21971 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 21972 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 21973 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_I2_O[1]
.sym 21974 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 21975 bf_stage1_5_7.w_e_im[2]
.sym 21976 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21981 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[10]
.sym 21991 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 21997 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 21999 bf_stage1_5_7.w_e_im[1]
.sym 22000 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22002 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 22011 bf_stage2_4_6.w_e_re[3]
.sym 22012 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 22015 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 22016 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[6]
.sym 22017 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[1]
.sym 22018 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 22021 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 22022 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[2]
.sym 22023 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 22024 bf_stage2_4_6.w_e_re[2]
.sym 22025 bf_stage2_4_6.w_e_re[4]
.sym 22029 bf_stage2_4_6.w_e_re[7]
.sym 22032 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[0]
.sym 22034 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[1]
.sym 22035 bf_stage1_5_7.w_neg_b_im[1]
.sym 22037 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[3]
.sym 22046 bf_stage2_4_6.w_e_re[2]
.sym 22049 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 22050 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 22051 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[2]
.sym 22052 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[6]
.sym 22055 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[0]
.sym 22056 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[1]
.sym 22057 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 22058 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 22062 bf_stage2_4_6.w_e_re[4]
.sym 22068 bf_stage2_4_6.w_e_re[3]
.sym 22073 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 22074 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[3]
.sym 22075 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[1]
.sym 22076 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 22080 bf_stage2_4_6.w_e_re[7]
.sym 22085 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[1]
.sym 22088 bf_stage1_5_7.w_neg_b_im[1]
.sym 22089 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 22090 CLK$SB_IO_IN_$glb_clk
.sym 22093 bf_stage1_5_7.w_neg_b_im[1]
.sym 22094 bf_stage1_5_7.w_neg_b_im[2]
.sym 22095 bf_stage1_5_7.w_neg_b_im[3]
.sym 22096 bf_stage1_5_7.w_neg_b_im[4]
.sym 22097 bf_stage1_5_7.w_neg_b_im[5]
.sym 22098 bf_stage1_5_7.w_neg_b_im[6]
.sym 22099 bf_stage1_5_7.w_neg_b_im[7]
.sym 22107 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 22108 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 22113 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22114 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 22116 w_stage12_i5[3]
.sym 22117 bf_stage1_5_7.w_neg_b_im[4]
.sym 22118 w_stage12_i5[6]
.sym 22119 bf_stage1_5_7.w_neg_b_im[5]
.sym 22120 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 22121 w_stage12_i5[2]
.sym 22122 stage_1_valid
.sym 22125 PIN_1$SB_IO_OUT
.sym 22126 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22140 bf_stage1_5_7.w_e_im[1]
.sym 22143 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 22144 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 22147 bf_stage1_5_7.w_e_im[2]
.sym 22149 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22151 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 22174 bf_stage1_5_7.w_e_im[2]
.sym 22179 bf_stage1_5_7.w_e_im[1]
.sym 22190 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 22191 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 22192 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22196 bf_stage1_5_7.w_e_im[2]
.sym 22202 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 22203 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 22204 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22208 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 22209 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 22211 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 22212 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 22213 CLK$SB_IO_IN_$glb_clk
.sym 22215 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 22216 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22217 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 22218 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22219 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22220 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 22221 bf_stage3_4_5.w_e_im[3]
.sym 22222 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 22224 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 22225 $PACKER_GND_NET
.sym 22230 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 22237 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 22240 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 22241 bf_stage1_5_7.w_e_re[7]
.sym 22243 bf_stage1_5_7.w_e_re[8]
.sym 22247 stage_2_valid
.sym 22248 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22249 bf_stage1_5_7.w_neg_b_im[7]
.sym 22261 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[1]
.sym 22262 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 22264 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[6]
.sym 22265 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[3]
.sym 22266 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[0]
.sym 22267 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 22268 bf_stage1_5_7.twid_mult.multiplier_R.count[2]
.sym 22269 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[2]
.sym 22272 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22275 bf_stage1_5_7.w_e_im[3]
.sym 22278 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 22280 bf_stage1_5_7.w_e_im[5]
.sym 22281 bf_stage1_5_7.w_e_im[6]
.sym 22284 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[4]
.sym 22286 bf_stage1_5_7.w_e_im[4]
.sym 22291 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22295 bf_stage1_5_7.w_e_im[4]
.sym 22301 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 22302 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[0]
.sym 22303 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 22304 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[4]
.sym 22307 bf_stage1_5_7.twid_mult.multiplier_R.count[2]
.sym 22308 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 22309 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[1]
.sym 22310 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[3]
.sym 22314 bf_stage1_5_7.w_e_im[5]
.sym 22321 bf_stage1_5_7.w_e_im[3]
.sym 22325 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 22326 bf_stage1_5_7.twid_mult.multiplier_R.count[2]
.sym 22327 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[2]
.sym 22328 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[6]
.sym 22334 bf_stage1_5_7.w_e_im[6]
.sym 22335 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 22336 CLK$SB_IO_IN_$glb_clk
.sym 22338 bf_stage1_5_7.w_e_im[5]
.sym 22339 bf_stage1_5_7.w_e_im[6]
.sym 22340 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22341 bf_stage1_5_7.w_e_im[3]
.sym 22342 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 22343 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22344 bf_stage1_5_7.w_e_im[4]
.sym 22345 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 22346 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 22347 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 22350 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 22351 bf_stage1_5_7.w_e_re[3]
.sym 22355 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 22356 bf_stage1_5_7.w_e_re[6]
.sym 22358 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 22359 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22360 bf_stage1_5_7.w_e_re[4]
.sym 22365 bf_stage1_5_7.w_e_im[1]
.sym 22368 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 22371 bf_stage1_5_7.w_e_re[5]
.sym 22379 bf_stage3_4_5.twid_mult.multiplier_R.state[0]
.sym 22381 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 22382 bf_stage3_4_5.twid_mult.multiplier_R.count[3]
.sym 22389 bf_stage3_4_5.twid_mult.multiplier_R.count[2]
.sym 22391 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 22392 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 22399 bf_stage3_4_5.twid_mult.multiplier_R.count[4]
.sym 22401 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 22404 bf_stage3_4_5.twid_mult.multiplier_R.count[1]
.sym 22407 stage_2_valid
.sym 22410 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 22411 $nextpnr_ICESTORM_LC_79$O
.sym 22414 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 22417 bf_stage3_4_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 22419 bf_stage3_4_5.twid_mult.multiplier_R.count[1]
.sym 22421 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 22423 bf_stage3_4_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 22425 bf_stage3_4_5.twid_mult.multiplier_R.count[2]
.sym 22427 bf_stage3_4_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 22429 bf_stage3_4_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 22432 bf_stage3_4_5.twid_mult.multiplier_R.count[3]
.sym 22433 bf_stage3_4_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 22436 bf_stage3_4_5.twid_mult.multiplier_R.count[4]
.sym 22439 bf_stage3_4_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 22442 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 22443 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 22449 stage_2_valid
.sym 22450 bf_stage3_4_5.twid_mult.multiplier_R.state[0]
.sym 22454 stage_2_valid
.sym 22455 bf_stage3_4_5.twid_mult.multiplier_R.state[0]
.sym 22458 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 22459 CLK$SB_IO_IN_$glb_clk
.sym 22460 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 22461 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22462 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 22463 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22464 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22465 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22466 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 22467 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22468 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 22469 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 22474 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 22476 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 22479 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 22481 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 22483 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 22488 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22489 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 22491 bf_stage1_5_7.w_e_im[1]
.sym 22494 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22496 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 22503 bf_stage3_4_5.twid_mult.multiplier_R.count[1]
.sym 22504 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 22505 bf_stage3_4_5.twid_mult.multiplier_R.count[3]
.sym 22506 bf_stage3_4_5.twid_mult.multiplier_R.count[4]
.sym 22507 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[10]
.sym 22508 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 22511 bf_stage3_4_5.twid_mult.multiplier_R.count[1]
.sym 22512 bf_stage3_4_5.twid_mult.multiplier_R.count[2]
.sym 22513 bf_stage1_5_7.w_e_re[7]
.sym 22514 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 22515 bf_stage1_5_7.w_e_re[8]
.sym 22517 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 22518 bf_stage3_4_5.twid_mult.multiplier_R.state[0]
.sym 22519 stage_2_valid
.sym 22520 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I0[0]
.sym 22521 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1[1]
.sym 22523 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I0_SB_LUT4_O_I2[2]
.sym 22526 bf_stage3_4_5.twid_mult.multiplier_R.state[0]
.sym 22527 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 22537 bf_stage1_5_7.w_e_re[7]
.sym 22541 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 22542 bf_stage3_4_5.twid_mult.multiplier_R.count[4]
.sym 22543 bf_stage3_4_5.twid_mult.multiplier_R.count[1]
.sym 22544 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 22547 bf_stage3_4_5.twid_mult.multiplier_R.count[4]
.sym 22548 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I0_SB_LUT4_O_I2[2]
.sym 22549 bf_stage3_4_5.twid_mult.multiplier_R.count[1]
.sym 22550 bf_stage3_4_5.twid_mult.multiplier_R.count[3]
.sym 22553 bf_stage3_4_5.twid_mult.multiplier_R.count[3]
.sym 22554 bf_stage3_4_5.twid_mult.multiplier_R.count[4]
.sym 22555 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[10]
.sym 22556 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 22559 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I0[0]
.sym 22562 bf_stage3_4_5.twid_mult.multiplier_R.state[0]
.sym 22565 bf_stage3_4_5.twid_mult.multiplier_R.count[2]
.sym 22568 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 22571 bf_stage3_4_5.twid_mult.multiplier_R.state[0]
.sym 22572 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1[1]
.sym 22573 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I0[0]
.sym 22574 stage_2_valid
.sym 22578 bf_stage1_5_7.w_e_re[8]
.sym 22581 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 22582 CLK$SB_IO_IN_$glb_clk
.sym 22585 bf_stage1_5_7.twid_mult.w_neg_y[1]
.sym 22586 bf_stage1_5_7.twid_mult.w_neg_y[2]
.sym 22587 bf_stage1_5_7.twid_mult.w_neg_y[3]
.sym 22588 bf_stage1_5_7.twid_mult.w_neg_y[4]
.sym 22589 bf_stage1_5_7.twid_mult.w_neg_y[5]
.sym 22590 bf_stage1_5_7.twid_mult.w_neg_y[6]
.sym 22591 bf_stage1_5_7.twid_mult.w_neg_y[7]
.sym 22592 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 22599 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 22600 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 22601 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 22603 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[10]
.sym 22606 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 22607 bf_stage3_4_5.twid_mult.multiplier_R.count[2]
.sym 22608 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 22610 stage_1_valid
.sym 22611 bf_stage1_5_7.twid_mult.multiplier_Z.t[11]
.sym 22612 PIN_1$SB_IO_OUT
.sym 22614 bf_stage1_5_7.w_e_re[1]
.sym 22615 bf_stage1_5_7.w_e_re[1]
.sym 22616 bf_stage1_5_7.w_e_re[8]
.sym 22619 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[10]
.sym 22625 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[6]
.sym 22627 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 22629 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[0]
.sym 22630 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 22632 bf_stage1_5_7.w_e_re[6]
.sym 22636 bf_stage1_5_7.w_e_re[1]
.sym 22637 bf_stage1_5_7.w_e_re[3]
.sym 22638 bf_stage1_5_7.w_e_re[4]
.sym 22639 bf_stage1_5_7.w_e_re[2]
.sym 22641 bf_stage1_5_7.w_e_re[5]
.sym 22642 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[4]
.sym 22644 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[2]
.sym 22650 bf_stage1_5_7.twid_mult.multiplier_I.count[1]
.sym 22651 bf_stage1_5_7.twid_mult.multiplier_I.count[2]
.sym 22660 bf_stage1_5_7.w_e_re[4]
.sym 22667 bf_stage1_5_7.w_e_re[5]
.sym 22673 bf_stage1_5_7.w_e_re[6]
.sym 22678 bf_stage1_5_7.w_e_re[3]
.sym 22682 bf_stage1_5_7.w_e_re[1]
.sym 22688 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[2]
.sym 22689 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[6]
.sym 22690 bf_stage1_5_7.twid_mult.multiplier_I.count[2]
.sym 22691 bf_stage1_5_7.twid_mult.multiplier_I.count[1]
.sym 22697 bf_stage1_5_7.w_e_re[2]
.sym 22700 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 22701 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[0]
.sym 22702 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[4]
.sym 22703 bf_stage1_5_7.twid_mult.multiplier_I.count[1]
.sym 22704 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 22705 CLK$SB_IO_IN_$glb_clk
.sym 22707 bf_stage1_5_7.twid_mult.w_neg_y[8]
.sym 22708 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 22709 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22710 bf_stage1_5_7.twid_mult.multiplier_Z.t[3]
.sym 22711 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22712 bf_stage1_5_7.twid_mult.multiplier_Z.t[2]
.sym 22713 bf_stage1_5_7.twid_mult.multiplier_Z.t[1]
.sym 22714 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22719 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 22723 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 22724 bf_stage1_5_7.w_e_re[1]
.sym 22728 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 22729 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 22735 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 22737 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22738 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 22742 PIN_1$SB_IO_OUT
.sym 22748 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[3]
.sym 22749 bf_stage1_5_7.twid_mult.multiplier_I.count[1]
.sym 22750 bf_stage1_5_7.twid_mult.multiplier_I.count[2]
.sym 22751 bf_stage1_5_7.twid_mult.multiplier_I.count[3]
.sym 22754 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[0]
.sym 22755 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 22758 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[5]
.sym 22759 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 22760 bf_stage1_5_7.twid_mult.multiplier_I.count[4]
.sym 22761 bf_stage1_5_7.twid_mult.multiplier_I.count[0]
.sym 22762 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[1]
.sym 22764 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 22768 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 22774 bf_stage1_5_7.w_e_im[1]
.sym 22775 bf_stage1_5_7.w_e_re[1]
.sym 22776 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 22777 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 22779 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[10]
.sym 22789 bf_stage1_5_7.w_e_im[1]
.sym 22790 bf_stage1_5_7.w_e_re[1]
.sym 22795 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 22805 bf_stage1_5_7.twid_mult.multiplier_I.count[2]
.sym 22806 bf_stage1_5_7.twid_mult.multiplier_I.count[1]
.sym 22807 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[10]
.sym 22808 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[5]
.sym 22811 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[1]
.sym 22812 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[3]
.sym 22813 bf_stage1_5_7.twid_mult.multiplier_I.count[1]
.sym 22814 bf_stage1_5_7.twid_mult.multiplier_I.count[2]
.sym 22817 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 22818 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 22819 bf_stage1_5_7.twid_mult.multiplier_I.count[0]
.sym 22820 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 22823 bf_stage1_5_7.twid_mult.multiplier_I.count[4]
.sym 22824 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[0]
.sym 22825 bf_stage1_5_7.twid_mult.multiplier_I.count[3]
.sym 22826 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[10]
.sym 22827 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 22828 CLK$SB_IO_IN_$glb_clk
.sym 22829 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 22830 bf_stage1_5_7.twid_mult.multiplier_Z.t[13]
.sym 22831 bf_stage1_5_7.twid_mult.multiplier_Z.t[11]
.sym 22832 bf_stage1_5_7.twid_mult.multiplier_Z.t[9]
.sym 22833 bf_stage1_5_7.twid_mult.multiplier_Z.t[12]
.sym 22834 bf_stage1_5_7.twid_mult.multiplier_Z.t[10]
.sym 22835 bf_stage1_5_7.twid_mult.multiplier_Z.t[7]
.sym 22836 bf_stage1_5_7.twid_mult.multiplier_Z.t[8]
.sym 22837 bf_stage1_5_7.twid_mult.multiplier_Z.t[14]
.sym 22846 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 22847 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 22848 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22850 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 22852 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 22859 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22861 bf_stage1_5_7.twid_mult.multiplier_Z.t[14]
.sym 22862 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 22872 stage_1_valid
.sym 22873 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 22874 bf_stage1_5_7.twid_mult.multiplier_Z.t[3]
.sym 22875 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22877 bf_stage1_5_7.twid_mult.multiplier_Z.p[3]
.sym 22881 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 22883 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22885 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 22887 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 22896 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 22904 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22911 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 22912 stage_1_valid
.sym 22917 bf_stage1_5_7.twid_mult.multiplier_Z.t[3]
.sym 22918 bf_stage1_5_7.twid_mult.multiplier_Z.p[3]
.sym 22919 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22925 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 22934 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 22936 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 22941 bf_stage1_5_7.twid_mult.multiplier_Z.t[3]
.sym 22950 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 22951 CLK$SB_IO_IN_$glb_clk
.sym 22953 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22954 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22955 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22956 bf_stage1_5_7.twid_mult.multiplier_Z.p[6]
.sym 22957 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22958 bf_stage1_5_7.twid_mult.multiplier_Z.p[4]
.sym 22959 bf_stage1_5_7.twid_mult.multiplier_Z.p[9]
.sym 22960 bf_stage1_5_7.twid_mult.multiplier_Z.p[5]
.sym 22965 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 22967 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 22968 bf_stage1_5_7.twid_mult.multiplier_Z.t[12]
.sym 22969 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 22976 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22977 bf_stage1_5_7.twid_mult.multiplier_Z.t[9]
.sym 22983 bf_stage1_5_7.twid_mult.multiplier_Z.t[7]
.sym 22997 bf_stage1_5_7.twid_mult.w_mult_z[0]
.sym 23000 bf_stage1_5_7.twid_mult.w_mult_z[2]
.sym 23002 bf_stage1_5_7.twid_mult.w_mult_z[1]
.sym 23005 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 23015 bf_stage1_5_7.twid_mult.multiplier_Z.p[4]
.sym 23016 bf_stage1_5_7.twid_mult.multiplier_Z.p[3]
.sym 23020 bf_stage1_5_7.twid_mult.w_mult_z[4]
.sym 23021 bf_stage1_5_7.twid_mult.multiplier_Z.p[6]
.sym 23023 bf_stage1_5_7.twid_mult.w_mult_z[6]
.sym 23027 bf_stage1_5_7.twid_mult.w_mult_z[2]
.sym 23035 bf_stage1_5_7.twid_mult.w_mult_z[0]
.sym 23042 bf_stage1_5_7.twid_mult.multiplier_Z.p[4]
.sym 23045 bf_stage1_5_7.twid_mult.w_mult_z[1]
.sym 23052 bf_stage1_5_7.twid_mult.w_mult_z[4]
.sym 23058 bf_stage1_5_7.twid_mult.multiplier_Z.p[6]
.sym 23063 bf_stage1_5_7.twid_mult.multiplier_Z.p[3]
.sym 23070 bf_stage1_5_7.twid_mult.w_mult_z[6]
.sym 23073 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 23074 CLK$SB_IO_IN_$glb_clk
.sym 23083 bf_stage1_5_7.twid_mult.w_neg_z[7]
.sym 23100 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 23103 PIN_1$SB_IO_OUT
.sym 23105 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 23109 bf_stage1_5_7.twid_mult.multiplier_Z.t[10]
.sym 23111 bf_stage1_5_7.twid_mult.multiplier_Z.t[11]
.sym 23119 bf_stage1_5_7.twid_mult.w_mult_z[5]
.sym 23121 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23123 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23124 bf_stage1_5_7.twid_mult.w_mult_z[7]
.sym 23129 bf_stage1_5_7.twid_mult.multiplier_Z.p[7]
.sym 23130 bf_stage1_5_7.twid_mult.multiplier_Z.p[14]
.sym 23131 bf_stage1_5_7.twid_mult.multiplier_Z.p[9]
.sym 23132 bf_stage1_5_7.twid_mult.multiplier_Z.p[5]
.sym 23135 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 23137 bf_stage1_5_7.twid_mult.multiplier_Z.t[9]
.sym 23143 bf_stage1_5_7.twid_mult.multiplier_Z.t[7]
.sym 23151 bf_stage1_5_7.twid_mult.multiplier_Z.p[9]
.sym 23156 bf_stage1_5_7.twid_mult.multiplier_Z.p[9]
.sym 23157 bf_stage1_5_7.twid_mult.multiplier_Z.t[9]
.sym 23159 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23162 bf_stage1_5_7.twid_mult.multiplier_Z.p[5]
.sym 23168 bf_stage1_5_7.twid_mult.multiplier_Z.t[7]
.sym 23170 bf_stage1_5_7.twid_mult.multiplier_Z.p[7]
.sym 23171 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23176 bf_stage1_5_7.twid_mult.w_mult_z[5]
.sym 23180 bf_stage1_5_7.twid_mult.w_mult_z[7]
.sym 23186 bf_stage1_5_7.twid_mult.multiplier_Z.p[14]
.sym 23192 bf_stage1_5_7.twid_mult.multiplier_Z.p[7]
.sym 23196 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 23197 CLK$SB_IO_IN_$glb_clk
.sym 23199 bf_stage1_5_7.twid_mult.w_neg_z[8]
.sym 23200 bf_stage1_5_7.twid_mult.w_neg_z[9]
.sym 23201 bf_stage1_5_7.twid_mult.w_neg_z[10]
.sym 23202 bf_stage1_5_7.twid_mult.w_neg_z[11]
.sym 23203 bf_stage1_5_7.twid_mult.w_neg_z[12]
.sym 23204 bf_stage1_5_7.twid_mult.w_neg_z[13]
.sym 23205 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 23206 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 23209 PIN_1$SB_IO_OUT
.sym 23223 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 23228 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 23229 PIN_1$SB_IO_OUT
.sym 23230 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 23233 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 23234 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 23240 bf_stage1_5_7.twid_mult.w_mult_z[9]
.sym 23244 bf_stage1_5_7.twid_mult.multiplier_I.p[9]
.sym 23251 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 23253 bf_stage1_5_7.twid_mult.w_mult_z[8]
.sym 23254 bf_stage1_5_7.twid_mult.multiplier_I.p[8]
.sym 23255 bf_stage1_5_7.twid_mult.w_mult_z[13]
.sym 23257 bf_stage1_5_7.twid_mult.w_neg_z[9]
.sym 23258 bf_stage1_5_7.twid_mult.w_mult_i[9]
.sym 23265 bf_stage1_5_7.twid_mult.w_mult_z[11]
.sym 23271 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 23275 bf_stage1_5_7.twid_mult.w_mult_z[9]
.sym 23280 bf_stage1_5_7.twid_mult.w_mult_z[11]
.sym 23287 bf_stage1_5_7.twid_mult.multiplier_I.p[9]
.sym 23291 bf_stage1_5_7.twid_mult.w_neg_z[9]
.sym 23292 bf_stage1_5_7.twid_mult.w_mult_i[9]
.sym 23294 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 23299 bf_stage1_5_7.twid_mult.w_mult_z[13]
.sym 23305 bf_stage1_5_7.twid_mult.multiplier_I.p[8]
.sym 23309 bf_stage1_5_7.twid_mult.w_mult_z[8]
.sym 23316 bf_stage1_5_7.twid_mult.w_mult_i[9]
.sym 23317 bf_stage1_5_7.twid_mult.w_neg_z[9]
.sym 23318 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 23319 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 23320 CLK$SB_IO_IN_$glb_clk
.sym 23322 bf_stage1_5_7.twid_mult.w_mult_i[10]
.sym 23323 bf_stage1_5_7.twid_mult.w_mult_i[7]
.sym 23324 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 23325 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 23326 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 23327 bf_stage1_5_7.twid_mult.w_mult_i[13]
.sym 23328 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 23329 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 23335 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 23336 bf_stage1_5_7.twid_mult.w_mult_i[8]
.sym 23342 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[2]
.sym 23346 bf_stage1_5_7.twid_mult.multiplier_I.p[14]
.sym 23348 bf_stage1_5_7.twid_mult.w_neg_z[11]
.sym 23350 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 23354 bf_stage1_5_7.twid_mult.multiplier_I.p[12]
.sym 23363 bf_stage1_5_7.twid_mult.w_mult_z[9]
.sym 23365 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 23368 bf_stage1_5_7.twid_mult.multiplier_Z.p[11]
.sym 23369 bf_stage1_5_7.twid_mult.w_mult_z[7]
.sym 23373 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23374 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23376 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 23379 bf_stage1_5_7.twid_mult.multiplier_Z.t[10]
.sym 23381 bf_stage1_5_7.twid_mult.multiplier_Z.t[11]
.sym 23382 bf_stage1_5_7.twid_mult.w_mult_r[7]
.sym 23383 bf_stage1_5_7.twid_mult.w_mult_r[8]
.sym 23384 bf_stage1_5_7.twid_mult.w_mult_z[8]
.sym 23385 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 23386 bf_stage1_5_7.twid_mult.w_mult_r[9]
.sym 23394 bf_stage1_5_7.twid_mult.multiplier_Z.p[10]
.sym 23396 bf_stage1_5_7.twid_mult.w_mult_r[8]
.sym 23397 bf_stage1_5_7.twid_mult.w_mult_z[8]
.sym 23398 bf_stage1_5_7.twid_mult.w_mult_z[7]
.sym 23399 bf_stage1_5_7.twid_mult.w_mult_r[7]
.sym 23403 bf_stage1_5_7.twid_mult.w_mult_z[7]
.sym 23404 bf_stage1_5_7.twid_mult.w_mult_r[7]
.sym 23408 bf_stage1_5_7.twid_mult.w_mult_z[9]
.sym 23409 bf_stage1_5_7.twid_mult.w_mult_r[9]
.sym 23410 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 23415 bf_stage1_5_7.twid_mult.multiplier_Z.t[10]
.sym 23416 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23417 bf_stage1_5_7.twid_mult.multiplier_Z.p[10]
.sym 23420 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 23422 bf_stage1_5_7.twid_mult.w_mult_z[9]
.sym 23423 bf_stage1_5_7.twid_mult.w_mult_r[9]
.sym 23426 bf_stage1_5_7.twid_mult.multiplier_Z.p[11]
.sym 23427 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23429 bf_stage1_5_7.twid_mult.multiplier_Z.t[11]
.sym 23432 bf_stage1_5_7.twid_mult.w_mult_r[8]
.sym 23433 bf_stage1_5_7.twid_mult.w_mult_r[7]
.sym 23434 bf_stage1_5_7.twid_mult.w_mult_z[7]
.sym 23435 bf_stage1_5_7.twid_mult.w_mult_z[8]
.sym 23439 bf_stage1_5_7.twid_mult.multiplier_Z.p[10]
.sym 23440 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23441 bf_stage1_5_7.twid_mult.multiplier_Z.t[10]
.sym 23442 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 23443 CLK$SB_IO_IN_$glb_clk
.sym 23444 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 23445 bf_stage1_5_7.twid_mult.w_mult_i[12]
.sym 23446 bf_stage1_5_7.twid_mult.w_mult_i[11]
.sym 23447 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 23448 bf_stage1_5_7.twid_mult.w_mult_i[14]
.sym 23449 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 23451 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 23452 bf_stage2_4_6.twid_mult.multiplier_Z.t[8]
.sym 23457 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 23459 bf_stage1_5_7.twid_mult.multiplier_I.p[13]
.sym 23460 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 23461 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 23462 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 23464 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 23465 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 23467 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 23469 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 23476 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 23487 bf_stage1_5_7.twid_mult.w_mult_r[12]
.sym 23490 bf_stage1_5_7.twid_mult.multiplier_I.t[11]
.sym 23493 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 23495 bf_stage1_5_7.twid_mult.w_mult_z[14]
.sym 23498 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 23501 bf_stage1_5_7.twid_mult.w_mult_z[13]
.sym 23502 bf_stage1_5_7.twid_mult.w_mult_z[12]
.sym 23504 bf_stage1_5_7.twid_mult.w_mult_r[11]
.sym 23505 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 23506 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 23507 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 23508 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23510 bf_stage1_5_7.twid_mult.w_mult_r[13]
.sym 23511 bf_stage1_5_7.twid_mult.w_mult_z[11]
.sym 23512 bf_stage1_5_7.twid_mult.multiplier_I.p[11]
.sym 23513 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 23515 bf_stage1_5_7.twid_mult.w_mult_r[14]
.sym 23519 bf_stage1_5_7.twid_mult.w_mult_r[11]
.sym 23520 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 23521 bf_stage1_5_7.twid_mult.w_mult_z[11]
.sym 23525 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 23526 bf_stage1_5_7.twid_mult.w_mult_z[12]
.sym 23527 bf_stage1_5_7.twid_mult.w_mult_r[12]
.sym 23531 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23533 bf_stage1_5_7.twid_mult.multiplier_I.t[11]
.sym 23534 bf_stage1_5_7.twid_mult.multiplier_I.p[11]
.sym 23537 bf_stage1_5_7.twid_mult.w_mult_r[13]
.sym 23539 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 23540 bf_stage1_5_7.twid_mult.w_mult_z[13]
.sym 23544 bf_stage1_5_7.twid_mult.w_mult_r[12]
.sym 23545 bf_stage1_5_7.twid_mult.w_mult_z[12]
.sym 23546 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 23549 bf_stage1_5_7.twid_mult.w_mult_r[13]
.sym 23551 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 23552 bf_stage1_5_7.twid_mult.w_mult_z[13]
.sym 23555 bf_stage1_5_7.twid_mult.w_mult_r[14]
.sym 23556 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 23557 bf_stage1_5_7.twid_mult.w_mult_z[14]
.sym 23562 bf_stage1_5_7.twid_mult.w_mult_r[11]
.sym 23563 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 23564 bf_stage1_5_7.twid_mult.w_mult_z[11]
.sym 23565 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 23566 CLK$SB_IO_IN_$glb_clk
.sym 23567 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 23568 bf_stage2_4_6.twid_mult.multiplier_R.p[5]
.sym 23569 bf_stage2_4_6.twid_mult.multiplier_R.p[3]
.sym 23570 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23571 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23572 bf_stage2_4_6.twid_mult.multiplier_R.p[7]
.sym 23573 bf_stage2_4_6.twid_mult.multiplier_R.p[6]
.sym 23574 bf_stage2_4_6.twid_mult.multiplier_R.p[4]
.sym 23575 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23580 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 23582 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 23584 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 23586 bf_stage1_5_7.twid_mult.w_mult_z[12]
.sym 23592 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 23593 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 23595 PIN_1$SB_IO_OUT
.sym 23597 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 23598 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 23600 bf_stage2_4_6.twid_mult.multiplier_Z.t[7]
.sym 23602 bf_stage2_4_6.twid_mult.multiplier_Z.t[9]
.sym 23610 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 23611 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 23612 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 23614 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 23615 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 23617 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 23618 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 23619 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 23620 bf_stage2_4_6.twid_mult.multiplier_Z.t[6]
.sym 23624 bf_stage2_4_6.twid_mult.multiplier_Z.t[8]
.sym 23625 bf_stage2_4_6.twid_mult.multiplier_Z.t[7]
.sym 23636 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 23638 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 23642 bf_stage2_4_6.twid_mult.multiplier_Z.t[6]
.sym 23643 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 23645 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 23648 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 23649 bf_stage2_4_6.twid_mult.multiplier_Z.t[8]
.sym 23650 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 23651 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 23654 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 23656 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 23657 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 23660 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 23661 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 23662 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 23684 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 23685 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 23686 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 23687 bf_stage2_4_6.twid_mult.multiplier_Z.t[7]
.sym 23688 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 23689 CLK$SB_IO_IN_$glb_clk
.sym 23691 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23692 bf_stage2_4_6.twid_mult.multiplier_R.p[8]
.sym 23694 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 23695 bf_stage2_4_6.twid_mult.multiplier_R.p[2]
.sym 23698 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23700 $PACKER_GND_NET
.sym 23707 bf_stage2_4_6.twid_mult.multiplier_Z.t[9]
.sym 23711 bf_stage2_4_6.twid_mult.multiplier_Z.t[6]
.sym 23712 bf_stage2_4_6.twid_mult.multiplier_R.p[3]
.sym 23716 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 23718 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 23720 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 23721 PIN_1$SB_IO_OUT
.sym 23722 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 23723 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 23748 sample.sample_SB_DFF_Q_D
.sym 23752 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 23767 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 23810 sample.sample_SB_DFF_Q_D
.sym 23812 CLK$SB_IO_IN_$glb_clk
.sym 23826 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 23843 bf_stage2_4_6.twid_mult.multiplier_Z.p[14]
.sym 23849 bf_stage2_4_6.twid_mult.multiplier_Z.p[13]
.sym 23856 sample.count[1]
.sym 23859 sample.sample_SB_DFF_Q_D
.sym 23860 sample.count[5]
.sym 23866 sample.count[0]
.sym 23869 sample.count[6]
.sym 23873 sample.count[2]
.sym 23874 sample.count[3]
.sym 23875 sample.count[4]
.sym 23878 sample.count[7]
.sym 23887 $nextpnr_ICESTORM_LC_73$O
.sym 23890 sample.count[0]
.sym 23893 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 23896 sample.count[1]
.sym 23897 sample.count[0]
.sym 23899 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 23902 sample.count[2]
.sym 23903 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 23905 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 23908 sample.count[3]
.sym 23909 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 23911 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 23914 sample.count[4]
.sym 23915 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 23917 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 23920 sample.count[5]
.sym 23921 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 23923 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 23925 sample.count[6]
.sym 23927 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 23929 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 23932 sample.count[7]
.sym 23933 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 23935 CLK$SB_IO_IN_$glb_clk
.sym 23936 sample.sample_SB_DFF_Q_D
.sym 23944 bf_stage2_4_6.twid_mult.multiplier_Z.t[13]
.sym 23949 bf_stage2_4_6.twid_mult.multiplier_R.p[0]
.sym 23969 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 23973 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 23980 sample.sample_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 23982 sample.count[4]
.sym 23983 sample.sample_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 23986 sample.count[8]
.sym 23987 sample.count[1]
.sym 23988 sample.count[2]
.sym 23989 sample.count[3]
.sym 23991 sample.count[5]
.sym 23992 sample.count[6]
.sym 23993 sample.count[7]
.sym 23995 sample.count[9]
.sym 23997 sample.count[0]
.sym 23998 sample.sample_SB_DFF_Q_D
.sym 24010 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 24012 sample.count[8]
.sym 24014 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 24017 sample.count[9]
.sym 24020 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 24023 sample.count[5]
.sym 24024 sample.count[8]
.sym 24025 sample.count[4]
.sym 24026 sample.count[6]
.sym 24029 sample.count[0]
.sym 24035 sample.sample_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 24036 sample.count[0]
.sym 24037 sample.count[7]
.sym 24038 sample.sample_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 24041 sample.count[2]
.sym 24042 sample.count[3]
.sym 24043 sample.count[9]
.sym 24044 sample.count[1]
.sym 24058 CLK$SB_IO_IN_$glb_clk
.sym 24059 sample.sample_SB_DFF_Q_D
.sym 24062 bf_stage2_4_6.twid_mult.multiplier_Z.p[14]
.sym 24065 bf_stage2_4_6.twid_mult.multiplier_Z.p[13]
.sym 24067 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24130 bf_stage2_4_6.twid_mult.multiplier_Z.t[14]
.sym 24146 bf_stage2_4_6.twid_mult.multiplier_Z.t[14]
.sym 24529 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24531 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 24534 bf_stage1_1_5.twid_mult.multiplier_R.p[8]
.sym 24535 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 24552 w_stage12_i5[1]
.sym 24572 bf_stage1_1_5.twid_mult.multiplier_R.count[1]
.sym 24576 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 24582 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 24584 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 24591 bf_stage1_1_5.twid_mult.multiplier_R.count[4]
.sym 24593 bf_stage1_1_5.twid_mult.multiplier_R.count[0]
.sym 24597 bf_stage1_1_5.twid_mult.multiplier_R.count[2]
.sym 24598 bf_stage1_1_5.twid_mult.multiplier_R.count[3]
.sym 24603 $nextpnr_ICESTORM_LC_76$O
.sym 24606 bf_stage1_1_5.twid_mult.multiplier_R.count[0]
.sym 24609 bf_stage1_1_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 24612 bf_stage1_1_5.twid_mult.multiplier_R.count[1]
.sym 24613 bf_stage1_1_5.twid_mult.multiplier_R.count[0]
.sym 24615 bf_stage1_1_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 24617 bf_stage1_1_5.twid_mult.multiplier_R.count[2]
.sym 24619 bf_stage1_1_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 24621 bf_stage1_1_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 24623 bf_stage1_1_5.twid_mult.multiplier_R.count[3]
.sym 24625 bf_stage1_1_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 24628 bf_stage1_1_5.twid_mult.multiplier_R.count[4]
.sym 24631 bf_stage1_1_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 24635 bf_stage1_1_5.twid_mult.multiplier_R.count[4]
.sym 24636 bf_stage1_1_5.twid_mult.multiplier_R.count[2]
.sym 24637 bf_stage1_1_5.twid_mult.multiplier_R.count[3]
.sym 24642 bf_stage1_1_5.twid_mult.multiplier_R.count[0]
.sym 24646 bf_stage1_1_5.twid_mult.multiplier_R.count[1]
.sym 24647 bf_stage1_1_5.twid_mult.multiplier_R.count[0]
.sym 24648 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 24650 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 24651 CLK$SB_IO_IN_$glb_clk
.sym 24652 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 24657 bf_stage1_1_5.twid_mult.multiplier_R.t[4]
.sym 24658 bf_stage1_1_5.twid_mult.multiplier_R.t[8]
.sym 24659 bf_stage1_1_5.twid_mult.multiplier_R.t[7]
.sym 24660 bf_stage1_1_5.twid_mult.multiplier_R.t[2]
.sym 24661 bf_stage1_1_5.twid_mult.multiplier_R.t[5]
.sym 24662 bf_stage1_1_5.twid_mult.multiplier_R.t[3]
.sym 24663 bf_stage1_1_5.twid_mult.multiplier_R.t[6]
.sym 24664 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24680 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 24694 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 24707 bf_stage1_1_5.twid_mult.multiplier_R.p[7]
.sym 24709 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 24735 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I0[0]
.sym 24736 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 24737 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 24738 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 24739 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24740 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I0[1]
.sym 24743 PIN_1$SB_IO_OUT
.sym 24744 bf_stage1_1_5.twid_mult.multiplier_Z.count[2]
.sym 24745 bf_stage1_1_5.twid_mult.multiplier_Z.count[3]
.sym 24746 bf_stage1_1_5.twid_mult.multiplier_Z.count[4]
.sym 24749 bf_stage1_1_5.twid_mult.multiplier_Z.count[0]
.sym 24752 bf_stage1_1_5.twid_mult.multiplier_R.t[7]
.sym 24754 bf_stage1_1_5.twid_mult.multiplier_R.p[6]
.sym 24755 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24756 bf_stage1_1_5.twid_mult.multiplier_R.t[6]
.sym 24760 bf_stage1_1_5.twid_mult.multiplier_R.p[7]
.sym 24767 bf_stage1_1_5.twid_mult.multiplier_R.t[7]
.sym 24768 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24770 bf_stage1_1_5.twid_mult.multiplier_R.p[7]
.sym 24775 bf_stage1_1_5.twid_mult.multiplier_Z.count[2]
.sym 24776 bf_stage1_1_5.twid_mult.multiplier_Z.count[0]
.sym 24780 bf_stage1_1_5.twid_mult.multiplier_R.p[7]
.sym 24781 bf_stage1_1_5.twid_mult.multiplier_R.t[7]
.sym 24782 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24787 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 24788 PIN_1$SB_IO_OUT
.sym 24791 bf_stage1_1_5.twid_mult.multiplier_R.p[6]
.sym 24792 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24793 bf_stage1_1_5.twid_mult.multiplier_R.t[6]
.sym 24797 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24798 bf_stage1_1_5.twid_mult.multiplier_R.p[6]
.sym 24800 bf_stage1_1_5.twid_mult.multiplier_R.t[6]
.sym 24803 bf_stage1_1_5.twid_mult.multiplier_Z.count[3]
.sym 24804 bf_stage1_1_5.twid_mult.multiplier_Z.count[4]
.sym 24809 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 24810 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I0[1]
.sym 24811 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I0[0]
.sym 24812 PIN_1$SB_IO_OUT
.sym 24813 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 24814 CLK$SB_IO_IN_$glb_clk
.sym 24815 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 24816 bf_stage1_1_5.twid_mult.multiplier_R.p[3]
.sym 24817 bf_stage1_1_5.twid_mult.multiplier_R.p[4]
.sym 24818 bf_stage1_1_5.twid_mult.multiplier_R.p[2]
.sym 24819 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24820 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24821 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24822 bf_stage1_1_5.twid_mult.multiplier_R.p[5]
.sym 24827 w_stage12_i5[2]
.sym 24828 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 24833 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24837 bf_stage3_0_1.twid_mult.multiplier_R.t[3]
.sym 24842 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 24843 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 24845 bf_stage1_1_5.twid_mult.multiplier_R.p[6]
.sym 24847 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24849 bf_stage1_0_4.twid_mult.multiplier_Z.p[11]
.sym 24851 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 24860 bf_stage1_1_5.twid_mult.multiplier_Z.count[3]
.sym 24863 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 24867 bf_stage1_1_5.twid_mult.multiplier_Z.count[2]
.sym 24868 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 24870 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 24879 bf_stage1_1_5.twid_mult.multiplier_Z.count[1]
.sym 24885 bf_stage1_1_5.twid_mult.multiplier_Z.count[4]
.sym 24888 bf_stage1_1_5.twid_mult.multiplier_Z.count[0]
.sym 24889 $nextpnr_ICESTORM_LC_32$O
.sym 24892 bf_stage1_1_5.twid_mult.multiplier_Z.count[0]
.sym 24895 bf_stage1_1_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 24897 bf_stage1_1_5.twid_mult.multiplier_Z.count[1]
.sym 24901 bf_stage1_1_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 24903 bf_stage1_1_5.twid_mult.multiplier_Z.count[2]
.sym 24905 bf_stage1_1_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 24907 bf_stage1_1_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 24910 bf_stage1_1_5.twid_mult.multiplier_Z.count[3]
.sym 24911 bf_stage1_1_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 24915 bf_stage1_1_5.twid_mult.multiplier_Z.count[4]
.sym 24917 bf_stage1_1_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 24920 bf_stage1_1_5.twid_mult.multiplier_Z.count[4]
.sym 24921 bf_stage1_1_5.twid_mult.multiplier_Z.count[1]
.sym 24922 bf_stage1_1_5.twid_mult.multiplier_Z.count[3]
.sym 24923 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 24926 bf_stage1_1_5.twid_mult.multiplier_Z.count[1]
.sym 24928 bf_stage1_1_5.twid_mult.multiplier_Z.count[0]
.sym 24935 bf_stage1_1_5.twid_mult.multiplier_Z.count[0]
.sym 24936 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 24937 CLK$SB_IO_IN_$glb_clk
.sym 24938 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 24939 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 24940 bf_stage1_1_5.twid_mult.w_mult_r[3]
.sym 24941 bf_stage1_1_5.twid_mult.w_mult_r[4]
.sym 24942 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 24943 bf_stage1_1_5.twid_mult.w_mult_r[6]
.sym 24944 bf_stage1_1_5.twid_mult.w_mult_r[2]
.sym 24945 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 24946 bf_stage1_1_5.twid_mult.w_mult_r[5]
.sym 24949 w_stage12_i5[3]
.sym 24954 stage_1_valid
.sym 24958 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 24960 bf_stage1_1_5.twid_mult.multiplier_R.p[11]
.sym 24964 bf_stage1_1_5.twid_mult.w_mult_z[10]
.sym 24965 bf_stage1_0_4.twid_mult.multiplier_Z.p[12]
.sym 24968 bf_stage1_3_7.twid_mult.multiplier_I.t[5]
.sym 24972 bf_stage1_1_5.twid_mult.w_mult_z[14]
.sym 24974 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 24981 bf_stage1_1_5.twid_mult.w_mult_z[6]
.sym 24982 bf_stage1_1_5.twid_mult.multiplier_Z.count[2]
.sym 24983 bf_stage1_1_5.twid_mult.w_mult_z[1]
.sym 24984 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 24985 bf_stage1_1_5.twid_mult.w_mult_z[5]
.sym 24987 bf_stage1_1_5.twid_mult.multiplier_Z.count[0]
.sym 24988 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24989 bf_stage1_0_4.twid_mult.multiplier_Z.t[14]
.sym 24990 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24991 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24992 bf_stage1_0_4.twid_mult.multiplier_Z.p[14]
.sym 24993 bf_stage1_0_4.twid_mult.multiplier_Z.t[11]
.sym 24994 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24995 bf_stage1_0_4.twid_mult.multiplier_Z.t[12]
.sym 24996 bf_stage1_0_4.twid_mult.multiplier_Z.t[10]
.sym 24997 bf_stage1_0_4.twid_mult.multiplier_Z.p[10]
.sym 24998 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 25001 bf_stage1_0_4.twid_mult.multiplier_Z.p[12]
.sym 25002 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 25006 bf_stage1_0_4.twid_mult.multiplier_Z.p[11]
.sym 25014 bf_stage1_1_5.twid_mult.w_mult_z[6]
.sym 25019 bf_stage1_0_4.twid_mult.multiplier_Z.p[10]
.sym 25020 bf_stage1_0_4.twid_mult.multiplier_Z.t[10]
.sym 25021 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25026 bf_stage1_0_4.twid_mult.multiplier_Z.p[11]
.sym 25027 bf_stage1_0_4.twid_mult.multiplier_Z.t[11]
.sym 25028 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25031 bf_stage1_1_5.twid_mult.w_mult_z[5]
.sym 25037 bf_stage1_0_4.twid_mult.multiplier_Z.t[14]
.sym 25038 bf_stage1_0_4.twid_mult.multiplier_Z.p[14]
.sym 25039 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25043 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25045 bf_stage1_0_4.twid_mult.multiplier_Z.p[12]
.sym 25046 bf_stage1_0_4.twid_mult.multiplier_Z.t[12]
.sym 25052 bf_stage1_1_5.twid_mult.w_mult_z[1]
.sym 25056 bf_stage1_1_5.twid_mult.multiplier_Z.count[2]
.sym 25057 bf_stage1_1_5.twid_mult.multiplier_Z.count[0]
.sym 25058 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 25059 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 25060 CLK$SB_IO_IN_$glb_clk
.sym 25061 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 25062 bf_stage1_3_7.twid_mult.multiplier_I.p[6]
.sym 25063 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 25064 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 25065 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25066 bf_stage1_3_7.twid_mult.multiplier_I.p[4]
.sym 25067 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25068 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25069 bf_stage1_3_7.twid_mult.multiplier_I.p[5]
.sym 25071 bf_stage1_1_5.twid_mult.w_mult_z[6]
.sym 25073 w_stage12_i5[4]
.sym 25075 bf_stage1_1_5.twid_mult.w_mult_z[3]
.sym 25077 bf_stage1_1_5.twid_mult.w_mult_z[6]
.sym 25081 bf_stage1_1_5.twid_mult.w_mult_z[5]
.sym 25088 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25093 bf_stage1_3_7.twid_mult.multiplier_I.p[5]
.sym 25103 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25106 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25108 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25114 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25117 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[2]
.sym 25122 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25124 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25128 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 25135 $nextpnr_ICESTORM_LC_26$O
.sym 25137 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[2]
.sym 25141 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 25144 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25147 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[4]
.sym 25149 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25153 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[5]
.sym 25156 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25159 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[6]
.sym 25162 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25165 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[7]
.sym 25167 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25171 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[8]
.sym 25173 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25175 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[7]
.sym 25177 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[9]
.sym 25179 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 25181 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[8]
.sym 25185 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25186 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 25187 bf_stage1_3_7.twid_mult.multiplier_I.t[5]
.sym 25188 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 25189 bf_stage1_3_7.twid_mult.multiplier_I.t[6]
.sym 25190 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 25191 bf_stage1_3_7.twid_mult.multiplier_I.t[4]
.sym 25192 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25193 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 25195 w_stage12_i5[5]
.sym 25198 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25199 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 25200 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 25201 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 25202 bf_stage1_3_7.twid_mult.multiplier_I.state[0]
.sym 25204 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25205 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 25206 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFESR_Q_E
.sym 25208 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 25209 bf_stage1_3_7.twid_mult.multiplier_I.p[7]
.sym 25212 bf_stage1_1_5.twid_mult.w_mult_z[4]
.sym 25214 bf_stage1_1_5.twid_mult.w_mult_z[2]
.sym 25221 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[9]
.sym 25226 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 25228 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 25230 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 25232 bf_stage3_0_1.twid_mult.multiplier_R.p[3]
.sym 25233 bf_stage3_0_1.twid_mult.multiplier_R.t[3]
.sym 25234 bf_stage1_3_7.twid_mult.multiplier_I.p[2]
.sym 25235 bf_stage1_3_7.twid_mult.multiplier_I.t[2]
.sym 25237 bf_stage1_3_7.twid_mult.multiplier_I.t[3]
.sym 25240 bf_stage1_3_7.twid_mult.multiplier_I.p[3]
.sym 25242 bf_stage1_1_5.twid_mult.w_mult_z[14]
.sym 25244 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 25248 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25252 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 25253 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 25255 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 25258 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[10]
.sym 25261 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 25262 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[9]
.sym 25264 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[11]
.sym 25266 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 25268 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[10]
.sym 25270 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[12]
.sym 25272 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 25274 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[11]
.sym 25276 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[13]
.sym 25278 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 25280 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[12]
.sym 25282 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[14]
.sym 25285 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 25286 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[13]
.sym 25290 bf_stage1_1_5.twid_mult.w_mult_z[14]
.sym 25292 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[14]
.sym 25295 bf_stage3_0_1.twid_mult.multiplier_R.p[3]
.sym 25296 bf_stage3_0_1.twid_mult.multiplier_R.t[3]
.sym 25297 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25301 bf_stage1_3_7.twid_mult.multiplier_I.p[2]
.sym 25302 bf_stage1_3_7.twid_mult.multiplier_I.t[3]
.sym 25303 bf_stage1_3_7.twid_mult.multiplier_I.p[3]
.sym 25304 bf_stage1_3_7.twid_mult.multiplier_I.t[2]
.sym 25305 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 25306 CLK$SB_IO_IN_$glb_clk
.sym 25307 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 25308 bf_stage1_3_7.twid_mult.w_mult_i[4]
.sym 25310 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 25311 bf_stage1_3_7.twid_mult.w_mult_i[2]
.sym 25312 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25313 bf_stage1_3_7.twid_mult.w_mult_i[5]
.sym 25314 bf_stage1_3_7.twid_mult.w_mult_i[6]
.sym 25315 bf_stage1_3_7.twid_mult.w_mult_i[3]
.sym 25316 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 25317 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 25320 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 25322 w_stage12_i5[7]
.sym 25330 w_stage12_i5[6]
.sym 25331 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 25333 w_stage12_i5[4]
.sym 25335 w_stage12_i5[5]
.sym 25337 w_stage12_i5[1]
.sym 25339 w_stage12_i5[7]
.sym 25341 bf_stage1_0_4.twid_mult.multiplier_Z.p[11]
.sym 25349 bf_stage1_3_7.twid_mult.multiplier_I.p[7]
.sym 25353 bf_stage1_3_7.twid_mult.multiplier_I.t[7]
.sym 25361 bf_stage1_3_7.twid_mult.multiplier_I.t[6]
.sym 25362 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 25363 $PACKER_GND_NET
.sym 25374 bf_stage1_3_7.twid_mult.multiplier_I.t[2]
.sym 25376 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 25377 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25388 $PACKER_GND_NET
.sym 25394 bf_stage1_3_7.twid_mult.multiplier_I.t[7]
.sym 25396 bf_stage1_3_7.twid_mult.multiplier_I.p[7]
.sym 25397 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25403 bf_stage1_3_7.twid_mult.multiplier_I.t[2]
.sym 25407 bf_stage1_3_7.twid_mult.multiplier_I.t[6]
.sym 25425 bf_stage1_3_7.twid_mult.multiplier_I.t[7]
.sym 25428 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 25429 CLK$SB_IO_IN_$glb_clk
.sym 25430 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 25433 bf_stage1_3_7.twid_mult.w_neg_z[2]
.sym 25434 bf_stage1_3_7.twid_mult.w_neg_z[3]
.sym 25435 bf_stage1_3_7.twid_mult.w_neg_z[4]
.sym 25436 bf_stage1_3_7.twid_mult.w_neg_z[5]
.sym 25437 bf_stage1_3_7.twid_mult.w_neg_z[6]
.sym 25438 bf_stage1_3_7.twid_mult.w_neg_z[7]
.sym 25445 bf_stage1_3_7.twid_mult.multiplier_I.p[2]
.sym 25451 bf_stage1_3_7.twid_mult.multiplier_I.p[3]
.sym 25452 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 25454 bf_stage1_1_5.twid_mult.w_mult_z[11]
.sym 25463 bf_stage1_3_7.twid_mult.w_mult_i[6]
.sym 25466 bf_stage1_3_7.twid_mult.multiplier_I.t[8]
.sym 25472 bf_stage1_3_7.twid_mult.multiplier_I.t[9]
.sym 25474 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25475 bf_stage1_3_7.twid_mult.multiplier_I.p[8]
.sym 25476 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25477 bf_stage1_3_7.twid_mult.w_mult_i[5]
.sym 25478 bf_stage1_3_7.twid_mult.w_mult_i[6]
.sym 25479 bf_stage1_3_7.twid_mult.w_mult_i[3]
.sym 25480 bf_stage1_3_7.twid_mult.w_mult_i[4]
.sym 25483 bf_stage1_3_7.twid_mult.w_mult_i[2]
.sym 25484 bf_stage1_3_7.twid_mult.multiplier_I.t[7]
.sym 25485 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 25486 bf_stage1_3_7.twid_mult.multiplier_I.p[9]
.sym 25487 bf_stage1_3_7.twid_mult.multiplier_I.t[8]
.sym 25488 bf_stage1_3_7.twid_mult.multiplier_I.p[7]
.sym 25489 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25490 bf_stage1_3_7.twid_mult.w_neg_z[2]
.sym 25491 bf_stage1_3_7.twid_mult.w_neg_z[3]
.sym 25492 bf_stage1_3_7.twid_mult.w_neg_z[4]
.sym 25499 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFESR_Q_E
.sym 25500 bf_stage1_3_7.twid_mult.w_neg_z[4]
.sym 25501 bf_stage1_3_7.twid_mult.w_neg_z[5]
.sym 25502 bf_stage1_3_7.twid_mult.w_neg_z[6]
.sym 25505 bf_stage1_3_7.twid_mult.multiplier_I.p[7]
.sym 25507 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25508 bf_stage1_3_7.twid_mult.multiplier_I.t[7]
.sym 25512 bf_stage1_3_7.twid_mult.multiplier_I.t[8]
.sym 25513 bf_stage1_3_7.twid_mult.multiplier_I.p[8]
.sym 25514 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25517 bf_stage1_3_7.twid_mult.w_mult_i[2]
.sym 25518 bf_stage1_3_7.twid_mult.w_mult_i[3]
.sym 25519 bf_stage1_3_7.twid_mult.w_neg_z[2]
.sym 25520 bf_stage1_3_7.twid_mult.w_neg_z[3]
.sym 25524 bf_stage1_3_7.twid_mult.multiplier_I.t[8]
.sym 25525 bf_stage1_3_7.twid_mult.multiplier_I.p[8]
.sym 25526 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25529 bf_stage1_3_7.twid_mult.w_neg_z[5]
.sym 25530 bf_stage1_3_7.twid_mult.w_mult_i[5]
.sym 25531 bf_stage1_3_7.twid_mult.w_neg_z[4]
.sym 25532 bf_stage1_3_7.twid_mult.w_mult_i[4]
.sym 25535 bf_stage1_3_7.twid_mult.w_mult_i[5]
.sym 25536 bf_stage1_3_7.twid_mult.w_neg_z[5]
.sym 25537 bf_stage1_3_7.twid_mult.w_neg_z[6]
.sym 25538 bf_stage1_3_7.twid_mult.w_mult_i[6]
.sym 25541 bf_stage1_3_7.twid_mult.multiplier_I.t[9]
.sym 25542 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25544 bf_stage1_3_7.twid_mult.multiplier_I.p[9]
.sym 25547 bf_stage1_3_7.twid_mult.w_mult_i[4]
.sym 25549 bf_stage1_3_7.twid_mult.w_neg_z[4]
.sym 25551 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFESR_Q_E
.sym 25552 CLK$SB_IO_IN_$glb_clk
.sym 25553 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 25554 bf_stage1_3_7.twid_mult.w_neg_z[8]
.sym 25555 bf_stage1_3_7.twid_mult.w_neg_z[9]
.sym 25556 bf_stage1_3_7.twid_mult.w_neg_z[10]
.sym 25557 bf_stage1_3_7.twid_mult.w_neg_z[11]
.sym 25558 bf_stage1_3_7.twid_mult.w_neg_z[12]
.sym 25559 bf_stage1_3_7.twid_mult.w_neg_z[13]
.sym 25560 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[1]
.sym 25561 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25566 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25567 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25569 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25571 bf_stage1_3_7.twid_mult.w_neg_z[7]
.sym 25575 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25580 bf_stage1_3_7.twid_mult.multiplier_I.t[11]
.sym 25581 bf_stage1_3_7.twid_mult.multiplier_I.p[8]
.sym 25583 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[1]
.sym 25587 bf_stage1_3_7.twid_mult.w_neg_z[8]
.sym 25588 bf_stage1_3_7.twid_mult.w_neg_z[7]
.sym 25599 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 25601 bf_stage1_3_7.twid_mult.w_neg_z[6]
.sym 25603 bf_stage1_3_7.twid_mult.multiplier_I.t[9]
.sym 25605 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 25606 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 25607 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 25608 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 25610 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 25620 bf_stage1_3_7.twid_mult.multiplier_I.t[12]
.sym 25621 bf_stage1_3_7.twid_mult.multiplier_I.t[10]
.sym 25623 bf_stage1_3_7.twid_mult.w_mult_i[6]
.sym 25624 bf_stage1_3_7.twid_mult.multiplier_I.t[11]
.sym 25625 bf_stage1_3_7.twid_mult.multiplier_I.t[13]
.sym 25626 bf_stage1_3_7.twid_mult.multiplier_I.t[8]
.sym 25630 bf_stage1_3_7.twid_mult.multiplier_I.t[8]
.sym 25637 bf_stage1_3_7.twid_mult.multiplier_I.t[11]
.sym 25643 bf_stage1_3_7.twid_mult.multiplier_I.t[9]
.sym 25646 bf_stage1_3_7.twid_mult.w_mult_i[6]
.sym 25649 bf_stage1_3_7.twid_mult.w_neg_z[6]
.sym 25652 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 25653 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 25654 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 25655 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 25660 bf_stage1_3_7.twid_mult.multiplier_I.t[10]
.sym 25664 bf_stage1_3_7.twid_mult.multiplier_I.t[12]
.sym 25670 bf_stage1_3_7.twid_mult.multiplier_I.t[13]
.sym 25674 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 25675 CLK$SB_IO_IN_$glb_clk
.sym 25676 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 25677 bf_stage1_3_7.twid_mult.w_mult_i[7]
.sym 25678 bf_stage1_3_7.twid_mult.w_mult_i[13]
.sym 25679 bf_stage1_3_7.twid_mult.w_mult_i[14]
.sym 25682 bf_stage1_3_7.twid_mult.w_mult_i[8]
.sym 25683 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 25684 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 25701 bf_stage1_3_7.twid_mult.w_neg_z[10]
.sym 25703 bf_stage1_3_7.twid_mult.w_neg_z[11]
.sym 25706 bf_stage1_3_7.twid_mult.multiplier_I.p[7]
.sym 25718 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25721 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 25722 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 25723 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25725 bf_stage1_3_7.twid_mult.multiplier_I.t[14]
.sym 25728 bf_stage1_3_7.twid_mult.multiplier_I.t[10]
.sym 25729 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFESR_Q_E
.sym 25730 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 25731 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 25732 bf_stage1_3_7.twid_mult.multiplier_I.t[13]
.sym 25734 bf_stage1_3_7.twid_mult.w_mult_i[7]
.sym 25742 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25746 bf_stage1_3_7.twid_mult.multiplier_I.p[13]
.sym 25747 bf_stage1_3_7.twid_mult.multiplier_I.p[10]
.sym 25748 bf_stage1_3_7.twid_mult.w_neg_z[7]
.sym 25749 bf_stage1_3_7.twid_mult.multiplier_I.p[14]
.sym 25751 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25752 bf_stage1_3_7.twid_mult.multiplier_I.p[13]
.sym 25754 bf_stage1_3_7.twid_mult.multiplier_I.t[13]
.sym 25757 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25759 bf_stage1_3_7.twid_mult.multiplier_I.t[10]
.sym 25760 bf_stage1_3_7.twid_mult.multiplier_I.p[10]
.sym 25769 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 25771 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 25772 bf_stage1_3_7.twid_mult.w_mult_i[7]
.sym 25776 bf_stage1_3_7.twid_mult.multiplier_I.p[13]
.sym 25777 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25778 bf_stage1_3_7.twid_mult.multiplier_I.t[13]
.sym 25781 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25782 bf_stage1_3_7.twid_mult.multiplier_I.p[10]
.sym 25783 bf_stage1_3_7.twid_mult.multiplier_I.t[10]
.sym 25787 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 25788 bf_stage1_3_7.twid_mult.w_neg_z[7]
.sym 25789 bf_stage1_3_7.twid_mult.w_mult_i[7]
.sym 25790 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 25793 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25794 bf_stage1_3_7.twid_mult.multiplier_I.p[14]
.sym 25795 bf_stage1_3_7.twid_mult.multiplier_I.t[14]
.sym 25797 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFESR_Q_E
.sym 25798 CLK$SB_IO_IN_$glb_clk
.sym 25799 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 25800 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 25802 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 25803 bf_stage1_3_7.twid_mult.w_mult_i[10]
.sym 25804 bf_stage1_3_7.twid_mult.w_mult_i[11]
.sym 25805 bf_stage1_3_7.twid_mult.w_mult_i[12]
.sym 25807 bf_stage1_3_7.twid_mult.w_mult_i[9]
.sym 25808 read_data[1]
.sym 25809 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 25813 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 25820 write_data[2]
.sym 25823 write_addr[7]
.sym 25825 w_stage12_i5[4]
.sym 25827 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25828 w_stage12_i5[5]
.sym 25829 w_stage12_i5[1]
.sym 25831 bf_stage1_3_7.twid_mult.w_neg_z[11]
.sym 25832 w_stage12_i5[7]
.sym 25833 bf_stage1_3_7.twid_mult.w_neg_z[9]
.sym 25843 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25844 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25846 bf_stage1_3_7.twid_mult.w_mult_i[8]
.sym 25847 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 25850 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25851 bf_stage1_3_7.twid_mult.multiplier_I.t[12]
.sym 25852 bf_stage1_3_7.twid_mult.multiplier_I.t[11]
.sym 25853 bf_stage1_3_7.twid_mult.multiplier_I.p[11]
.sym 25854 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 25857 bf_stage1_3_7.twid_mult.w_neg_z[8]
.sym 25859 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFESR_Q_E
.sym 25860 bf_stage1_3_7.twid_mult.w_neg_z[7]
.sym 25871 bf_stage1_3_7.twid_mult.multiplier_I.p[12]
.sym 25875 bf_stage1_3_7.twid_mult.multiplier_I.t[12]
.sym 25876 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25877 bf_stage1_3_7.twid_mult.multiplier_I.p[12]
.sym 25880 bf_stage1_3_7.twid_mult.w_neg_z[7]
.sym 25882 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25886 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25887 bf_stage1_3_7.twid_mult.multiplier_I.p[11]
.sym 25888 bf_stage1_3_7.twid_mult.multiplier_I.t[11]
.sym 25893 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 25894 bf_stage1_3_7.twid_mult.w_mult_i[8]
.sym 25895 bf_stage1_3_7.twid_mult.w_neg_z[8]
.sym 25898 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25899 bf_stage1_3_7.twid_mult.multiplier_I.p[11]
.sym 25900 bf_stage1_3_7.twid_mult.multiplier_I.t[11]
.sym 25911 bf_stage1_3_7.twid_mult.multiplier_I.p[12]
.sym 25912 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25913 bf_stage1_3_7.twid_mult.multiplier_I.t[12]
.sym 25920 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFESR_Q_E
.sym 25921 CLK$SB_IO_IN_$glb_clk
.sym 25922 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 25923 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 25924 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 25926 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[1]
.sym 25927 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 25928 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[2]
.sym 25929 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25930 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 25939 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 25940 bf_stage1_3_7.twid_mult.multiplier_I.p[9]
.sym 25942 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 25944 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 25946 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 25952 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 25953 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 25954 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 25958 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 25965 w_stage12_i5[0]
.sym 25967 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[0]
.sym 25968 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 25972 PIN_1$SB_IO_OUT
.sym 25973 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 25975 bf_stage1_3_7.twid_mult.w_neg_z[7]
.sym 25976 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 25981 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 25984 w_stage12_i5[2]
.sym 25985 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O[0]
.sym 25987 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25989 w_stage12_i5[1]
.sym 25990 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 25991 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[1]
.sym 25994 w_stage12_i5[3]
.sym 25997 w_stage12_i5[2]
.sym 25998 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 26003 w_stage12_i5[3]
.sym 26004 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[1]
.sym 26005 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 26009 w_stage12_i5[2]
.sym 26010 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 26012 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 26015 PIN_1$SB_IO_OUT
.sym 26016 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 26021 w_stage12_i5[1]
.sym 26022 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O[0]
.sym 26024 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[0]
.sym 26029 w_stage12_i5[0]
.sym 26030 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 26034 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 26036 w_stage12_i5[3]
.sym 26039 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26040 bf_stage1_3_7.twid_mult.w_neg_z[7]
.sym 26041 w_stage12_i5[0]
.sym 26042 w_stage12_i5[1]
.sym 26046 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 26047 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 26048 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 26049 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 26050 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[3]
.sym 26051 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 26052 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 26053 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[4]
.sym 26068 PIN_1$SB_IO_OUT
.sym 26071 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[1]
.sym 26072 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[1]
.sym 26075 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26087 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 26088 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 26089 bf_stage1_5_7.w_neg_b_im[2]
.sym 26090 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[1]
.sym 26092 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O[0]
.sym 26093 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[0]
.sym 26094 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26095 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 26096 bf_stage1_5_7.w_neg_b_im[1]
.sym 26099 w_stage12_i5[1]
.sym 26100 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[2]
.sym 26101 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[0]
.sym 26102 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[1]
.sym 26106 w_stage12_i5[2]
.sym 26108 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 26109 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[2]
.sym 26110 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 26111 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[0]
.sym 26112 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 26114 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26115 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[3]
.sym 26120 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26121 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 26122 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[0]
.sym 26123 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[1]
.sym 26126 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[0]
.sym 26129 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 26134 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[1]
.sym 26135 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[0]
.sym 26138 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 26140 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 26144 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[2]
.sym 26145 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[3]
.sym 26146 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 26147 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[0]
.sym 26150 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 26151 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 26152 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 26153 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[2]
.sym 26156 bf_stage1_5_7.w_neg_b_im[2]
.sym 26157 w_stage12_i5[2]
.sym 26159 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26162 w_stage12_i5[1]
.sym 26163 bf_stage1_5_7.w_neg_b_im[1]
.sym 26164 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O[0]
.sym 26170 bf_stage3_4_5.w_neg_b_im[1]
.sym 26171 bf_stage3_4_5.w_neg_b_im[2]
.sym 26172 bf_stage3_4_5.w_neg_b_im[3]
.sym 26173 bf_stage3_4_5.w_neg_b_im[4]
.sym 26174 bf_stage3_4_5.w_neg_b_im[5]
.sym 26175 bf_stage3_4_5.w_neg_b_im[6]
.sym 26176 bf_stage3_4_5.w_neg_b_im[7]
.sym 26181 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26182 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 26183 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 26186 stage_2_valid
.sym 26188 bf_stage1_5_7.w_e_re[8]
.sym 26189 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 26191 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_I2_O[1]
.sym 26192 bf_stage1_5_7.w_e_re[7]
.sym 26194 bf_stage1_5_7.w_e_re[6]
.sym 26197 bf_stage1_5_7.w_neg_b_im[6]
.sym 26199 bf_stage1_5_7.w_e_re[5]
.sym 26204 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 26213 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[0]
.sym 26216 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 26221 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 26222 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[3]
.sym 26223 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 26228 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 26231 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[1]
.sym 26232 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[1]
.sym 26242 $nextpnr_ICESTORM_LC_42$O
.sym 26245 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 26248 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 26251 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[0]
.sym 26252 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 26254 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 26257 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 26258 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 26260 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 26262 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[1]
.sym 26264 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 26266 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 26268 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[3]
.sym 26270 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 26272 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 26274 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 26276 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 26278 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 26281 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 26282 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 26285 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[1]
.sym 26288 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 26292 bf_stage3_4_5.w_e_im[5]
.sym 26293 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 26294 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 26295 bf_stage3_4_5.w_e_im[4]
.sym 26296 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 26297 bf_stage3_4_5.w_e_im[6]
.sym 26298 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26299 bf_stage3_4_5.w_e_im[2]
.sym 26304 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 26305 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[7]
.sym 26308 bf_stage1_5_7.w_e_re[5]
.sym 26313 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 26314 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26319 bf_stage1_5_7.w_neg_b_im[3]
.sym 26320 w_stage12_i5[7]
.sym 26323 bf_stage3_4_5.w_e_im[2]
.sym 26324 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26333 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 26334 w_stage12_i5[2]
.sym 26335 bf_stage1_5_7.w_neg_b_im[2]
.sym 26336 bf_stage3_4_5.w_neg_b_im[3]
.sym 26337 bf_stage1_5_7.w_neg_b_im[4]
.sym 26339 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26342 bf_stage3_4_5.w_neg_b_im[1]
.sym 26343 bf_stage3_4_5.w_neg_b_im[2]
.sym 26344 bf_stage1_5_7.w_neg_b_im[3]
.sym 26345 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26348 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 26350 w_stage12_i5[3]
.sym 26352 w_stage12_i5[4]
.sym 26353 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26355 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 26356 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 26357 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 26360 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26361 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26363 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[2]
.sym 26364 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26367 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[2]
.sym 26368 bf_stage3_4_5.w_neg_b_im[1]
.sym 26369 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 26373 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26374 w_stage12_i5[4]
.sym 26375 bf_stage1_5_7.w_neg_b_im[4]
.sym 26378 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26380 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 26381 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26384 w_stage12_i5[3]
.sym 26386 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26387 bf_stage1_5_7.w_neg_b_im[3]
.sym 26390 bf_stage1_5_7.w_neg_b_im[2]
.sym 26391 w_stage12_i5[2]
.sym 26392 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26397 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 26398 bf_stage3_4_5.w_neg_b_im[3]
.sym 26399 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 26402 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 26403 bf_stage3_4_5.w_neg_b_im[3]
.sym 26404 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 26408 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 26409 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26410 bf_stage3_4_5.w_neg_b_im[2]
.sym 26415 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26416 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[4]
.sym 26417 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[6]
.sym 26418 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[2]
.sym 26419 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[3]
.sym 26420 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[5]
.sym 26421 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 26422 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26429 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 26433 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 26440 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 26441 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 26446 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 26457 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26459 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26460 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 26461 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 26464 bf_stage1_5_7.w_neg_b_im[4]
.sym 26465 w_stage12_i5[3]
.sym 26466 bf_stage1_5_7.w_neg_b_im[5]
.sym 26467 w_stage12_i5[6]
.sym 26468 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26469 bf_stage1_5_7.w_neg_b_im[6]
.sym 26471 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 26472 w_stage12_i5[4]
.sym 26474 w_stage12_i5[5]
.sym 26479 bf_stage1_5_7.w_neg_b_im[3]
.sym 26482 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26483 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 26484 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26487 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26490 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26491 w_stage12_i5[5]
.sym 26492 bf_stage1_5_7.w_neg_b_im[5]
.sym 26495 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26496 bf_stage1_5_7.w_neg_b_im[6]
.sym 26498 w_stage12_i5[6]
.sym 26502 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26503 w_stage12_i5[5]
.sym 26504 bf_stage1_5_7.w_neg_b_im[5]
.sym 26507 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26508 w_stage12_i5[3]
.sym 26509 bf_stage1_5_7.w_neg_b_im[3]
.sym 26513 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26514 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26516 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 26519 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26520 w_stage12_i5[6]
.sym 26522 bf_stage1_5_7.w_neg_b_im[6]
.sym 26526 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26527 w_stage12_i5[4]
.sym 26528 bf_stage1_5_7.w_neg_b_im[4]
.sym 26532 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 26535 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 26536 CLK$SB_IO_IN_$glb_clk
.sym 26537 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 26538 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 26540 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 26541 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 26543 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[1]
.sym 26544 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 26545 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[0]
.sym 26550 bf_stage1_5_7.w_e_re[1]
.sym 26551 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 26555 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 26559 bf_stage1_5_7.w_e_re[1]
.sym 26560 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 26561 bf_stage1_5_7.w_e_re[8]
.sym 26564 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26569 bf_stage3_4_5.w_e_im[1]
.sym 26573 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26579 bf_stage1_5_7.w_e_im[5]
.sym 26582 bf_stage1_5_7.w_e_im[3]
.sym 26584 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26585 bf_stage1_5_7.w_e_im[4]
.sym 26586 bf_stage1_5_7.w_e_im[1]
.sym 26588 bf_stage1_5_7.w_e_im[6]
.sym 26590 bf_stage1_5_7.w_neg_b_im[7]
.sym 26592 w_stage12_i5[7]
.sym 26600 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26606 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 26613 bf_stage1_5_7.w_e_im[1]
.sym 26620 bf_stage1_5_7.w_e_im[3]
.sym 26626 bf_stage1_5_7.w_e_im[6]
.sym 26633 bf_stage1_5_7.w_e_im[4]
.sym 26636 bf_stage1_5_7.w_neg_b_im[7]
.sym 26638 w_stage12_i5[7]
.sym 26639 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26643 w_stage12_i5[7]
.sym 26644 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26645 bf_stage1_5_7.w_neg_b_im[7]
.sym 26648 bf_stage1_5_7.w_e_im[5]
.sym 26654 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26658 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 26659 CLK$SB_IO_IN_$glb_clk
.sym 26661 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 26662 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26663 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26664 bf_stage1_5_7.w_e_re[2]
.sym 26665 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26666 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 26667 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26668 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26674 bf_stage3_4_5.w_e_im[1]
.sym 26681 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 26686 bf_stage1_5_7.w_e_re[6]
.sym 26694 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 26696 bf_stage1_5_7.w_e_re[5]
.sym 26705 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26706 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26707 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26710 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26711 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26712 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26715 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26716 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 26717 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26734 $nextpnr_ICESTORM_LC_45$O
.sym 26736 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26740 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 26742 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26744 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26746 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 26749 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26750 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 26752 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 26755 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26756 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 26758 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 26760 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 26762 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 26764 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 26767 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26768 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 26770 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 26773 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26774 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 26776 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 26779 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26780 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 26784 bf_stage1_5_7.twid_mult.multiplier_Z.t[4]
.sym 26785 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26786 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26787 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26788 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26789 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26790 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26797 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 26799 bf_stage3_4_5.w_e_re[1]
.sym 26802 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 26805 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 26817 bf_stage1_5_7.twid_mult.multiplier_Z.t[4]
.sym 26820 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 26826 bf_stage1_5_7.twid_mult.multiplier_Z.t[0]
.sym 26827 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26828 bf_stage1_5_7.w_e_re[2]
.sym 26829 bf_stage1_5_7.w_e_re[8]
.sym 26831 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26832 bf_stage1_5_7.w_e_im[1]
.sym 26834 bf_stage1_5_7.twid_mult.w_neg_y[1]
.sym 26835 bf_stage1_5_7.w_e_re[1]
.sym 26836 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26838 bf_stage1_5_7.twid_mult.multiplier_Z.t[2]
.sym 26840 bf_stage1_5_7.twid_mult.w_neg_y[7]
.sym 26846 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26847 bf_stage1_5_7.twid_mult.multiplier_Z.t[1]
.sym 26849 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 26850 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 26851 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26852 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 26858 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26861 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 26864 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26865 bf_stage1_5_7.twid_mult.w_neg_y[1]
.sym 26866 bf_stage1_5_7.w_e_re[2]
.sym 26871 bf_stage1_5_7.w_e_im[1]
.sym 26873 bf_stage1_5_7.w_e_re[1]
.sym 26877 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26878 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 26879 bf_stage1_5_7.twid_mult.multiplier_Z.t[2]
.sym 26882 bf_stage1_5_7.w_e_re[8]
.sym 26884 bf_stage1_5_7.twid_mult.w_neg_y[7]
.sym 26885 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26889 bf_stage1_5_7.twid_mult.multiplier_Z.t[1]
.sym 26890 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 26891 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26895 bf_stage1_5_7.twid_mult.multiplier_Z.t[0]
.sym 26896 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 26897 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 26901 bf_stage1_5_7.w_e_re[8]
.sym 26902 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26903 bf_stage1_5_7.twid_mult.w_neg_y[7]
.sym 26904 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 26905 CLK$SB_IO_IN_$glb_clk
.sym 26908 bf_stage1_5_7.twid_mult.multiplier_Z.t[6]
.sym 26909 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 26910 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 26914 bf_stage1_5_7.twid_mult.multiplier_Z.t[5]
.sym 26921 bf_stage1_5_7.w_e_re[7]
.sym 26922 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 26933 bf_stage1_5_7.twid_mult.multiplier_Z.t[7]
.sym 26935 bf_stage1_5_7.twid_mult.multiplier_Z.t[8]
.sym 26937 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26948 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 26953 bf_stage1_5_7.twid_mult.multiplier_Z.t[7]
.sym 26955 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26956 bf_stage1_5_7.twid_mult.w_neg_y[8]
.sym 26958 bf_stage1_5_7.twid_mult.multiplier_Z.t[9]
.sym 26959 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 26960 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26962 bf_stage1_5_7.twid_mult.multiplier_Z.t[8]
.sym 26963 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26965 bf_stage1_5_7.twid_mult.multiplier_Z.t[11]
.sym 26968 bf_stage1_5_7.twid_mult.multiplier_Z.t[10]
.sym 26972 bf_stage1_5_7.twid_mult.multiplier_Z.t[13]
.sym 26973 bf_stage1_5_7.twid_mult.multiplier_Z.t[6]
.sym 26975 bf_stage1_5_7.twid_mult.multiplier_Z.t[12]
.sym 26981 bf_stage1_5_7.twid_mult.multiplier_Z.t[12]
.sym 26982 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26983 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 26984 bf_stage1_5_7.twid_mult.w_neg_y[8]
.sym 26987 bf_stage1_5_7.twid_mult.w_neg_y[8]
.sym 26988 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 26989 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26990 bf_stage1_5_7.twid_mult.multiplier_Z.t[10]
.sym 26993 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26994 bf_stage1_5_7.twid_mult.multiplier_Z.t[8]
.sym 26995 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 26996 bf_stage1_5_7.twid_mult.w_neg_y[8]
.sym 26999 bf_stage1_5_7.twid_mult.w_neg_y[8]
.sym 27000 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 27001 bf_stage1_5_7.twid_mult.multiplier_Z.t[11]
.sym 27002 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27005 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 27006 bf_stage1_5_7.twid_mult.w_neg_y[8]
.sym 27007 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27008 bf_stage1_5_7.twid_mult.multiplier_Z.t[9]
.sym 27012 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 27013 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 27014 bf_stage1_5_7.twid_mult.multiplier_Z.t[6]
.sym 27017 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 27018 bf_stage1_5_7.twid_mult.w_neg_y[8]
.sym 27019 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27020 bf_stage1_5_7.twid_mult.multiplier_Z.t[7]
.sym 27023 bf_stage1_5_7.twid_mult.w_neg_y[8]
.sym 27024 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 27025 bf_stage1_5_7.twid_mult.multiplier_Z.t[13]
.sym 27026 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27027 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 27028 CLK$SB_IO_IN_$glb_clk
.sym 27048 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 27052 bf_stage1_5_7.twid_mult.multiplier_Z.t[10]
.sym 27053 stage_1_valid
.sym 27071 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27073 bf_stage1_5_7.twid_mult.multiplier_Z.t[9]
.sym 27076 bf_stage1_5_7.twid_mult.multiplier_Z.p[4]
.sym 27077 bf_stage1_5_7.twid_mult.multiplier_Z.p[9]
.sym 27078 bf_stage1_5_7.twid_mult.multiplier_Z.t[5]
.sym 27080 bf_stage1_5_7.twid_mult.multiplier_Z.t[6]
.sym 27082 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 27085 bf_stage1_5_7.twid_mult.w_mult_z[3]
.sym 27087 bf_stage1_5_7.twid_mult.multiplier_Z.t[4]
.sym 27088 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27089 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27090 bf_stage1_5_7.twid_mult.multiplier_Z.p[6]
.sym 27091 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 27097 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27102 bf_stage1_5_7.twid_mult.multiplier_Z.p[5]
.sym 27104 bf_stage1_5_7.twid_mult.multiplier_Z.p[5]
.sym 27105 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27107 bf_stage1_5_7.twid_mult.multiplier_Z.t[5]
.sym 27111 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27112 bf_stage1_5_7.twid_mult.multiplier_Z.p[4]
.sym 27113 bf_stage1_5_7.twid_mult.multiplier_Z.t[4]
.sym 27119 bf_stage1_5_7.twid_mult.w_mult_z[3]
.sym 27122 bf_stage1_5_7.twid_mult.multiplier_Z.p[6]
.sym 27123 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27125 bf_stage1_5_7.twid_mult.multiplier_Z.t[6]
.sym 27128 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27129 bf_stage1_5_7.twid_mult.multiplier_Z.p[6]
.sym 27130 bf_stage1_5_7.twid_mult.multiplier_Z.t[6]
.sym 27135 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27136 bf_stage1_5_7.twid_mult.multiplier_Z.p[4]
.sym 27137 bf_stage1_5_7.twid_mult.multiplier_Z.t[4]
.sym 27140 bf_stage1_5_7.twid_mult.multiplier_Z.p[9]
.sym 27142 bf_stage1_5_7.twid_mult.multiplier_Z.t[9]
.sym 27143 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27146 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27148 bf_stage1_5_7.twid_mult.multiplier_Z.t[5]
.sym 27149 bf_stage1_5_7.twid_mult.multiplier_Z.p[5]
.sym 27150 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 27151 CLK$SB_IO_IN_$glb_clk
.sym 27152 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 27156 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 27172 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 27184 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 27185 bf_stage2_4_6.twid_mult.multiplier_R.t[0]
.sym 27204 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 27206 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 27207 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 27210 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27211 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 27217 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 27221 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27222 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 27226 $nextpnr_ICESTORM_LC_14$O
.sym 27228 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 27232 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 27234 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27238 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 27241 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27244 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 27247 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 27250 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 27252 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 27256 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 27259 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 27262 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 27264 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 27268 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 27270 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 27272 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 27278 bf_stage2_4_6.twid_mult.multiplier_R.t[0]
.sym 27280 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 27282 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 27291 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 27293 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 27301 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 27302 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 27305 bf_stage2_4_6.twid_mult.multiplier_R.p[2]
.sym 27306 bf_stage1_5_7.twid_mult.w_mult_i[14]
.sym 27307 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 27310 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27312 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 27317 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 27318 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 27321 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 27324 bf_stage1_5_7.twid_mult.w_neg_z[7]
.sym 27325 bf_stage1_5_7.twid_mult.w_neg_z[8]
.sym 27326 bf_stage1_5_7.twid_mult.w_mult_i[7]
.sym 27328 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27330 bf_stage1_5_7.twid_mult.w_mult_i[8]
.sym 27331 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 27332 bf_stage1_5_7.twid_mult.w_mult_i[14]
.sym 27335 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 27338 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 27347 bf_stage1_5_7.twid_mult.w_mult_z[14]
.sym 27349 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 27351 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 27353 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 27355 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 27357 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 27359 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 27361 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 27364 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 27365 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 27367 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 27370 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 27371 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 27373 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 27375 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 27377 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 27379 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 27381 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 27383 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 27386 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27387 bf_stage1_5_7.twid_mult.w_mult_z[14]
.sym 27388 bf_stage1_5_7.twid_mult.w_mult_i[14]
.sym 27389 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 27392 bf_stage1_5_7.twid_mult.w_neg_z[7]
.sym 27393 bf_stage1_5_7.twid_mult.w_mult_i[8]
.sym 27394 bf_stage1_5_7.twid_mult.w_neg_z[8]
.sym 27395 bf_stage1_5_7.twid_mult.w_mult_i[7]
.sym 27399 bf_stage2_4_6.twid_mult.multiplier_Z.p[9]
.sym 27400 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27401 bf_stage2_4_6.twid_mult.multiplier_Z.p[8]
.sym 27402 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27403 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 27404 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27405 bf_stage2_4_6.twid_mult.multiplier_Z.p[3]
.sym 27406 bf_stage2_4_6.twid_mult.multiplier_Z.p[7]
.sym 27412 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 27419 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 27423 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 27424 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 27440 bf_stage1_5_7.twid_mult.w_mult_i[12]
.sym 27442 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27443 bf_stage1_5_7.twid_mult.multiplier_I.p[7]
.sym 27445 bf_stage1_5_7.twid_mult.w_neg_z[13]
.sym 27446 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27450 bf_stage1_5_7.twid_mult.w_neg_z[10]
.sym 27451 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 27452 bf_stage1_5_7.twid_mult.w_neg_z[12]
.sym 27453 bf_stage1_5_7.twid_mult.w_mult_i[13]
.sym 27454 bf_stage1_5_7.twid_mult.multiplier_I.p[10]
.sym 27455 bf_stage1_5_7.twid_mult.multiplier_I.p[13]
.sym 27456 bf_stage1_5_7.twid_mult.w_mult_i[10]
.sym 27463 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27476 bf_stage1_5_7.twid_mult.multiplier_I.p[10]
.sym 27481 bf_stage1_5_7.twid_mult.multiplier_I.p[7]
.sym 27486 bf_stage1_5_7.twid_mult.w_neg_z[10]
.sym 27487 bf_stage1_5_7.twid_mult.w_mult_i[10]
.sym 27488 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27491 bf_stage1_5_7.twid_mult.w_neg_z[13]
.sym 27492 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27494 bf_stage1_5_7.twid_mult.w_mult_i[13]
.sym 27497 bf_stage1_5_7.twid_mult.w_mult_i[13]
.sym 27498 bf_stage1_5_7.twid_mult.w_neg_z[13]
.sym 27499 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27504 bf_stage1_5_7.twid_mult.multiplier_I.p[13]
.sym 27509 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27511 bf_stage1_5_7.twid_mult.w_mult_i[12]
.sym 27512 bf_stage1_5_7.twid_mult.w_neg_z[12]
.sym 27515 bf_stage1_5_7.twid_mult.w_neg_z[10]
.sym 27516 bf_stage1_5_7.twid_mult.w_mult_i[10]
.sym 27517 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27519 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 27520 CLK$SB_IO_IN_$glb_clk
.sym 27522 bf_stage2_4_6.twid_mult.multiplier_R.t[1]
.sym 27535 bf_stage2_4_6.twid_mult.multiplier_Z.p[3]
.sym 27537 bf_stage1_5_7.twid_mult.multiplier_I.p[7]
.sym 27539 bf_stage2_4_6.twid_mult.multiplier_Z.p[7]
.sym 27540 bf_stage2_4_6.twid_mult.multiplier_Z.t[9]
.sym 27541 bf_stage2_4_6.twid_mult.multiplier_Z.p[9]
.sym 27542 bf_stage1_5_7.twid_mult.multiplier_I.p[10]
.sym 27544 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 27545 bf_stage2_4_6.twid_mult.multiplier_Z.t[7]
.sym 27546 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 27548 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 27551 bf_stage2_4_6.twid_mult.multiplier_R.p[5]
.sym 27553 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 27565 bf_stage1_5_7.twid_mult.multiplier_I.p[11]
.sym 27567 bf_stage1_5_7.twid_mult.multiplier_I.p[12]
.sym 27569 bf_stage1_5_7.twid_mult.w_neg_z[11]
.sym 27572 bf_stage1_5_7.twid_mult.w_mult_z[12]
.sym 27573 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27575 bf_stage1_5_7.twid_mult.multiplier_I.p[14]
.sym 27581 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 27588 bf_stage1_5_7.twid_mult.w_mult_i[11]
.sym 27594 bf_stage2_4_6.twid_mult.multiplier_Z.t[8]
.sym 27598 bf_stage1_5_7.twid_mult.multiplier_I.p[12]
.sym 27605 bf_stage1_5_7.twid_mult.multiplier_I.p[11]
.sym 27608 bf_stage1_5_7.twid_mult.w_neg_z[11]
.sym 27610 bf_stage1_5_7.twid_mult.w_mult_i[11]
.sym 27611 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27614 bf_stage1_5_7.twid_mult.multiplier_I.p[14]
.sym 27620 bf_stage1_5_7.twid_mult.w_neg_z[11]
.sym 27622 bf_stage1_5_7.twid_mult.w_mult_i[11]
.sym 27623 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 27634 bf_stage1_5_7.twid_mult.w_mult_z[12]
.sym 27641 bf_stage2_4_6.twid_mult.multiplier_Z.t[8]
.sym 27642 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 27643 CLK$SB_IO_IN_$glb_clk
.sym 27645 bf_stage2_4_6.twid_mult.multiplier_R.t[8]
.sym 27646 bf_stage2_4_6.twid_mult.multiplier_R.t[6]
.sym 27647 bf_stage2_4_6.twid_mult.multiplier_R.t[7]
.sym 27648 bf_stage2_4_6.twid_mult.multiplier_R.t[4]
.sym 27649 bf_stage2_4_6.twid_mult.multiplier_R.t[5]
.sym 27650 bf_stage2_4_6.twid_mult.multiplier_R.t[3]
.sym 27651 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27652 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27657 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 27659 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 27667 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 27669 bf_stage2_4_6.twid_mult.multiplier_R.p[7]
.sym 27670 bf_stage2_4_6.twid_mult.multiplier_R.t[0]
.sym 27671 bf_stage2_4_6.twid_mult.multiplier_R.p[6]
.sym 27673 bf_stage2_4_6.twid_mult.multiplier_R.p[4]
.sym 27676 bf_stage2_4_6.twid_mult.multiplier_R.p[8]
.sym 27677 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 27688 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 27693 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27694 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27695 bf_stage2_4_6.twid_mult.multiplier_R.p[3]
.sym 27698 bf_stage2_4_6.twid_mult.multiplier_R.p[7]
.sym 27699 bf_stage2_4_6.twid_mult.multiplier_R.p[6]
.sym 27703 bf_stage2_4_6.twid_mult.multiplier_R.t[6]
.sym 27704 bf_stage2_4_6.twid_mult.multiplier_R.t[7]
.sym 27706 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 27708 bf_stage2_4_6.twid_mult.multiplier_R.p[4]
.sym 27710 bf_stage2_4_6.twid_mult.multiplier_R.p[5]
.sym 27712 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27713 bf_stage2_4_6.twid_mult.multiplier_R.t[4]
.sym 27714 bf_stage2_4_6.twid_mult.multiplier_R.t[5]
.sym 27715 bf_stage2_4_6.twid_mult.multiplier_R.t[3]
.sym 27716 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27717 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27720 bf_stage2_4_6.twid_mult.multiplier_R.t[5]
.sym 27721 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27722 bf_stage2_4_6.twid_mult.multiplier_R.p[5]
.sym 27726 bf_stage2_4_6.twid_mult.multiplier_R.p[3]
.sym 27727 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27728 bf_stage2_4_6.twid_mult.multiplier_R.t[3]
.sym 27731 bf_stage2_4_6.twid_mult.multiplier_R.p[6]
.sym 27732 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27734 bf_stage2_4_6.twid_mult.multiplier_R.t[6]
.sym 27737 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27738 bf_stage2_4_6.twid_mult.multiplier_R.t[7]
.sym 27739 bf_stage2_4_6.twid_mult.multiplier_R.p[7]
.sym 27743 bf_stage2_4_6.twid_mult.multiplier_R.t[7]
.sym 27744 bf_stage2_4_6.twid_mult.multiplier_R.p[7]
.sym 27746 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27749 bf_stage2_4_6.twid_mult.multiplier_R.t[6]
.sym 27751 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27752 bf_stage2_4_6.twid_mult.multiplier_R.p[6]
.sym 27755 bf_stage2_4_6.twid_mult.multiplier_R.p[4]
.sym 27756 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27757 bf_stage2_4_6.twid_mult.multiplier_R.t[4]
.sym 27762 bf_stage2_4_6.twid_mult.multiplier_R.t[3]
.sym 27763 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27764 bf_stage2_4_6.twid_mult.multiplier_R.p[3]
.sym 27765 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 27766 CLK$SB_IO_IN_$glb_clk
.sym 27767 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 27768 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27769 bf_stage2_4_6.twid_mult.multiplier_R.t[9]
.sym 27770 bf_stage2_4_6.twid_mult.multiplier_R.t[12]
.sym 27771 bf_stage2_4_6.twid_mult.multiplier_R.t[14]
.sym 27772 bf_stage2_4_6.twid_mult.multiplier_R.t[13]
.sym 27773 bf_stage2_4_6.twid_mult.multiplier_R.t[2]
.sym 27774 bf_stage2_4_6.twid_mult.multiplier_R.t[11]
.sym 27775 bf_stage2_4_6.twid_mult.multiplier_R.t[10]
.sym 27785 bf_stage2_4_6.twid_mult.multiplier_Z.p[13]
.sym 27786 bf_stage2_4_6.twid_mult.multiplier_Z.p[14]
.sym 27792 bf_stage2_4_6.twid_mult.multiplier_R.p[2]
.sym 27794 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 27799 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 27809 bf_stage2_4_6.twid_mult.multiplier_R.t[8]
.sym 27810 bf_stage2_4_6.twid_mult.multiplier_R.p[8]
.sym 27812 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27822 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 27825 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27827 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 27837 bf_stage2_4_6.twid_mult.multiplier_R.p[2]
.sym 27838 bf_stage2_4_6.twid_mult.multiplier_R.t[2]
.sym 27842 bf_stage2_4_6.twid_mult.multiplier_R.t[2]
.sym 27843 bf_stage2_4_6.twid_mult.multiplier_R.p[2]
.sym 27844 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27848 bf_stage2_4_6.twid_mult.multiplier_R.p[8]
.sym 27849 bf_stage2_4_6.twid_mult.multiplier_R.t[8]
.sym 27850 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27861 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 27866 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27868 bf_stage2_4_6.twid_mult.multiplier_R.t[2]
.sym 27869 bf_stage2_4_6.twid_mult.multiplier_R.p[2]
.sym 27884 bf_stage2_4_6.twid_mult.multiplier_R.p[8]
.sym 27885 bf_stage2_4_6.twid_mult.multiplier_R.t[8]
.sym 27886 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27888 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 27889 CLK$SB_IO_IN_$glb_clk
.sym 27890 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 27891 bf_stage2_4_6.twid_mult.multiplier_R.p[1]
.sym 27892 bf_stage2_4_6.twid_mult.multiplier_R.p[10]
.sym 27893 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27894 bf_stage2_4_6.twid_mult.multiplier_R.p[11]
.sym 27895 bf_stage2_4_6.twid_mult.multiplier_R.p[0]
.sym 27896 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27897 bf_stage2_4_6.twid_mult.multiplier_R.p[9]
.sym 27898 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27906 bf_stage2_4_6.twid_mult.multiplier_R.t[14]
.sym 27921 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28014 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28018 bf_stage2_4_6.twid_mult.multiplier_R.p[12]
.sym 28027 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 28045 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 28057 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 28058 bf_stage2_4_6.twid_mult.multiplier_Z.t[12]
.sym 28059 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 28066 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 28069 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 28130 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 28131 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 28132 bf_stage2_4_6.twid_mult.multiplier_Z.t[12]
.sym 28133 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 28134 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 28135 CLK$SB_IO_IN_$glb_clk
.sym 28149 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 28154 bf_stage2_4_6.twid_mult.multiplier_Z.t[12]
.sym 28157 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 28160 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 28182 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 28185 bf_stage2_4_6.twid_mult.multiplier_Z.t[13]
.sym 28188 bf_stage2_4_6.twid_mult.multiplier_Z.t[14]
.sym 28193 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28196 bf_stage2_4_6.twid_mult.multiplier_Z.p[14]
.sym 28199 bf_stage2_4_6.twid_mult.multiplier_Z.p[13]
.sym 28205 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 28209 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28223 bf_stage2_4_6.twid_mult.multiplier_Z.p[14]
.sym 28224 bf_stage2_4_6.twid_mult.multiplier_Z.t[14]
.sym 28225 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28241 bf_stage2_4_6.twid_mult.multiplier_Z.p[13]
.sym 28243 bf_stage2_4_6.twid_mult.multiplier_Z.t[13]
.sym 28244 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28253 bf_stage2_4_6.twid_mult.multiplier_Z.p[13]
.sym 28255 bf_stage2_4_6.twid_mult.multiplier_Z.t[13]
.sym 28256 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28257 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 28258 CLK$SB_IO_IN_$glb_clk
.sym 28259 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 28616 bf_stage1_1_5.twid_mult.multiplier_R.p[8]
.sym 28618 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 28649 bf_stage1_1_5.twid_mult.multiplier_R.t[8]
.sym 28663 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 28664 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28666 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 28668 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 28670 bf_stage1_1_5.twid_mult.multiplier_R.state[0]
.sym 28671 PIN_1$SB_IO_OUT
.sym 28677 bf_stage1_1_5.twid_mult.multiplier_R.p[8]
.sym 28681 bf_stage1_1_5.twid_mult.multiplier_R.state[0]
.sym 28683 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 28693 bf_stage1_1_5.twid_mult.multiplier_R.state[0]
.sym 28696 PIN_1$SB_IO_OUT
.sym 28712 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28713 bf_stage1_1_5.twid_mult.multiplier_R.t[8]
.sym 28714 bf_stage1_1_5.twid_mult.multiplier_R.p[8]
.sym 28719 bf_stage1_1_5.twid_mult.multiplier_R.state[0]
.sym 28720 PIN_1$SB_IO_OUT
.sym 28727 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 28728 CLK$SB_IO_IN_$glb_clk
.sym 28729 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 28745 bf_stage1_3_7.twid_mult.w_neg_z[12]
.sym 28746 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28752 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 28767 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28785 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28798 bf_stage1_1_5.twid_mult.multiplier_R.p[2]
.sym 28815 bf_stage1_1_5.twid_mult.multiplier_R.t[5]
.sym 28816 bf_stage1_1_5.twid_mult.multiplier_R.p[8]
.sym 28817 bf_stage1_1_5.twid_mult.multiplier_R.t[6]
.sym 28819 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28824 $PACKER_GND_NET
.sym 28829 bf_stage1_1_5.twid_mult.multiplier_R.t[7]
.sym 28830 bf_stage1_1_5.twid_mult.multiplier_R.t[2]
.sym 28831 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 28832 bf_stage1_1_5.twid_mult.multiplier_R.t[3]
.sym 28835 bf_stage1_1_5.twid_mult.multiplier_R.t[4]
.sym 28836 bf_stage1_1_5.twid_mult.multiplier_R.t[8]
.sym 28838 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 28845 bf_stage1_1_5.twid_mult.multiplier_R.t[3]
.sym 28853 bf_stage1_1_5.twid_mult.multiplier_R.t[7]
.sym 28856 bf_stage1_1_5.twid_mult.multiplier_R.t[6]
.sym 28863 $PACKER_GND_NET
.sym 28869 bf_stage1_1_5.twid_mult.multiplier_R.t[4]
.sym 28874 bf_stage1_1_5.twid_mult.multiplier_R.t[2]
.sym 28882 bf_stage1_1_5.twid_mult.multiplier_R.t[5]
.sym 28886 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28887 bf_stage1_1_5.twid_mult.multiplier_R.t[8]
.sym 28888 bf_stage1_1_5.twid_mult.multiplier_R.p[8]
.sym 28890 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 28891 CLK$SB_IO_IN_$glb_clk
.sym 28892 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 28910 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 28913 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 28917 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 28934 bf_stage1_1_5.twid_mult.multiplier_R.p[3]
.sym 28937 bf_stage1_1_5.twid_mult.multiplier_R.t[2]
.sym 28940 bf_stage1_1_5.twid_mult.multiplier_R.p[5]
.sym 28942 bf_stage1_1_5.twid_mult.multiplier_R.t[4]
.sym 28946 bf_stage1_1_5.twid_mult.multiplier_R.t[5]
.sym 28947 bf_stage1_1_5.twid_mult.multiplier_R.t[3]
.sym 28952 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 28953 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28954 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 28959 bf_stage1_1_5.twid_mult.multiplier_R.p[4]
.sym 28960 bf_stage1_1_5.twid_mult.multiplier_R.p[2]
.sym 28962 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28967 bf_stage1_1_5.twid_mult.multiplier_R.t[3]
.sym 28968 bf_stage1_1_5.twid_mult.multiplier_R.t[2]
.sym 28969 bf_stage1_1_5.twid_mult.multiplier_R.p[3]
.sym 28970 bf_stage1_1_5.twid_mult.multiplier_R.p[2]
.sym 28973 bf_stage1_1_5.twid_mult.multiplier_R.t[4]
.sym 28974 bf_stage1_1_5.twid_mult.multiplier_R.p[4]
.sym 28975 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28980 bf_stage1_1_5.twid_mult.multiplier_R.p[2]
.sym 28982 bf_stage1_1_5.twid_mult.multiplier_R.t[2]
.sym 28985 bf_stage1_1_5.twid_mult.multiplier_R.t[2]
.sym 28986 bf_stage1_1_5.twid_mult.multiplier_R.p[3]
.sym 28987 bf_stage1_1_5.twid_mult.multiplier_R.p[2]
.sym 28988 bf_stage1_1_5.twid_mult.multiplier_R.t[3]
.sym 28991 bf_stage1_1_5.twid_mult.multiplier_R.p[4]
.sym 28992 bf_stage1_1_5.twid_mult.multiplier_R.t[4]
.sym 28994 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28997 bf_stage1_1_5.twid_mult.multiplier_R.t[5]
.sym 28998 bf_stage1_1_5.twid_mult.multiplier_R.p[5]
.sym 28999 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29003 bf_stage1_1_5.twid_mult.multiplier_R.p[5]
.sym 29004 bf_stage1_1_5.twid_mult.multiplier_R.t[5]
.sym 29006 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29013 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 29014 CLK$SB_IO_IN_$glb_clk
.sym 29015 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 29030 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 29038 bf_stage1_1_5.twid_mult.multiplier_R.p[7]
.sym 29042 bf_stage1_1_5.twid_mult.w_mult_z[8]
.sym 29044 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 29046 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29049 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 29057 bf_stage1_1_5.twid_mult.w_mult_z[5]
.sym 29058 bf_stage1_1_5.twid_mult.multiplier_R.p[6]
.sym 29059 bf_stage1_1_5.twid_mult.w_mult_z[4]
.sym 29063 bf_stage1_1_5.twid_mult.multiplier_R.p[5]
.sym 29064 bf_stage1_1_5.twid_mult.w_mult_r[5]
.sym 29065 bf_stage1_1_5.twid_mult.multiplier_R.p[3]
.sym 29066 bf_stage1_1_5.twid_mult.multiplier_R.p[4]
.sym 29067 bf_stage1_1_5.twid_mult.w_mult_z[2]
.sym 29068 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29069 bf_stage1_1_5.twid_mult.w_mult_z[3]
.sym 29071 bf_stage1_1_5.twid_mult.w_mult_z[6]
.sym 29073 bf_stage1_1_5.twid_mult.multiplier_R.p[2]
.sym 29077 bf_stage1_1_5.twid_mult.w_mult_r[6]
.sym 29082 bf_stage1_1_5.twid_mult.w_mult_r[3]
.sym 29083 bf_stage1_1_5.twid_mult.w_mult_r[4]
.sym 29086 bf_stage1_1_5.twid_mult.w_mult_r[2]
.sym 29090 bf_stage1_1_5.twid_mult.w_mult_z[5]
.sym 29091 bf_stage1_1_5.twid_mult.w_mult_r[5]
.sym 29092 bf_stage1_1_5.twid_mult.w_mult_z[4]
.sym 29093 bf_stage1_1_5.twid_mult.w_mult_r[4]
.sym 29098 bf_stage1_1_5.twid_mult.multiplier_R.p[3]
.sym 29102 bf_stage1_1_5.twid_mult.multiplier_R.p[4]
.sym 29108 bf_stage1_1_5.twid_mult.w_mult_r[5]
.sym 29109 bf_stage1_1_5.twid_mult.w_mult_z[5]
.sym 29110 bf_stage1_1_5.twid_mult.w_mult_z[6]
.sym 29111 bf_stage1_1_5.twid_mult.w_mult_r[6]
.sym 29115 bf_stage1_1_5.twid_mult.multiplier_R.p[6]
.sym 29121 bf_stage1_1_5.twid_mult.multiplier_R.p[2]
.sym 29126 bf_stage1_1_5.twid_mult.w_mult_r[2]
.sym 29127 bf_stage1_1_5.twid_mult.w_mult_z[2]
.sym 29128 bf_stage1_1_5.twid_mult.w_mult_r[3]
.sym 29129 bf_stage1_1_5.twid_mult.w_mult_z[3]
.sym 29133 bf_stage1_1_5.twid_mult.multiplier_R.p[5]
.sym 29136 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29137 CLK$SB_IO_IN_$glb_clk
.sym 29151 bf_stage1_1_5.twid_mult.w_mult_z[5]
.sym 29153 bf_stage1_1_5.twid_mult.w_mult_z[2]
.sym 29155 bf_stage1_1_5.twid_mult.w_mult_z[4]
.sym 29161 bf_stage1_1_5.twid_mult.w_mult_r[6]
.sym 29163 bf_stage1_3_7.twid_mult.multiplier_I.p[4]
.sym 29167 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29171 bf_stage1_3_7.twid_mult.multiplier_I.p[6]
.sym 29180 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29181 bf_stage1_3_7.twid_mult.multiplier_I.t[5]
.sym 29182 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFESR_Q_E
.sym 29186 bf_stage1_3_7.twid_mult.multiplier_I.state[0]
.sym 29187 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29188 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 29189 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 29190 bf_stage1_1_5.twid_mult.w_mult_r[4]
.sym 29191 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 29192 bf_stage1_3_7.twid_mult.multiplier_I.t[6]
.sym 29194 bf_stage1_3_7.twid_mult.multiplier_I.t[4]
.sym 29195 bf_stage1_3_7.twid_mult.multiplier_I.p[5]
.sym 29196 bf_stage1_3_7.twid_mult.multiplier_I.p[6]
.sym 29197 bf_stage1_1_5.twid_mult.w_mult_z[2]
.sym 29203 bf_stage1_1_5.twid_mult.w_mult_z[4]
.sym 29204 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 29205 PIN_1$SB_IO_OUT
.sym 29208 bf_stage1_3_7.twid_mult.multiplier_I.p[4]
.sym 29209 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 29211 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29213 bf_stage1_3_7.twid_mult.multiplier_I.p[6]
.sym 29214 bf_stage1_3_7.twid_mult.multiplier_I.t[6]
.sym 29215 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29219 bf_stage1_1_5.twid_mult.w_mult_r[4]
.sym 29221 bf_stage1_1_5.twid_mult.w_mult_z[4]
.sym 29225 PIN_1$SB_IO_OUT
.sym 29227 bf_stage1_3_7.twid_mult.multiplier_I.state[0]
.sym 29233 bf_stage1_1_5.twid_mult.w_mult_z[4]
.sym 29238 bf_stage1_3_7.twid_mult.multiplier_I.t[4]
.sym 29239 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29240 bf_stage1_3_7.twid_mult.multiplier_I.p[4]
.sym 29245 bf_stage1_1_5.twid_mult.w_mult_z[2]
.sym 29249 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 29250 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 29251 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 29252 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 29255 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29256 bf_stage1_3_7.twid_mult.multiplier_I.p[5]
.sym 29257 bf_stage1_3_7.twid_mult.multiplier_I.t[5]
.sym 29259 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFESR_Q_E
.sym 29260 CLK$SB_IO_IN_$glb_clk
.sym 29261 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 29296 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 29305 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 29307 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 29310 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29311 bf_stage1_1_5.twid_mult.w_mult_z[10]
.sym 29312 bf_stage1_1_5.twid_mult.w_mult_z[9]
.sym 29314 bf_stage1_1_5.twid_mult.w_mult_z[8]
.sym 29315 bf_stage1_3_7.twid_mult.multiplier_I.p[4]
.sym 29318 bf_stage1_3_7.twid_mult.multiplier_I.p[5]
.sym 29322 bf_stage1_3_7.twid_mult.multiplier_I.t[3]
.sym 29325 bf_stage1_3_7.twid_mult.multiplier_I.t[4]
.sym 29326 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29329 bf_stage1_3_7.twid_mult.multiplier_I.t[5]
.sym 29336 bf_stage1_3_7.twid_mult.multiplier_I.p[5]
.sym 29337 bf_stage1_3_7.twid_mult.multiplier_I.t[5]
.sym 29339 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29343 bf_stage1_1_5.twid_mult.w_mult_z[8]
.sym 29348 bf_stage1_3_7.twid_mult.multiplier_I.t[4]
.sym 29357 bf_stage1_1_5.twid_mult.w_mult_z[9]
.sym 29363 bf_stage1_3_7.twid_mult.multiplier_I.t[5]
.sym 29366 bf_stage1_1_5.twid_mult.w_mult_z[10]
.sym 29373 bf_stage1_3_7.twid_mult.multiplier_I.t[3]
.sym 29378 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29380 bf_stage1_3_7.twid_mult.multiplier_I.p[4]
.sym 29381 bf_stage1_3_7.twid_mult.multiplier_I.t[4]
.sym 29382 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 29383 CLK$SB_IO_IN_$glb_clk
.sym 29384 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 29393 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 29394 bf_stage1_1_5.twid_mult.multiplier_R.p[8]
.sym 29399 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 29402 bf_stage1_1_5.twid_mult.w_mult_z[14]
.sym 29406 bf_stage1_1_5.twid_mult.w_mult_z[10]
.sym 29408 bf_stage1_1_5.twid_mult.w_mult_z[9]
.sym 29428 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 29430 bf_stage1_3_7.twid_mult.multiplier_I.t[6]
.sym 29434 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29435 bf_stage1_3_7.twid_mult.multiplier_I.p[4]
.sym 29437 bf_stage1_3_7.twid_mult.multiplier_I.p[3]
.sym 29438 bf_stage1_1_5.twid_mult.w_mult_z[11]
.sym 29440 bf_stage1_3_7.twid_mult.multiplier_I.p[5]
.sym 29441 bf_stage1_3_7.twid_mult.multiplier_I.p[2]
.sym 29443 bf_stage1_3_7.twid_mult.multiplier_I.p[6]
.sym 29461 bf_stage1_3_7.twid_mult.multiplier_I.p[4]
.sym 29474 bf_stage1_1_5.twid_mult.w_mult_z[11]
.sym 29480 bf_stage1_3_7.twid_mult.multiplier_I.p[2]
.sym 29483 bf_stage1_3_7.twid_mult.multiplier_I.t[6]
.sym 29484 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29486 bf_stage1_3_7.twid_mult.multiplier_I.p[6]
.sym 29491 bf_stage1_3_7.twid_mult.multiplier_I.p[5]
.sym 29498 bf_stage1_3_7.twid_mult.multiplier_I.p[6]
.sym 29504 bf_stage1_3_7.twid_mult.multiplier_I.p[3]
.sym 29505 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 29506 CLK$SB_IO_IN_$glb_clk
.sym 29525 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29533 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[1]
.sym 29534 count[3]
.sym 29536 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 29537 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 29538 count[2]
.sym 29539 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 29540 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 29542 count[4]
.sym 29551 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29553 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29557 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29559 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29561 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29562 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 29563 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29564 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29581 $nextpnr_ICESTORM_LC_27$O
.sym 29583 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29587 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 29590 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29593 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 29595 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29597 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 29599 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 29602 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29603 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 29605 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 29608 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29609 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 29611 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 29613 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29615 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 29617 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 29620 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29621 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 29623 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 29625 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 29627 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 29643 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29645 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29649 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29657 read_data[0]
.sym 29658 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 29660 write_data[6]
.sym 29662 write_data[0]
.sym 29663 bf_stage1_3_7.twid_mult.w_neg_z[8]
.sym 29664 write_en
.sym 29665 read_data[4]
.sym 29666 write_addr[0]
.sym 29667 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 29678 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 29679 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 29680 bf_stage1_3_7.twid_mult.w_mult_z[5]
.sym 29682 bf_stage1_3_7.twid_mult.w_mult_i[14]
.sym 29683 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 29689 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 29696 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 29697 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 29699 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 29700 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 29704 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 29706 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 29708 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 29710 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 29713 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 29714 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 29716 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 29718 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 29720 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 29722 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 29724 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 29726 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 29728 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 29730 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 29732 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 29734 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 29736 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 29738 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 29741 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 29742 bf_stage1_3_7.twid_mult.w_mult_i[14]
.sym 29743 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 29744 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 29747 bf_stage1_3_7.twid_mult.w_mult_z[5]
.sym 29754 read_data[7]
.sym 29755 read_data[6]
.sym 29756 read_data[5]
.sym 29757 read_data[4]
.sym 29758 read_data[3]
.sym 29759 read_data[2]
.sym 29760 read_data[1]
.sym 29761 read_data[0]
.sym 29769 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 29770 bf_stage1_3_7.twid_mult.w_neg_z[9]
.sym 29772 count[7]
.sym 29774 bf_stage1_3_7.twid_mult.w_neg_z[11]
.sym 29776 bf_stage1_3_7.twid_mult.w_mult_z[5]
.sym 29777 count[6]
.sym 29781 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 29783 bf_stage1_3_7.twid_mult.w_neg_z[12]
.sym 29795 w_stage12_r7[5]
.sym 29797 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 29800 bf_stage1_3_7.twid_mult.w_neg_z[13]
.sym 29802 bf_stage1_3_7.twid_mult.multiplier_I.p[8]
.sym 29805 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 29807 bf_stage1_3_7.twid_mult.multiplier_I.p[13]
.sym 29810 bf_stage1_3_7.twid_mult.multiplier_I.p[14]
.sym 29815 bf_stage1_3_7.twid_mult.multiplier_I.p[7]
.sym 29820 bf_stage1_3_7.twid_mult.w_mult_i[13]
.sym 29828 bf_stage1_3_7.twid_mult.multiplier_I.p[7]
.sym 29836 bf_stage1_3_7.twid_mult.multiplier_I.p[13]
.sym 29842 bf_stage1_3_7.twid_mult.multiplier_I.p[14]
.sym 29860 bf_stage1_3_7.twid_mult.multiplier_I.p[8]
.sym 29864 bf_stage1_3_7.twid_mult.w_mult_i[13]
.sym 29865 bf_stage1_3_7.twid_mult.w_neg_z[13]
.sym 29867 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 29871 w_stage12_r7[5]
.sym 29874 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 29875 CLK$SB_IO_IN_$glb_clk
.sym 29885 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 29888 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 29889 w_stage12_r7[5]
.sym 29892 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 29893 write_data[4]
.sym 29895 write_data[5]
.sym 29897 write_data[1]
.sym 29899 write_data[7]
.sym 29900 write_data[3]
.sym 29902 bf_stage1_3_7.twid_mult.w_neg_z[13]
.sym 29903 bf_stage1_3_7.twid_mult.w_mult_i[12]
.sym 29908 $PACKER_VCC_NET
.sym 29920 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 29922 bf_stage1_3_7.twid_mult.multiplier_I.p[11]
.sym 29923 bf_stage1_3_7.twid_mult.w_mult_i[8]
.sym 29924 bf_stage1_3_7.twid_mult.multiplier_I.p[9]
.sym 29930 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 29932 bf_stage1_3_7.twid_mult.multiplier_I.p[12]
.sym 29935 bf_stage1_3_7.twid_mult.w_neg_z[8]
.sym 29939 bf_stage1_3_7.twid_mult.w_mult_i[12]
.sym 29940 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 29943 bf_stage1_3_7.twid_mult.w_neg_z[12]
.sym 29947 bf_stage1_3_7.twid_mult.multiplier_I.p[10]
.sym 29951 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 29952 bf_stage1_3_7.twid_mult.w_mult_i[8]
.sym 29954 bf_stage1_3_7.twid_mult.w_neg_z[8]
.sym 29964 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 29965 bf_stage1_3_7.twid_mult.w_neg_z[12]
.sym 29966 bf_stage1_3_7.twid_mult.w_mult_i[12]
.sym 29970 bf_stage1_3_7.twid_mult.multiplier_I.p[10]
.sym 29975 bf_stage1_3_7.twid_mult.multiplier_I.p[11]
.sym 29981 bf_stage1_3_7.twid_mult.multiplier_I.p[12]
.sym 29996 bf_stage1_3_7.twid_mult.multiplier_I.p[9]
.sym 29997 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 29998 CLK$SB_IO_IN_$glb_clk
.sym 30027 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[4]
.sym 30029 bf_stage1_3_7.twid_mult.w_mult_i[11]
.sym 30033 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[1]
.sym 30042 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 30044 bf_stage1_3_7.twid_mult.w_mult_i[10]
.sym 30045 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[3]
.sym 30046 w_stage12_i5[4]
.sym 30049 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30050 bf_stage1_3_7.twid_mult.w_neg_z[10]
.sym 30052 bf_stage1_3_7.twid_mult.w_neg_z[11]
.sym 30053 bf_stage1_3_7.twid_mult.w_mult_i[11]
.sym 30054 bf_stage1_3_7.twid_mult.w_neg_z[9]
.sym 30056 bf_stage1_3_7.twid_mult.w_mult_i[9]
.sym 30057 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30072 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30074 bf_stage1_3_7.twid_mult.w_neg_z[10]
.sym 30075 bf_stage1_3_7.twid_mult.w_mult_i[10]
.sym 30076 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30080 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30081 bf_stage1_3_7.twid_mult.w_neg_z[9]
.sym 30083 bf_stage1_3_7.twid_mult.w_mult_i[9]
.sym 30092 bf_stage1_3_7.twid_mult.w_mult_i[10]
.sym 30093 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30095 bf_stage1_3_7.twid_mult.w_neg_z[10]
.sym 30098 bf_stage1_3_7.twid_mult.w_neg_z[11]
.sym 30100 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30101 bf_stage1_3_7.twid_mult.w_mult_i[11]
.sym 30104 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 30106 w_stage12_i5[4]
.sym 30110 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[3]
.sym 30111 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 30113 w_stage12_i5[4]
.sym 30117 bf_stage1_3_7.twid_mult.w_mult_i[9]
.sym 30118 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30119 bf_stage1_3_7.twid_mult.w_neg_z[9]
.sym 30136 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 30143 bf_stage1_5_7.w_e_re[6]
.sym 30144 bf_stage1_5_7.w_e_re[5]
.sym 30154 bf_stage3_4_5.w_neg_b_im[1]
.sym 30157 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 30158 write_data[0]
.sym 30167 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[1]
.sym 30168 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30169 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[2]
.sym 30170 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 30172 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30174 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30175 bf_stage1_3_7.twid_mult.w_mult_i[12]
.sym 30176 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_I2_O[1]
.sym 30177 w_stage12_i5[5]
.sym 30178 bf_stage1_3_7.twid_mult.w_neg_z[11]
.sym 30182 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30183 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 30184 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[3]
.sym 30186 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[0]
.sym 30188 bf_stage1_3_7.twid_mult.w_neg_z[12]
.sym 30189 bf_stage1_3_7.twid_mult.w_mult_i[11]
.sym 30191 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 30198 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[1]
.sym 30199 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[0]
.sym 30203 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[2]
.sym 30206 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[3]
.sym 30209 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 30211 w_stage12_i5[5]
.sym 30216 bf_stage1_3_7.twid_mult.w_mult_i[12]
.sym 30217 bf_stage1_3_7.twid_mult.w_neg_z[12]
.sym 30218 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30222 bf_stage1_3_7.twid_mult.w_neg_z[11]
.sym 30223 bf_stage1_3_7.twid_mult.w_mult_i[11]
.sym 30224 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30227 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30228 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 30229 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_I2_O[1]
.sym 30230 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30233 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 30235 w_stage12_i5[5]
.sym 30236 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 30239 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 30240 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30258 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 30261 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30271 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 30272 bf_stage1_5_7.w_e_re[3]
.sym 30274 bf_stage1_5_7.w_e_re[4]
.sym 30276 bf_stage3_4_5.w_neg_b_im[7]
.sym 30281 bf_stage3_4_5.w_e_im[4]
.sym 30287 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[6]
.sym 30295 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 30296 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 30299 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[7]
.sym 30301 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[5]
.sym 30302 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[4]
.sym 30305 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 30306 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 30319 $nextpnr_ICESTORM_LC_56$O
.sym 30322 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 30325 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 30328 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 30329 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 30331 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 30333 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 30335 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 30337 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 30339 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 30341 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 30343 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 30346 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[4]
.sym 30347 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 30349 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 30352 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[5]
.sym 30353 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 30355 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 30358 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[6]
.sym 30359 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 30364 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[7]
.sym 30365 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 30381 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[6]
.sym 30385 bf_stage3_4_5.w_neg_b_im[1]
.sym 30389 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[5]
.sym 30391 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 30411 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 30412 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30414 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30415 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 30417 bf_stage3_4_5.w_neg_b_im[7]
.sym 30418 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 30420 bf_stage3_4_5.w_neg_b_im[2]
.sym 30422 bf_stage3_4_5.w_neg_b_im[4]
.sym 30423 bf_stage3_4_5.w_neg_b_im[5]
.sym 30424 bf_stage3_4_5.w_neg_b_im[6]
.sym 30430 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30435 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 30436 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 30438 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 30439 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30443 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30444 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 30445 bf_stage3_4_5.w_neg_b_im[5]
.sym 30449 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 30450 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30451 bf_stage3_4_5.w_neg_b_im[4]
.sym 30455 bf_stage3_4_5.w_neg_b_im[5]
.sym 30456 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 30457 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30461 bf_stage3_4_5.w_neg_b_im[4]
.sym 30463 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 30464 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30468 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 30469 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30470 bf_stage3_4_5.w_neg_b_im[6]
.sym 30473 bf_stage3_4_5.w_neg_b_im[6]
.sym 30474 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30475 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 30480 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 30481 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30482 bf_stage3_4_5.w_neg_b_im[7]
.sym 30485 bf_stage3_4_5.w_neg_b_im[2]
.sym 30487 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 30488 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 30504 bf_stage3_4_5.w_e_im[1]
.sym 30506 bf_stage3_4_5.w_e_im[6]
.sym 30509 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 30510 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 30512 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 30514 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 30515 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 30516 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 30521 stage_2_valid
.sym 30535 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 30536 bf_stage3_4_5.w_e_im[4]
.sym 30541 bf_stage3_4_5.w_e_im[5]
.sym 30546 bf_stage3_4_5.w_e_im[6]
.sym 30547 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 30548 bf_stage3_4_5.w_e_im[2]
.sym 30555 bf_stage3_4_5.w_e_im[3]
.sym 30568 bf_stage3_4_5.w_e_im[2]
.sym 30572 bf_stage3_4_5.w_e_im[5]
.sym 30579 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 30587 bf_stage3_4_5.w_e_im[3]
.sym 30591 bf_stage3_4_5.w_e_im[4]
.sym 30597 bf_stage3_4_5.w_e_im[6]
.sym 30605 bf_stage3_4_5.w_e_im[5]
.sym 30611 bf_stage3_4_5.w_e_im[3]
.sym 30612 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 30613 CLK$SB_IO_IN_$glb_clk
.sym 30627 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30631 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 30636 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 30639 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 30645 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 30658 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[6]
.sym 30659 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[2]
.sym 30660 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[3]
.sym 30661 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[1]
.sym 30663 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[0]
.sym 30664 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30665 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[4]
.sym 30666 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[10]
.sym 30667 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 30668 bf_stage3_4_5.w_e_im[1]
.sym 30669 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[5]
.sym 30670 bf_stage3_4_5.w_e_im[2]
.sym 30673 bf_stage3_4_5.twid_mult.multiplier_R.count[2]
.sym 30682 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 30687 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 30689 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 30690 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[10]
.sym 30691 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[3]
.sym 30692 bf_stage3_4_5.twid_mult.multiplier_R.count[2]
.sym 30701 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[5]
.sym 30702 bf_stage3_4_5.twid_mult.multiplier_R.count[2]
.sym 30703 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 30704 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[1]
.sym 30707 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[2]
.sym 30708 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 30709 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30710 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[6]
.sym 30721 bf_stage3_4_5.w_e_im[2]
.sym 30725 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 30726 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[0]
.sym 30727 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[4]
.sym 30728 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 30731 bf_stage3_4_5.w_e_im[1]
.sym 30735 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 30736 CLK$SB_IO_IN_$glb_clk
.sym 30750 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 30752 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[10]
.sym 30755 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 30756 bf_stage3_4_5.w_e_re[5]
.sym 30759 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 30762 bf_stage1_5_7.w_e_re[4]
.sym 30764 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 30766 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 30768 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 30770 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 30772 bf_stage1_5_7.w_e_re[3]
.sym 30780 bf_stage1_5_7.w_e_re[4]
.sym 30781 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 30782 bf_stage3_4_5.w_e_im[1]
.sym 30783 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30785 bf_stage3_4_5.w_e_re[1]
.sym 30788 bf_stage1_5_7.twid_mult.w_neg_y[1]
.sym 30789 bf_stage1_5_7.twid_mult.w_neg_y[2]
.sym 30790 bf_stage1_5_7.twid_mult.w_neg_y[3]
.sym 30791 stage_2_valid
.sym 30794 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 30797 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30798 bf_stage1_5_7.w_e_re[3]
.sym 30799 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 30803 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 30805 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 30808 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 30812 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 30815 stage_2_valid
.sym 30818 bf_stage1_5_7.w_e_re[4]
.sym 30819 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30821 bf_stage1_5_7.twid_mult.w_neg_y[3]
.sym 30824 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 30825 bf_stage1_5_7.twid_mult.w_neg_y[2]
.sym 30827 bf_stage1_5_7.w_e_re[3]
.sym 30830 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 30831 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 30836 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 30837 bf_stage1_5_7.twid_mult.w_neg_y[2]
.sym 30839 bf_stage1_5_7.w_e_re[3]
.sym 30843 bf_stage3_4_5.w_e_re[1]
.sym 30844 bf_stage3_4_5.w_e_im[1]
.sym 30848 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30849 bf_stage1_5_7.w_e_re[4]
.sym 30850 bf_stage1_5_7.twid_mult.w_neg_y[3]
.sym 30854 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 30855 bf_stage1_5_7.twid_mult.w_neg_y[1]
.sym 30856 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 30857 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30858 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 30859 CLK$SB_IO_IN_$glb_clk
.sym 30860 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 30875 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 30877 bf_stage3_4_5.twid_mult.multiplier_Z.t[11]
.sym 30878 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30882 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30883 bf_stage3_4_5.twid_mult.multiplier_Z.t[9]
.sym 30896 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30903 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30904 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 30909 bf_stage1_5_7.w_e_re[5]
.sym 30911 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30912 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30913 bf_stage1_5_7.twid_mult.multiplier_Z.t[3]
.sym 30915 bf_stage1_5_7.w_e_re[6]
.sym 30917 bf_stage1_5_7.w_e_re[7]
.sym 30922 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 30926 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 30930 bf_stage1_5_7.twid_mult.w_neg_y[4]
.sym 30931 bf_stage1_5_7.twid_mult.w_neg_y[5]
.sym 30932 bf_stage1_5_7.twid_mult.w_neg_y[6]
.sym 30935 bf_stage1_5_7.twid_mult.multiplier_Z.t[3]
.sym 30936 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 30937 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 30938 bf_stage1_5_7.w_e_re[5]
.sym 30941 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30942 bf_stage1_5_7.twid_mult.w_neg_y[5]
.sym 30944 bf_stage1_5_7.w_e_re[6]
.sym 30948 bf_stage1_5_7.w_e_re[5]
.sym 30949 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30950 bf_stage1_5_7.twid_mult.w_neg_y[4]
.sym 30953 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30954 bf_stage1_5_7.twid_mult.w_neg_y[5]
.sym 30956 bf_stage1_5_7.w_e_re[6]
.sym 30961 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30962 bf_stage1_5_7.twid_mult.w_neg_y[4]
.sym 30965 bf_stage1_5_7.twid_mult.w_neg_y[6]
.sym 30966 bf_stage1_5_7.w_e_re[7]
.sym 30967 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30972 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30973 bf_stage1_5_7.w_e_re[7]
.sym 30974 bf_stage1_5_7.twid_mult.w_neg_y[6]
.sym 30981 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 30982 CLK$SB_IO_IN_$glb_clk
.sym 30998 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 31028 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 31029 stage_1_valid
.sym 31031 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 31033 bf_stage1_5_7.twid_mult.multiplier_Z.t[4]
.sym 31041 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 31043 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 31048 bf_stage1_5_7.twid_mult.multiplier_Z.t[5]
.sym 31065 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 31066 bf_stage1_5_7.twid_mult.multiplier_Z.t[5]
.sym 31067 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 31070 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 31077 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 31079 stage_1_valid
.sym 31100 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 31101 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 31102 bf_stage1_5_7.twid_mult.multiplier_Z.t[4]
.sym 31104 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 31105 CLK$SB_IO_IN_$glb_clk
.sym 31123 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 31124 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 31130 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31242 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 31248 bf_stage2_4_6.twid_mult.multiplier_R.p[2]
.sym 31251 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 31260 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 31265 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31277 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 31323 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 31365 bf_stage2_4_6.twid_mult.multiplier_Z.p[6]
.sym 31366 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 31373 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 31377 bf_stage2_4_6.twid_mult.multiplier_R.t[1]
.sym 31378 bf_stage2_4_6.twid_mult.multiplier_R.p[1]
.sym 31380 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 31385 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 31388 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 31394 bf_stage1_5_7.twid_mult.w_neg_z[8]
.sym 31396 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 31397 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 31411 bf_stage1_5_7.twid_mult.w_mult_i[7]
.sym 31412 bf_stage1_5_7.twid_mult.w_mult_i[8]
.sym 31417 bf_stage1_5_7.twid_mult.w_neg_z[7]
.sym 31440 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 31452 bf_stage1_5_7.twid_mult.w_mult_i[7]
.sym 31454 bf_stage1_5_7.twid_mult.w_neg_z[7]
.sym 31463 bf_stage1_5_7.twid_mult.w_mult_i[8]
.sym 31464 bf_stage1_5_7.twid_mult.w_neg_z[7]
.sym 31465 bf_stage1_5_7.twid_mult.w_neg_z[8]
.sym 31466 bf_stage1_5_7.twid_mult.w_mult_i[7]
.sym 31473 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 31474 CLK$SB_IO_IN_$glb_clk
.sym 31489 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 31490 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 31492 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 31494 bf_stage2_4_6.twid_mult.multiplier_R.p[5]
.sym 31496 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 31498 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 31500 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 31501 bf_stage2_4_6.twid_mult.multiplier_R.t[0]
.sym 31504 bf_stage2_4_6.twid_mult.multiplier_Z.p[3]
.sym 31507 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 31517 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31518 bf_stage2_4_6.twid_mult.multiplier_Z.t[9]
.sym 31519 bf_stage2_4_6.twid_mult.multiplier_Z.p[8]
.sym 31526 bf_stage2_4_6.twid_mult.multiplier_Z.t[9]
.sym 31529 bf_stage2_4_6.twid_mult.multiplier_Z.t[7]
.sym 31533 bf_stage2_4_6.twid_mult.multiplier_Z.p[9]
.sym 31534 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31535 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31536 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 31537 bf_stage1_5_7.twid_mult.w_neg_z[12]
.sym 31538 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31539 bf_stage2_4_6.twid_mult.multiplier_Z.p[3]
.sym 31540 bf_stage2_4_6.twid_mult.multiplier_Z.t[8]
.sym 31541 bf_stage1_5_7.twid_mult.w_mult_i[12]
.sym 31543 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 31544 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 31546 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 31548 bf_stage2_4_6.twid_mult.multiplier_Z.p[7]
.sym 31550 bf_stage2_4_6.twid_mult.multiplier_Z.p[9]
.sym 31551 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31552 bf_stage2_4_6.twid_mult.multiplier_Z.t[9]
.sym 31556 bf_stage2_4_6.twid_mult.multiplier_Z.t[7]
.sym 31557 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31559 bf_stage2_4_6.twid_mult.multiplier_Z.p[7]
.sym 31562 bf_stage2_4_6.twid_mult.multiplier_Z.p[8]
.sym 31563 bf_stage2_4_6.twid_mult.multiplier_Z.t[8]
.sym 31565 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31568 bf_stage2_4_6.twid_mult.multiplier_Z.t[9]
.sym 31570 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31571 bf_stage2_4_6.twid_mult.multiplier_Z.p[9]
.sym 31575 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 31576 bf_stage1_5_7.twid_mult.w_neg_z[12]
.sym 31577 bf_stage1_5_7.twid_mult.w_mult_i[12]
.sym 31580 bf_stage2_4_6.twid_mult.multiplier_Z.t[8]
.sym 31582 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31583 bf_stage2_4_6.twid_mult.multiplier_Z.p[8]
.sym 31586 bf_stage2_4_6.twid_mult.multiplier_Z.p[3]
.sym 31588 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31589 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 31592 bf_stage2_4_6.twid_mult.multiplier_Z.t[7]
.sym 31593 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31595 bf_stage2_4_6.twid_mult.multiplier_Z.p[7]
.sym 31596 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 31597 CLK$SB_IO_IN_$glb_clk
.sym 31598 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 31611 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 31612 bf_stage2_4_6.twid_mult.multiplier_R.p[7]
.sym 31616 bf_stage2_4_6.twid_mult.multiplier_R.p[6]
.sym 31617 bf_stage2_4_6.twid_mult.multiplier_Z.p[8]
.sym 31618 bf_stage2_4_6.twid_mult.multiplier_R.p[4]
.sym 31619 bf_stage2_4_6.twid_mult.multiplier_R.p[8]
.sym 31621 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31623 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 31625 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 31631 bf_stage2_4_6.twid_mult.multiplier_R.t[1]
.sym 31660 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 31661 bf_stage2_4_6.twid_mult.multiplier_R.t[0]
.sym 31667 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 31674 bf_stage2_4_6.twid_mult.multiplier_R.t[0]
.sym 31719 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 31720 CLK$SB_IO_IN_$glb_clk
.sym 31721 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 31734 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 31741 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31768 bf_stage2_4_6.twid_mult.multiplier_R.t[2]
.sym 31770 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31771 bf_stage2_4_6.twid_mult.multiplier_R.p[5]
.sym 31772 bf_stage2_4_6.twid_mult.multiplier_R.t[6]
.sym 31773 bf_stage2_4_6.twid_mult.multiplier_R.t[7]
.sym 31774 bf_stage2_4_6.twid_mult.multiplier_R.t[4]
.sym 31775 bf_stage2_4_6.twid_mult.multiplier_R.t[5]
.sym 31776 bf_stage2_4_6.twid_mult.multiplier_R.t[3]
.sym 31777 bf_stage2_4_6.twid_mult.multiplier_R.p[4]
.sym 31781 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 31783 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 31794 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31799 bf_stage2_4_6.twid_mult.multiplier_R.t[7]
.sym 31802 bf_stage2_4_6.twid_mult.multiplier_R.t[5]
.sym 31808 bf_stage2_4_6.twid_mult.multiplier_R.t[6]
.sym 31817 bf_stage2_4_6.twid_mult.multiplier_R.t[3]
.sym 31822 bf_stage2_4_6.twid_mult.multiplier_R.t[4]
.sym 31826 bf_stage2_4_6.twid_mult.multiplier_R.t[2]
.sym 31832 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31833 bf_stage2_4_6.twid_mult.multiplier_R.t[5]
.sym 31835 bf_stage2_4_6.twid_mult.multiplier_R.p[5]
.sym 31838 bf_stage2_4_6.twid_mult.multiplier_R.p[4]
.sym 31840 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31841 bf_stage2_4_6.twid_mult.multiplier_R.t[4]
.sym 31842 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 31843 CLK$SB_IO_IN_$glb_clk
.sym 31844 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 31861 $PACKER_GND_NET
.sym 31869 bf_stage2_4_6.twid_mult.multiplier_R.t[13]
.sym 31873 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 31874 bf_stage2_4_6.twid_mult.multiplier_R.p[1]
.sym 31876 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 31877 bf_stage2_4_6.twid_mult.multiplier_R.t[1]
.sym 31878 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 31886 bf_stage2_4_6.twid_mult.multiplier_R.p[1]
.sym 31890 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 31894 bf_stage2_4_6.twid_mult.multiplier_R.t[8]
.sym 31897 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 31898 bf_stage2_4_6.twid_mult.multiplier_R.p[0]
.sym 31899 bf_stage2_4_6.twid_mult.multiplier_R.t[0]
.sym 31900 bf_stage2_4_6.twid_mult.multiplier_R.t[11]
.sym 31903 bf_stage2_4_6.twid_mult.multiplier_R.t[1]
.sym 31909 bf_stage2_4_6.twid_mult.multiplier_R.t[10]
.sym 31911 bf_stage2_4_6.twid_mult.multiplier_R.t[9]
.sym 31912 bf_stage2_4_6.twid_mult.multiplier_R.t[12]
.sym 31914 bf_stage2_4_6.twid_mult.multiplier_R.t[13]
.sym 31919 bf_stage2_4_6.twid_mult.multiplier_R.p[1]
.sym 31920 bf_stage2_4_6.twid_mult.multiplier_R.p[0]
.sym 31921 bf_stage2_4_6.twid_mult.multiplier_R.t[0]
.sym 31922 bf_stage2_4_6.twid_mult.multiplier_R.t[1]
.sym 31927 bf_stage2_4_6.twid_mult.multiplier_R.t[8]
.sym 31932 bf_stage2_4_6.twid_mult.multiplier_R.t[11]
.sym 31939 bf_stage2_4_6.twid_mult.multiplier_R.t[13]
.sym 31944 bf_stage2_4_6.twid_mult.multiplier_R.t[12]
.sym 31949 bf_stage2_4_6.twid_mult.multiplier_R.t[1]
.sym 31956 bf_stage2_4_6.twid_mult.multiplier_R.t[10]
.sym 31964 bf_stage2_4_6.twid_mult.multiplier_R.t[9]
.sym 31965 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 31966 CLK$SB_IO_IN_$glb_clk
.sym 31967 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 31990 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 31993 bf_stage2_4_6.twid_mult.multiplier_R.t[12]
.sym 31996 bf_stage2_4_6.twid_mult.multiplier_R.p[9]
.sym 31999 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 32009 bf_stage2_4_6.twid_mult.multiplier_R.t[0]
.sym 32010 bf_stage2_4_6.twid_mult.multiplier_R.p[10]
.sym 32013 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 32016 bf_stage2_4_6.twid_mult.multiplier_R.t[10]
.sym 32018 bf_stage2_4_6.twid_mult.multiplier_R.t[9]
.sym 32023 bf_stage2_4_6.twid_mult.multiplier_R.t[11]
.sym 32028 bf_stage2_4_6.twid_mult.multiplier_R.p[11]
.sym 32029 bf_stage2_4_6.twid_mult.multiplier_R.p[0]
.sym 32032 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32033 bf_stage2_4_6.twid_mult.multiplier_R.p[1]
.sym 32036 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 32037 bf_stage2_4_6.twid_mult.multiplier_R.t[1]
.sym 32038 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32039 bf_stage2_4_6.twid_mult.multiplier_R.p[9]
.sym 32040 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32042 bf_stage2_4_6.twid_mult.multiplier_R.t[0]
.sym 32043 bf_stage2_4_6.twid_mult.multiplier_R.t[1]
.sym 32044 bf_stage2_4_6.twid_mult.multiplier_R.p[0]
.sym 32045 bf_stage2_4_6.twid_mult.multiplier_R.p[1]
.sym 32048 bf_stage2_4_6.twid_mult.multiplier_R.p[10]
.sym 32049 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32050 bf_stage2_4_6.twid_mult.multiplier_R.t[10]
.sym 32054 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32055 bf_stage2_4_6.twid_mult.multiplier_R.p[11]
.sym 32057 bf_stage2_4_6.twid_mult.multiplier_R.t[11]
.sym 32060 bf_stage2_4_6.twid_mult.multiplier_R.p[11]
.sym 32062 bf_stage2_4_6.twid_mult.multiplier_R.t[11]
.sym 32063 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32066 bf_stage2_4_6.twid_mult.multiplier_R.p[0]
.sym 32068 bf_stage2_4_6.twid_mult.multiplier_R.t[0]
.sym 32072 bf_stage2_4_6.twid_mult.multiplier_R.p[10]
.sym 32074 bf_stage2_4_6.twid_mult.multiplier_R.t[10]
.sym 32075 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32078 bf_stage2_4_6.twid_mult.multiplier_R.t[9]
.sym 32079 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32081 bf_stage2_4_6.twid_mult.multiplier_R.p[9]
.sym 32084 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32086 bf_stage2_4_6.twid_mult.multiplier_R.p[9]
.sym 32087 bf_stage2_4_6.twid_mult.multiplier_R.t[9]
.sym 32088 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 32089 CLK$SB_IO_IN_$glb_clk
.sym 32090 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 32107 bf_stage2_4_6.twid_mult.multiplier_R.p[10]
.sym 32111 bf_stage2_4_6.twid_mult.multiplier_R.p[11]
.sym 32136 bf_stage2_4_6.twid_mult.multiplier_R.p[12]
.sym 32142 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32143 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 32145 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 32153 bf_stage2_4_6.twid_mult.multiplier_R.t[12]
.sym 32166 bf_stage2_4_6.twid_mult.multiplier_R.t[12]
.sym 32167 bf_stage2_4_6.twid_mult.multiplier_R.p[12]
.sym 32168 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32190 bf_stage2_4_6.twid_mult.multiplier_R.t[12]
.sym 32191 bf_stage2_4_6.twid_mult.multiplier_R.p[12]
.sym 32192 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32211 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 32212 CLK$SB_IO_IN_$glb_clk
.sym 32213 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 32226 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32236 bf_stage2_4_6.twid_mult.multiplier_R.p[12]
.sym 32358 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32683 bf_stage1_1_5.twid_mult.multiplier_R.t[10]
.sym 32684 bf_stage1_1_5.twid_mult.multiplier_R.t[12]
.sym 32687 bf_stage1_1_5.twid_mult.multiplier_R.t[14]
.sym 32688 bf_stage1_1_5.twid_mult.multiplier_R.t[13]
.sym 32689 bf_stage1_1_5.twid_mult.multiplier_R.t[11]
.sym 32690 bf_stage1_1_5.twid_mult.multiplier_R.t[9]
.sym 32760 bf_stage1_1_5.twid_mult.multiplier_R.p[10]
.sym 32761 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32763 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32766 bf_stage1_1_5.twid_mult.multiplier_R.p[9]
.sym 32802 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 32812 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 32815 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 32822 bf_stage1_1_5.twid_mult.multiplier_R.t[8]
.sym 32830 bf_stage1_1_5.twid_mult.multiplier_R.t[14]
.sym 32833 bf_stage1_1_5.twid_mult.multiplier_R.p[9]
.sym 32897 bf_stage1_1_5.twid_mult.multiplier_R.p[13]
.sym 32898 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32899 bf_stage1_1_5.twid_mult.multiplier_R.p[14]
.sym 32900 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32901 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 32902 bf_stage1_1_5.twid_mult.multiplier_R.p[11]
.sym 32903 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32904 bf_stage1_1_5.twid_mult.multiplier_R.p[12]
.sym 32939 bf_stage1_1_5.twid_mult.multiplier_Z.t[6]
.sym 32947 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 32952 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 32953 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 32955 bf_stage1_1_5.twid_mult.multiplier_Z.p[7]
.sym 32956 bf_stage1_1_5.twid_mult.multiplier_Z.p[5]
.sym 32958 bf_stage1_3_7.twid_mult.multiplier_I.state[0]
.sym 32959 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 32961 bf_stage1_1_5.twid_mult.multiplier_Z.p[6]
.sym 32999 bf_stage1_1_5.twid_mult.w_mult_z[1]
.sym 33000 bf_stage1_1_5.twid_mult.w_mult_z[2]
.sym 33001 bf_stage1_1_5.twid_mult.w_mult_z[3]
.sym 33002 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 33003 bf_stage1_1_5.twid_mult.w_mult_z[5]
.sym 33004 bf_stage1_1_5.twid_mult.w_mult_z[4]
.sym 33005 bf_stage1_1_5.twid_mult.w_mult_z[7]
.sym 33006 bf_stage1_1_5.twid_mult.w_mult_z[6]
.sym 33046 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33048 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 33053 read_data[7]
.sym 33057 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 33058 bf_stage1_1_5.twid_mult.w_mult_z[7]
.sym 33062 read_data[5]
.sym 33101 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 33103 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 33104 bf_stage1_3_7.twid_mult.multiplier_I.state[0]
.sym 33105 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 33106 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 33107 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 33150 bf_stage1_1_5.twid_mult.multiplier_Z.p[4]
.sym 33152 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 33162 bf_stage1_1_5.twid_mult.multiplier_R.p[9]
.sym 33165 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 33203 bf_stage1_1_5.twid_mult.w_mult_r[14]
.sym 33204 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 33205 bf_stage1_1_5.twid_mult.w_mult_r[9]
.sym 33206 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 33207 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 33208 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 33210 bf_stage1_1_5.twid_mult.w_mult_r[8]
.sym 33263 bf_stage1_3_7.twid_mult.multiplier_Z.t[8]
.sym 33267 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 33305 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 33306 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 33308 w_stage12_r7[0]
.sym 33309 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 33311 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 33312 w_stage12_r7[1]
.sym 33347 bf_stage3_0_1.twid_mult.multiplier_R.p[3]
.sym 33348 count[2]
.sym 33349 bf_stage1_1_5.twid_mult.w_mult_z[8]
.sym 33351 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 33352 count[3]
.sym 33354 count[4]
.sym 33356 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33359 bf_stage1_1_5.twid_mult.w_mult_r[9]
.sym 33360 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 33363 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 33365 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 33366 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 33368 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 33369 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 33370 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 33407 bf_stage1_3_7.twid_mult.multiplier_Z.p[8]
.sym 33408 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 33409 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 33410 bf_stage1_3_7.twid_mult.multiplier_Z.p[0]
.sym 33411 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 33412 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 33413 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 33414 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 33452 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33455 read_data[4]
.sym 33459 read_data[0]
.sym 33461 read_data[7]
.sym 33464 write_addr[6]
.sym 33465 read_data[5]
.sym 33466 count[1]
.sym 33467 count[0]
.sym 33468 write_addr[2]
.sym 33469 read_data[3]
.sym 33470 read_en
.sym 33471 w_stage12_r7[1]
.sym 33509 bf_stage1_3_7.twid_mult.w_mult_z[5]
.sym 33510 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33511 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 33512 bf_stage1_3_7.twid_mult.w_mult_z[2]
.sym 33513 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33514 bf_stage1_3_7.twid_mult.w_mult_z[0]
.sym 33515 bf_stage1_3_7.twid_mult.w_mult_z[1]
.sym 33516 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 33565 bf_stage1_3_7.twid_mult.multiplier_Z.p[0]
.sym 33569 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 33570 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 33572 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 33581 $PACKER_VCC_NET
.sym 33585 count[3]
.sym 33588 count[7]
.sym 33589 count[2]
.sym 33590 count[5]
.sym 33591 count[6]
.sym 33593 count[4]
.sym 33604 count[1]
.sym 33605 count[0]
.sym 33608 read_en
.sym 33611 bf_stage1_3_7.twid_mult.multiplier_Z.p[1]
.sym 33612 bf_stage1_5_7.w_e_re[1]
.sym 33613 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 33614 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 33615 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 33616 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 33617 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 33618 bf_stage1_3_7.twid_mult.multiplier_Z.p[2]
.sym 33627 count[0]
.sym 33628 count[1]
.sym 33630 count[2]
.sym 33631 count[3]
.sym 33632 count[4]
.sym 33633 count[5]
.sym 33634 count[6]
.sym 33635 count[7]
.sym 33638 CLK$SB_IO_IN_$glb_clk
.sym 33639 $PACKER_VCC_NET
.sym 33640 read_en
.sym 33650 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 33655 $PACKER_VCC_NET
.sym 33656 count[5]
.sym 33661 $PACKER_VCC_NET
.sym 33668 write_addr[1]
.sym 33673 bf_stage1_5_7.w_neg_b_re[2]
.sym 33682 write_data[5]
.sym 33683 write_addr[1]
.sym 33684 write_data[1]
.sym 33686 write_data[7]
.sym 33687 write_addr[3]
.sym 33688 write_addr[0]
.sym 33689 write_addr[4]
.sym 33690 write_data[6]
.sym 33691 write_addr[6]
.sym 33692 write_data[0]
.sym 33693 write_data[3]
.sym 33694 write_en
.sym 33695 write_addr[2]
.sym 33696 write_data[4]
.sym 33699 write_addr[5]
.sym 33703 write_data[2]
.sym 33706 write_addr[7]
.sym 33708 $PACKER_VCC_NET
.sym 33714 bf_stage1_5_7.w_neg_b_re[1]
.sym 33715 bf_stage1_5_7.w_neg_b_re[2]
.sym 33716 bf_stage1_5_7.w_neg_b_re[3]
.sym 33717 bf_stage1_5_7.w_neg_b_re[4]
.sym 33718 bf_stage1_5_7.w_neg_b_re[5]
.sym 33719 bf_stage1_5_7.w_neg_b_re[6]
.sym 33720 bf_stage1_5_7.w_neg_b_re[7]
.sym 33729 write_addr[0]
.sym 33730 write_addr[1]
.sym 33732 write_addr[2]
.sym 33733 write_addr[3]
.sym 33734 write_addr[4]
.sym 33735 write_addr[5]
.sym 33736 write_addr[6]
.sym 33737 write_addr[7]
.sym 33740 CLK$SB_IO_IN_$glb_clk
.sym 33741 $PACKER_VCC_NET
.sym 33742 write_data[0]
.sym 33743 write_data[1]
.sym 33744 write_data[2]
.sym 33745 write_data[3]
.sym 33746 write_data[4]
.sym 33747 write_data[5]
.sym 33748 write_data[6]
.sym 33749 write_data[7]
.sym 33750 write_en
.sym 33755 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 33756 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 33757 read_data[2]
.sym 33758 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 33759 read_data[6]
.sym 33760 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 33762 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 33763 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 33765 write_addr[4]
.sym 33766 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 33771 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 33774 bf_stage1_5_7.w_neg_b_re[7]
.sym 33775 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 33776 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 33777 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 33778 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 33815 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 33816 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 33817 bf_stage1_5_7.w_e_re[3]
.sym 33818 bf_stage1_5_7.w_e_re[4]
.sym 33819 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 33820 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 33821 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 33822 bf_stage1_5_7.w_e_re[6]
.sym 33858 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 33861 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 33862 write_en
.sym 33863 write_data[6]
.sym 33864 write_addr[0]
.sym 33867 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 33869 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 33872 stage_1_valid
.sym 33879 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 33880 bf_stage1_3_7.twid_mult.w_mult_i[13]
.sym 33917 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 33918 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 33919 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 33920 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 33921 bf_stage1_5_7.w_e_re[8]
.sym 33922 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[0]
.sym 33923 bf_stage1_5_7.w_e_re[7]
.sym 33924 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 33960 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 33961 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 33962 bf_stage1_5_7.w_e_re[4]
.sym 33963 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 33965 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 33967 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 33969 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 33970 bf_stage1_5_7.w_e_re[3]
.sym 33971 bf_stage1_5_7.w_e_re[3]
.sym 33973 bf_stage1_5_7.w_e_re[4]
.sym 33978 write_data_SB_DFFESR_Q_E
.sym 33979 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 33980 bf_stage2_4_6.w_e_re[3]
.sym 33981 bf_stage1_5_7.w_e_re[6]
.sym 34019 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 34020 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 34021 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[7]
.sym 34022 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 34023 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[6]
.sym 34024 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 34025 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 34026 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[5]
.sym 34061 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 34064 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 34067 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 34068 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 34069 bf_stage1_3_7.twid_mult.w_neg_z[13]
.sym 34071 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 34075 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 34081 bf_stage1_5_7.w_neg_b_re[2]
.sym 34084 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 34121 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 34122 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 34123 bf_stage2_4_6.twid_mult.multiplier_Z.t[2]
.sym 34124 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 34125 bf_stage3_4_5.w_e_im[1]
.sym 34126 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 34127 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 34128 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 34165 stage_2_valid
.sym 34166 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 34167 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[1]
.sym 34168 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 34170 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 34173 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[4]
.sym 34174 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 34176 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 34178 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 34181 bf_stage3_4_5.w_neg_b_re[1]
.sym 34182 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 34185 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 34223 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 34224 bf_stage3_4_5.w_e_re[1]
.sym 34225 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 34226 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 34227 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 34228 bf_stage3_4_5.twid_mult.multiplier_Z.t[5]
.sym 34229 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 34230 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 34262 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 34267 write_data[0]
.sym 34268 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 34271 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 34272 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 34273 bf_stage3_4_5.w_neg_b_im[1]
.sym 34274 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 34279 bf_stage1_5_7.w_e_re[1]
.sym 34280 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 34281 stage_1_valid
.sym 34285 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 34286 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 34325 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 34326 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[10]
.sym 34327 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 34328 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 34331 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 34332 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 34368 bf_stage3_4_5.w_neg_b_im[7]
.sym 34369 bf_stage3_4_5.w_e_im[4]
.sym 34370 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 34372 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 34375 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 34376 bf_stage3_4_5.w_e_re[5]
.sym 34378 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 34380 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 34383 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 34427 bf_stage3_4_5.twid_mult.multiplier_Z.t[9]
.sym 34428 bf_stage3_4_5.twid_mult.multiplier_Z.t[8]
.sym 34429 bf_stage3_4_5.twid_mult.multiplier_Z.t[10]
.sym 34430 bf_stage3_4_5.twid_mult.multiplier_Z.t[7]
.sym 34431 bf_stage3_4_5.twid_mult.multiplier_Z.t[14]
.sym 34432 bf_stage3_4_5.twid_mult.multiplier_Z.t[11]
.sym 34433 bf_stage3_4_5.twid_mult.multiplier_Z.t[13]
.sym 34434 bf_stage3_4_5.twid_mult.multiplier_Z.t[12]
.sym 34470 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 34480 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 34481 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 34482 bf_stage3_4_5.twid_mult.multiplier_Z.t[4]
.sym 34483 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 34484 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 34485 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 34486 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 34488 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 34489 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 34490 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 34492 bf_stage3_4_5.twid_mult.multiplier_Z.t[8]
.sym 34530 bf_stage3_4_5.twid_mult.multiplier_I.count[1]
.sym 34531 bf_stage3_4_5.twid_mult.multiplier_I.count[2]
.sym 34532 bf_stage3_4_5.twid_mult.multiplier_I.count[3]
.sym 34533 bf_stage3_4_5.twid_mult.multiplier_I.count[4]
.sym 34534 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 34535 bf_stage3_4_5.twid_mult.multiplier_I.count[0]
.sym 34536 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 34572 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 34574 bf_stage3_4_5.twid_mult.multiplier_Z.t[7]
.sym 34580 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 34581 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 34583 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 34585 bf_stage3_4_5.twid_mult.multiplier_Z.t[1]
.sym 34590 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 34592 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 34631 bf_stage3_4_5.twid_mult.multiplier_Z.t[4]
.sym 34632 bf_stage3_4_5.twid_mult.multiplier_Z.t[6]
.sym 34633 bf_stage3_4_5.twid_mult.multiplier_Z.t[3]
.sym 34634 bf_stage3_4_5.twid_mult.multiplier_Z.t[2]
.sym 34638 bf_stage3_4_5.twid_mult.multiplier_Z.t[1]
.sym 34673 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 34678 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 34680 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 34686 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 34689 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 34691 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 34694 stage_1_valid
.sym 34733 bf_stage2_4_6.twid_mult.w_mult_r[0]
.sym 34734 bf_stage2_4_6.twid_mult.w_mult_r[1]
.sym 34735 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 34736 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 34737 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 34740 bf_stage2_4_6.twid_mult.w_mult_r[2]
.sym 34775 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 34777 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 34778 bf_stage3_4_5.twid_mult.multiplier_Z.t[2]
.sym 34780 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 34784 bf_stage3_4_5.twid_mult.multiplier_Z.t[6]
.sym 34788 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 34789 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 34791 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 34797 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 34835 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 34836 bf_stage2_4_6.twid_mult.w_mult_z[4]
.sym 34837 bf_stage2_4_6.twid_mult.w_mult_z[3]
.sym 34838 bf_stage2_4_6.twid_mult.w_mult_z[0]
.sym 34839 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 34840 bf_stage2_4_6.twid_mult.w_mult_z[5]
.sym 34841 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 34842 bf_stage2_4_6.twid_mult.w_mult_z[6]
.sym 34877 bf_stage2_4_6.twid_mult.multiplier_R.p[1]
.sym 34881 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 34889 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 34890 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 34891 bf_stage2_4_6.twid_mult.multiplier_R.p[0]
.sym 34892 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 34896 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 34897 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 34937 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 34938 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 34939 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 34940 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 34941 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 34942 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 34943 bf_stage2_4_6.twid_mult.w_mult_r[3]
.sym 34944 bf_stage2_4_6.twid_mult.w_mult_r[5]
.sym 34980 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 34986 bf_stage2_4_6.twid_mult.multiplier_Z.p[3]
.sym 34987 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 34988 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 34991 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 34992 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 34998 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 35000 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 35001 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 35002 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 35039 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 35040 bf_stage2_4_6.twid_mult.w_mult_r[7]
.sym 35041 bf_stage2_4_6.twid_mult.w_mult_r[6]
.sym 35042 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 35043 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 35044 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 35045 bf_stage2_4_6.twid_mult.w_mult_r[8]
.sym 35046 bf_stage2_4_6.twid_mult.w_mult_r[4]
.sym 35093 bf_stage2_4_6.twid_mult.multiplier_R.p[3]
.sym 35094 bf_stage2_4_6.twid_mult.multiplier_Z.p[4]
.sym 35095 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 35099 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 35100 bf_stage2_4_6.twid_mult.multiplier_Z.t[6]
.sym 35102 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 35141 bf_stage2_4_6.twid_mult.w_mult_z[14]
.sym 35145 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 35184 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 35185 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 35186 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 35190 bf_stage2_4_6.twid_mult.multiplier_Z.p[6]
.sym 35195 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 35197 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 35199 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 35201 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 35202 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 35204 bf_stage2_4_6.twid_mult.w_mult_z[14]
.sym 35249 bf_stage2_4_6.twid_mult.multiplier_I.t[0]
.sym 35285 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 35286 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 35294 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 35298 bf_stage2_4_6.twid_mult.multiplier_R.p[0]
.sym 35348 bf_stage2_4_6.twid_mult.multiplier_I.t[1]
.sym 35350 bf_stage2_4_6.twid_mult.multiplier_I.t[2]
.sym 35389 bf_stage2_4_6.twid_mult.multiplier_R.p[9]
.sym 35390 bf_stage2_4_6.twid_mult.multiplier_Z.t[6]
.sym 35407 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 35409 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 35447 bf_stage2_4_6.twid_mult.multiplier_I.p[2]
.sym 35450 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 35452 bf_stage2_4_6.twid_mult.multiplier_I.p[1]
.sym 35453 bf_stage2_4_6.twid_mult.multiplier_I.p[0]
.sym 35492 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 35497 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 35499 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 35503 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 35504 bf_stage2_4_6.twid_mult.multiplier_Z.t[9]
.sym 35506 bf_stage2_4_6.twid_mult.multiplier_Z.p[4]
.sym 35510 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 35552 bf_stage2_4_6.twid_mult.multiplier_Z.t[12]
.sym 35553 bf_stage2_4_6.twid_mult.multiplier_Z.t[11]
.sym 35556 bf_stage2_4_6.twid_mult.multiplier_Z.t[10]
.sym 35604 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 35609 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 35613 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 35651 bf_stage2_4_6.twid_mult.multiplier_Z.p[5]
.sym 35653 bf_stage2_4_6.twid_mult.multiplier_Z.p[4]
.sym 35693 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 35698 bf_stage2_4_6.twid_mult.multiplier_Z.t[10]
.sym 35700 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 35702 bf_stage2_4_6.twid_mult.multiplier_R.t[13]
.sym 35703 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 35803 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36057 CLK$SB_IO_IN
.sym 36089 bf_stage1_3_7.twid_mult.multiplier_Z.count[2]
.sym 36090 bf_stage1_3_7.twid_mult.multiplier_Z.count[3]
.sym 36091 bf_stage1_3_7.twid_mult.multiplier_Z.count[4]
.sym 36092 bf_stage1_3_7.twid_mult.multiplier_Z.count[1]
.sym 36094 bf_stage1_3_7.twid_mult.multiplier_Z.count[0]
.sym 36106 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 36131 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 36133 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 36138 bf_stage1_1_5.twid_mult.multiplier_R.t[8]
.sym 36142 bf_stage1_1_5.twid_mult.multiplier_R.t[13]
.sym 36143 bf_stage1_1_5.twid_mult.multiplier_R.t[11]
.sym 36144 bf_stage1_1_5.twid_mult.multiplier_R.t[9]
.sym 36145 bf_stage1_1_5.twid_mult.multiplier_R.t[10]
.sym 36154 bf_stage1_1_5.twid_mult.multiplier_R.t[12]
.sym 36162 bf_stage1_1_5.twid_mult.multiplier_R.t[9]
.sym 36170 bf_stage1_1_5.twid_mult.multiplier_R.t[11]
.sym 36188 bf_stage1_1_5.twid_mult.multiplier_R.t[13]
.sym 36193 bf_stage1_1_5.twid_mult.multiplier_R.t[12]
.sym 36200 bf_stage1_1_5.twid_mult.multiplier_R.t[10]
.sym 36205 bf_stage1_1_5.twid_mult.multiplier_R.t[8]
.sym 36208 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 36209 CLK$SB_IO_IN_$glb_clk
.sym 36210 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 36216 bf_stage1_1_5.twid_mult.multiplier_Z.t[2]
.sym 36217 bf_stage1_1_5.twid_mult.multiplier_Z.t[1]
.sym 36218 bf_stage1_1_5.twid_mult.multiplier_Z.t[7]
.sym 36219 bf_stage1_1_5.twid_mult.multiplier_Z.t[6]
.sym 36220 bf_stage1_1_5.twid_mult.multiplier_Z.t[4]
.sym 36221 bf_stage1_1_5.twid_mult.multiplier_Z.t[5]
.sym 36222 bf_stage1_1_5.twid_mult.multiplier_Z.t[3]
.sym 36229 bf_stage1_1_5.twid_mult.multiplier_Z.p[5]
.sym 36230 bf_stage1_1_5.twid_mult.multiplier_Z.p[6]
.sym 36232 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 36234 bf_stage1_1_5.twid_mult.multiplier_Z.p[7]
.sym 36236 PIN_1$SB_IO_OUT
.sym 36246 bf_stage1_1_5.twid_mult.multiplier_Z.t[2]
.sym 36268 bf_stage1_1_5.twid_mult.multiplier_R.t[12]
.sym 36272 bf_stage1_1_5.twid_mult.multiplier_R.p[12]
.sym 36275 bf_stage1_1_5.twid_mult.multiplier_R.p[13]
.sym 36277 bf_stage1_1_5.twid_mult.multiplier_R.t[13]
.sym 36279 bf_stage1_1_5.twid_mult.multiplier_R.t[11]
.sym 36280 bf_stage1_1_5.twid_mult.multiplier_R.p[10]
.sym 36299 bf_stage1_1_5.twid_mult.multiplier_R.t[9]
.sym 36300 bf_stage1_1_5.twid_mult.multiplier_R.t[10]
.sym 36301 bf_stage1_1_5.twid_mult.multiplier_R.p[10]
.sym 36307 bf_stage1_1_5.twid_mult.multiplier_R.p[9]
.sym 36312 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36314 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36319 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 36321 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 36332 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36333 bf_stage1_1_5.twid_mult.multiplier_R.t[10]
.sym 36334 bf_stage1_1_5.twid_mult.multiplier_R.p[10]
.sym 36337 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36339 bf_stage1_1_5.twid_mult.multiplier_R.p[10]
.sym 36340 bf_stage1_1_5.twid_mult.multiplier_R.t[10]
.sym 36349 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36350 bf_stage1_1_5.twid_mult.multiplier_R.t[9]
.sym 36351 bf_stage1_1_5.twid_mult.multiplier_R.p[9]
.sym 36367 bf_stage1_1_5.twid_mult.multiplier_R.t[9]
.sym 36368 bf_stage1_1_5.twid_mult.multiplier_R.p[9]
.sym 36370 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36371 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 36372 CLK$SB_IO_IN_$glb_clk
.sym 36373 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 36374 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36376 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36378 bf_stage1_1_5.twid_mult.w_mult_r[7]
.sym 36379 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36380 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O
.sym 36384 w_stage12_r7[1]
.sym 36387 read_data[5]
.sym 36389 bf_stage1_1_5.twid_mult.multiplier_Z.t[7]
.sym 36392 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 36394 read_data[7]
.sym 36398 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 36399 bf_stage1_1_5.twid_mult.w_mult_r[7]
.sym 36401 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 36402 bf_stage1_3_7.twid_mult.multiplier_Z.t[10]
.sym 36403 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 36405 bf_stage1_1_5.twid_mult.multiplier_Z.p[1]
.sym 36406 bf_stage1_3_7.twid_mult.multiplier_Z.t[2]
.sym 36407 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 36408 bf_stage1_1_5.twid_mult.multiplier_Z.t[3]
.sym 36409 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 36415 bf_stage1_1_5.twid_mult.multiplier_R.t[14]
.sym 36417 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 36419 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 36425 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36426 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36428 bf_stage1_1_5.twid_mult.multiplier_R.p[11]
.sym 36429 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36430 bf_stage1_1_5.twid_mult.multiplier_R.p[12]
.sym 36432 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36434 bf_stage1_1_5.twid_mult.multiplier_R.t[12]
.sym 36437 bf_stage1_3_7.twid_mult.multiplier_I.state[0]
.sym 36439 bf_stage1_1_5.twid_mult.multiplier_R.p[13]
.sym 36441 bf_stage1_1_5.twid_mult.multiplier_R.p[14]
.sym 36442 bf_stage1_1_5.twid_mult.multiplier_R.t[13]
.sym 36444 bf_stage1_1_5.twid_mult.multiplier_R.t[11]
.sym 36448 bf_stage1_1_5.twid_mult.multiplier_R.t[13]
.sym 36450 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36451 bf_stage1_1_5.twid_mult.multiplier_R.p[13]
.sym 36455 bf_stage1_1_5.twid_mult.multiplier_R.t[13]
.sym 36456 bf_stage1_1_5.twid_mult.multiplier_R.p[13]
.sym 36457 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36460 bf_stage1_1_5.twid_mult.multiplier_R.t[14]
.sym 36461 bf_stage1_1_5.twid_mult.multiplier_R.p[14]
.sym 36463 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36466 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36467 bf_stage1_1_5.twid_mult.multiplier_R.p[12]
.sym 36468 bf_stage1_1_5.twid_mult.multiplier_R.t[12]
.sym 36474 bf_stage1_3_7.twid_mult.multiplier_I.state[0]
.sym 36478 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36479 bf_stage1_1_5.twid_mult.multiplier_R.t[11]
.sym 36481 bf_stage1_1_5.twid_mult.multiplier_R.p[11]
.sym 36484 bf_stage1_1_5.twid_mult.multiplier_R.t[11]
.sym 36486 bf_stage1_1_5.twid_mult.multiplier_R.p[11]
.sym 36487 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36490 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36492 bf_stage1_1_5.twid_mult.multiplier_R.t[12]
.sym 36493 bf_stage1_1_5.twid_mult.multiplier_R.p[12]
.sym 36494 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 36495 CLK$SB_IO_IN_$glb_clk
.sym 36496 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 36497 bf_stage1_3_7.twid_mult.multiplier_Z.t[10]
.sym 36498 bf_stage1_3_7.twid_mult.multiplier_Z.t[9]
.sym 36499 bf_stage1_3_7.twid_mult.multiplier_Z.t[2]
.sym 36500 bf_stage1_3_7.twid_mult.multiplier_Z.t[12]
.sym 36501 bf_stage1_3_7.twid_mult.multiplier_Z.t[11]
.sym 36502 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36503 bf_stage1_3_7.twid_mult.multiplier_Z.t[8]
.sym 36504 bf_stage1_3_7.twid_mult.multiplier_Z.t[1]
.sym 36515 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 36516 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 36520 PIN_1$SB_IO_OUT
.sym 36521 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36522 bf_stage1_1_5.twid_mult.multiplier_R.p[14]
.sym 36523 bf_stage1_1_5.twid_mult.multiplier_Z.p[10]
.sym 36524 bf_stage1_1_5.twid_mult.multiplier_Z.t[2]
.sym 36526 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 36528 bf_stage1_3_7.twid_mult.multiplier_Z.t[1]
.sym 36529 bf_stage1_1_5.twid_mult.multiplier_Z.p[2]
.sym 36538 bf_stage1_1_5.twid_mult.multiplier_Z.p[7]
.sym 36539 bf_stage1_1_5.twid_mult.multiplier_Z.p[5]
.sym 36546 bf_stage1_1_5.twid_mult.multiplier_Z.p[4]
.sym 36549 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 36552 bf_stage1_1_5.twid_mult.multiplier_Z.p[6]
.sym 36553 bf_stage1_1_5.twid_mult.w_mult_z[6]
.sym 36554 bf_stage1_1_5.twid_mult.w_mult_r[6]
.sym 36564 bf_stage1_1_5.twid_mult.multiplier_Z.p[2]
.sym 36565 bf_stage1_1_5.twid_mult.multiplier_Z.p[1]
.sym 36566 bf_stage1_1_5.twid_mult.multiplier_Z.p[3]
.sym 36571 bf_stage1_1_5.twid_mult.multiplier_Z.p[1]
.sym 36579 bf_stage1_1_5.twid_mult.multiplier_Z.p[2]
.sym 36584 bf_stage1_1_5.twid_mult.multiplier_Z.p[3]
.sym 36590 bf_stage1_1_5.twid_mult.w_mult_z[6]
.sym 36592 bf_stage1_1_5.twid_mult.w_mult_r[6]
.sym 36596 bf_stage1_1_5.twid_mult.multiplier_Z.p[5]
.sym 36601 bf_stage1_1_5.twid_mult.multiplier_Z.p[4]
.sym 36607 bf_stage1_1_5.twid_mult.multiplier_Z.p[7]
.sym 36615 bf_stage1_1_5.twid_mult.multiplier_Z.p[6]
.sym 36617 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 36618 CLK$SB_IO_IN_$glb_clk
.sym 36620 bf_stage1_1_5.twid_mult.multiplier_Z.p[14]
.sym 36621 bf_stage1_1_5.twid_mult.multiplier_Z.p[9]
.sym 36622 bf_stage1_1_5.twid_mult.multiplier_Z.p[2]
.sym 36623 bf_stage1_1_5.twid_mult.multiplier_Z.p[1]
.sym 36624 bf_stage1_1_5.twid_mult.multiplier_Z.p[3]
.sym 36625 bf_stage1_1_5.twid_mult.multiplier_Z.p[8]
.sym 36626 bf_stage1_1_5.twid_mult.multiplier_Z.p[13]
.sym 36627 bf_stage1_1_5.twid_mult.multiplier_Z.p[10]
.sym 36630 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 36632 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 36633 bf_stage1_3_7.twid_mult.multiplier_Z.t[8]
.sym 36634 bf_stage1_3_7.twid_mult.multiplier_Z.t[4]
.sym 36635 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 36636 bf_stage1_3_7.twid_mult.multiplier_Z.t[6]
.sym 36638 bf_stage1_3_7.twid_mult.multiplier_Z.t[5]
.sym 36640 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 36644 bf_stage1_3_7.twid_mult.multiplier_Z.t[2]
.sym 36649 bf_stage1_1_5.twid_mult.w_mult_r[14]
.sym 36650 bf_stage1_1_5.twid_mult.multiplier_R.p[11]
.sym 36652 bf_stage1_1_5.twid_mult.w_mult_z[11]
.sym 36663 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 36669 bf_stage1_1_5.twid_mult.w_mult_r[7]
.sym 36671 bf_stage1_1_5.twid_mult.w_mult_z[3]
.sym 36672 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 36673 PIN_1$SB_IO_OUT
.sym 36675 bf_stage1_1_5.twid_mult.w_mult_z[7]
.sym 36681 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 36686 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 36688 bf_stage1_3_7.twid_mult.multiplier_I.state[0]
.sym 36691 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 36695 bf_stage1_1_5.twid_mult.w_mult_z[3]
.sym 36706 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 36707 bf_stage1_1_5.twid_mult.w_mult_r[7]
.sym 36708 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 36709 bf_stage1_1_5.twid_mult.w_mult_z[7]
.sym 36715 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 36721 bf_stage1_1_5.twid_mult.w_mult_z[7]
.sym 36724 PIN_1$SB_IO_OUT
.sym 36725 bf_stage1_3_7.twid_mult.multiplier_I.state[0]
.sym 36726 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 36730 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 36732 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 36733 bf_stage1_1_5.twid_mult.w_mult_r[7]
.sym 36740 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 36741 CLK$SB_IO_IN_$glb_clk
.sym 36743 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 36744 bf_stage1_1_5.twid_mult.w_mult_z[8]
.sym 36745 bf_stage1_1_5.twid_mult.w_mult_z[11]
.sym 36746 bf_stage1_1_5.twid_mult.w_mult_z[14]
.sym 36747 bf_stage1_1_5.twid_mult.w_mult_z[13]
.sym 36748 bf_stage1_1_5.twid_mult.w_mult_z[10]
.sym 36749 bf_stage1_1_5.twid_mult.w_mult_z[9]
.sym 36750 bf_stage1_1_5.twid_mult.w_mult_z[12]
.sym 36754 bf_stage2_4_6.twid_mult.multiplier_Z.t[2]
.sym 36757 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 36761 PIN_1$SB_IO_OUT
.sym 36762 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 36763 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 36768 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 36770 bf_stage1_1_5.twid_mult.multiplier_R.p[10]
.sym 36771 bf_stage1_1_5.twid_mult.multiplier_R.p[12]
.sym 36772 bf_stage1_1_5.twid_mult.multiplier_R.p[13]
.sym 36775 bf_stage1_1_5.twid_mult.w_mult_r[11]
.sym 36776 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36777 bf_stage1_3_7.twid_mult.multiplier_Z.t[7]
.sym 36786 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36787 w_stage12_r7[0]
.sym 36789 bf_stage1_1_5.twid_mult.multiplier_R.p[8]
.sym 36790 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 36792 bf_stage1_1_5.twid_mult.multiplier_R.p[14]
.sym 36794 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 36795 bf_stage1_1_5.twid_mult.multiplier_R.p[9]
.sym 36796 bf_stage1_1_5.twid_mult.w_mult_z[7]
.sym 36799 bf_stage1_1_5.twid_mult.w_mult_r[8]
.sym 36807 bf_stage1_1_5.twid_mult.w_mult_z[12]
.sym 36809 bf_stage1_1_5.twid_mult.w_mult_z[8]
.sym 36820 bf_stage1_1_5.twid_mult.multiplier_R.p[14]
.sym 36823 bf_stage1_1_5.twid_mult.w_mult_z[12]
.sym 36831 bf_stage1_1_5.twid_mult.multiplier_R.p[9]
.sym 36836 bf_stage1_1_5.twid_mult.w_mult_r[8]
.sym 36837 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 36838 bf_stage1_1_5.twid_mult.w_mult_z[8]
.sym 36842 w_stage12_r7[0]
.sym 36843 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 36844 bf_stage1_1_5.twid_mult.w_mult_z[7]
.sym 36847 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 36848 bf_stage1_1_5.twid_mult.w_mult_r[8]
.sym 36850 bf_stage1_1_5.twid_mult.w_mult_z[8]
.sym 36861 bf_stage1_1_5.twid_mult.multiplier_R.p[8]
.sym 36863 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36864 CLK$SB_IO_IN_$glb_clk
.sym 36866 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36867 bf_stage1_1_5.twid_mult.w_mult_r[10]
.sym 36868 bf_stage1_1_5.twid_mult.w_mult_r[11]
.sym 36869 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36870 bf_stage1_1_5.twid_mult.w_mult_r[12]
.sym 36871 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 36872 bf_stage1_1_5.twid_mult.w_mult_r[13]
.sym 36873 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 36876 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 36880 count[1]
.sym 36882 read_data[3]
.sym 36885 count_SB_DFFESR_Q_R
.sym 36886 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 36887 count[0]
.sym 36891 bf_stage1_3_7.twid_mult.multiplier_Z.t[2]
.sym 36896 bf_stage1_1_5.twid_mult.w_mult_z[10]
.sym 36897 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 36898 bf_stage1_1_5.twid_mult.w_mult_z[9]
.sym 36899 bf_stage1_3_7.twid_mult.multiplier_Z.t[10]
.sym 36909 bf_stage1_1_5.twid_mult.w_mult_r[9]
.sym 36910 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 36915 bf_stage1_3_7.twid_mult.multiplier_Z.p[8]
.sym 36919 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 36920 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 36921 bf_stage1_1_5.twid_mult.w_mult_z[9]
.sym 36926 w_stage12_r7[0]
.sym 36930 w_stage12_r7[1]
.sym 36934 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 36937 bf_stage1_3_7.twid_mult.multiplier_Z.p[7]
.sym 36941 w_stage12_r7[1]
.sym 36946 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 36948 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 36958 bf_stage1_3_7.twid_mult.multiplier_Z.p[7]
.sym 36964 bf_stage1_1_5.twid_mult.w_mult_r[9]
.sym 36965 bf_stage1_1_5.twid_mult.w_mult_z[9]
.sym 36966 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 36979 w_stage12_r7[0]
.sym 36982 bf_stage1_3_7.twid_mult.multiplier_Z.p[8]
.sym 36986 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 36987 CLK$SB_IO_IN_$glb_clk
.sym 36989 bf_stage1_3_7.twid_mult.multiplier_Z.p[10]
.sym 36990 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36991 bf_stage1_3_7.twid_mult.multiplier_Z.p[11]
.sym 36992 bf_stage1_3_7.twid_mult.multiplier_Z.p[12]
.sym 36993 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 36994 bf_stage1_3_7.twid_mult.multiplier_Z.p[13]
.sym 36995 bf_stage1_3_7.twid_mult.multiplier_Z.p[7]
.sym 36996 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36999 bf_stage1_5_7.w_e_re[1]
.sym 37001 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 37005 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 37016 bf_stage1_3_7.twid_mult.multiplier_Z.t[1]
.sym 37022 w_stage12_i5[6]
.sym 37024 w_stage12_i5[7]
.sym 37030 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37033 bf_stage1_3_7.twid_mult.w_mult_z[2]
.sym 37035 bf_stage1_3_7.twid_mult.w_mult_z[0]
.sym 37037 bf_stage1_3_7.twid_mult.multiplier_Z.t[8]
.sym 37038 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 37041 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 37044 bf_stage1_3_7.twid_mult.w_mult_z[1]
.sym 37046 bf_stage1_3_7.twid_mult.multiplier_Z.p[8]
.sym 37047 bf_stage1_3_7.twid_mult.w_mult_z[6]
.sym 37049 bf_stage1_3_7.twid_mult.multiplier_Z.p[0]
.sym 37057 bf_stage1_3_7.twid_mult.w_mult_z[3]
.sym 37059 bf_stage1_3_7.twid_mult.w_mult_z[4]
.sym 37063 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37065 bf_stage1_3_7.twid_mult.multiplier_Z.p[8]
.sym 37066 bf_stage1_3_7.twid_mult.multiplier_Z.t[8]
.sym 37069 bf_stage1_3_7.twid_mult.w_mult_z[6]
.sym 37077 bf_stage1_3_7.twid_mult.w_mult_z[4]
.sym 37081 bf_stage1_3_7.twid_mult.multiplier_Z.p[0]
.sym 37083 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 37090 bf_stage1_3_7.twid_mult.w_mult_z[0]
.sym 37093 bf_stage1_3_7.twid_mult.w_mult_z[2]
.sym 37099 bf_stage1_3_7.twid_mult.w_mult_z[3]
.sym 37105 bf_stage1_3_7.twid_mult.w_mult_z[1]
.sym 37109 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 37110 CLK$SB_IO_IN_$glb_clk
.sym 37111 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O_$glb_sr
.sym 37112 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 37113 bf_stage1_3_7.twid_mult.w_mult_z[6]
.sym 37114 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 37115 bf_stage1_3_7.twid_mult.w_mult_z[3]
.sym 37116 w_stage12_r7[3]
.sym 37117 bf_stage1_3_7.twid_mult.w_mult_z[4]
.sym 37118 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37119 w_stage12_r7[4]
.sym 37126 bf_stage3_2_3.twid_mult.multiplier_R.p[2]
.sym 37130 bf_stage3_2_3.twid_mult.multiplier_R.p[1]
.sym 37134 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 37137 bf_stage1_1_5.twid_mult.w_mult_z[11]
.sym 37141 bf_stage1_3_7.twid_mult.multiplier_Z.t[2]
.sym 37143 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 37153 bf_stage1_3_7.twid_mult.multiplier_Z.p[1]
.sym 37154 bf_stage1_1_5.twid_mult.w_mult_r[9]
.sym 37155 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37156 bf_stage1_3_7.twid_mult.multiplier_Z.p[0]
.sym 37160 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37161 bf_stage1_3_7.twid_mult.multiplier_Z.t[2]
.sym 37162 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37164 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 37166 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 37168 bf_stage1_3_7.twid_mult.multiplier_Z.p[2]
.sym 37170 bf_stage1_1_5.twid_mult.w_mult_z[9]
.sym 37176 bf_stage1_3_7.twid_mult.multiplier_Z.t[1]
.sym 37177 bf_stage1_3_7.twid_mult.multiplier_Z.p[5]
.sym 37189 bf_stage1_3_7.twid_mult.multiplier_Z.p[5]
.sym 37192 bf_stage1_3_7.twid_mult.multiplier_Z.p[0]
.sym 37193 bf_stage1_3_7.twid_mult.multiplier_Z.p[1]
.sym 37194 bf_stage1_3_7.twid_mult.multiplier_Z.t[1]
.sym 37195 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 37199 bf_stage1_1_5.twid_mult.w_mult_r[9]
.sym 37201 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37205 bf_stage1_3_7.twid_mult.multiplier_Z.p[2]
.sym 37210 bf_stage1_3_7.twid_mult.multiplier_Z.p[2]
.sym 37212 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37213 bf_stage1_3_7.twid_mult.multiplier_Z.t[2]
.sym 37218 bf_stage1_3_7.twid_mult.multiplier_Z.p[0]
.sym 37224 bf_stage1_3_7.twid_mult.multiplier_Z.p[1]
.sym 37229 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37230 bf_stage1_1_5.twid_mult.w_mult_z[9]
.sym 37232 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 37233 CLK$SB_IO_IN_$glb_clk
.sym 37235 bf_stage3_0_1.twid_mult.multiplier_R.t[7]
.sym 37236 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[0]
.sym 37237 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 37238 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37239 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 37240 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 37241 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 37242 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 37245 bf_stage3_4_5.twid_mult.multiplier_Z.t[5]
.sym 37247 bf_stage1_3_7.twid_mult.multiplier_Z.p[3]
.sym 37251 bf_stage1_3_7.twid_mult.multiplier_Z.p[6]
.sym 37254 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 37255 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 37257 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37259 bf_stage1_3_7.twid_mult.multiplier_Z.p[4]
.sym 37260 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 37263 bf_stage1_3_7.twid_mult.multiplier_Z.p[5]
.sym 37267 bf_stage1_1_5.twid_mult.w_mult_r[11]
.sym 37268 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 37269 bf_stage1_5_7.w_e_re[1]
.sym 37270 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 37276 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 37277 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37278 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 37279 w_stage12_r7[1]
.sym 37280 w_stage12_r7[3]
.sym 37281 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 37283 bf_stage1_3_7.twid_mult.multiplier_Z.p[2]
.sym 37285 bf_stage1_5_7.w_neg_b_re[1]
.sym 37286 bf_stage1_3_7.twid_mult.multiplier_Z.t[1]
.sym 37287 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 37290 bf_stage1_3_7.twid_mult.multiplier_Z.p[0]
.sym 37291 w_stage12_r7[4]
.sym 37292 bf_stage1_3_7.twid_mult.multiplier_Z.p[1]
.sym 37300 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 37301 bf_stage1_3_7.twid_mult.multiplier_Z.t[2]
.sym 37305 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 37309 bf_stage1_3_7.twid_mult.multiplier_Z.p[1]
.sym 37310 bf_stage1_3_7.twid_mult.multiplier_Z.p[0]
.sym 37311 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 37312 bf_stage1_3_7.twid_mult.multiplier_Z.t[1]
.sym 37317 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 37318 bf_stage1_5_7.w_neg_b_re[1]
.sym 37321 w_stage12_r7[3]
.sym 37328 w_stage12_r7[4]
.sym 37333 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 37334 w_stage12_r7[1]
.sym 37335 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 37336 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 37339 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 37341 w_stage12_r7[1]
.sym 37342 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 37345 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 37346 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 37347 bf_stage1_5_7.w_neg_b_re[1]
.sym 37351 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37352 bf_stage1_3_7.twid_mult.multiplier_Z.t[2]
.sym 37353 bf_stage1_3_7.twid_mult.multiplier_Z.p[2]
.sym 37355 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 37356 CLK$SB_IO_IN_$glb_clk
.sym 37357 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O_$glb_sr
.sym 37358 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 37359 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 37360 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 37361 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 37362 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 37363 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[2]
.sym 37364 bf_stage3_0_1.twid_mult.multiplier_R.t[8]
.sym 37365 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 37370 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 37371 write_addr[2]
.sym 37372 stage_1_valid
.sym 37375 read_en
.sym 37376 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 37379 write_addr[5]
.sym 37381 write_addr[6]
.sym 37384 stage_2_valid
.sym 37392 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 37393 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 37401 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 37402 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 37403 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 37404 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 37411 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 37413 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 37414 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 37428 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 37431 $nextpnr_ICESTORM_LC_44$O
.sym 37434 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 37437 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 37440 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 37441 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 37443 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 37445 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 37447 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 37449 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 37451 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 37453 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 37455 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 37457 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 37459 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 37461 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 37463 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 37465 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 37467 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 37470 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 37471 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 37474 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 37477 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 37481 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 37482 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 37483 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 37484 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 37485 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 37486 bf_stage1_5_7.w_e_re[5]
.sym 37487 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I2[1]
.sym 37488 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 37494 bf_stage3_0_1.twid_mult.multiplier_R.t[8]
.sym 37495 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 37502 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 37505 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 37506 write_data[2]
.sym 37508 bf_stage1_5_7.w_e_re[5]
.sym 37510 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 37511 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 37512 w_stage12_i5[7]
.sym 37513 bf_stage3_0_1.twid_mult.multiplier_R.t[8]
.sym 37514 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 37515 w_stage12_i5[6]
.sym 37516 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 37524 bf_stage1_5_7.w_neg_b_re[2]
.sym 37525 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 37526 bf_stage1_5_7.w_neg_b_re[4]
.sym 37528 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 37529 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 37533 bf_stage1_5_7.w_neg_b_re[3]
.sym 37534 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 37536 bf_stage1_5_7.w_neg_b_re[6]
.sym 37537 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 37539 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 37540 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 37543 w_stage12_r7[1]
.sym 37544 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I2[1]
.sym 37552 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37556 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 37557 bf_stage1_5_7.w_neg_b_re[4]
.sym 37558 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37562 bf_stage1_5_7.w_neg_b_re[2]
.sym 37563 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 37564 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 37567 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 37568 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 37569 bf_stage1_5_7.w_neg_b_re[3]
.sym 37573 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 37575 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37576 bf_stage1_5_7.w_neg_b_re[4]
.sym 37579 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I2[1]
.sym 37580 bf_stage1_5_7.w_neg_b_re[6]
.sym 37581 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 37585 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 37587 w_stage12_r7[1]
.sym 37591 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 37593 bf_stage1_5_7.w_neg_b_re[3]
.sym 37594 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 37598 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I2[1]
.sym 37599 bf_stage1_5_7.w_neg_b_re[6]
.sym 37600 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 37605 bf_stage3_4_5.w_neg_b_re[1]
.sym 37606 bf_stage3_4_5.w_neg_b_re[2]
.sym 37607 bf_stage3_4_5.w_neg_b_re[3]
.sym 37608 bf_stage3_4_5.w_neg_b_re[4]
.sym 37609 bf_stage3_4_5.w_neg_b_re[5]
.sym 37610 bf_stage3_4_5.w_neg_b_re[6]
.sym 37611 bf_stage3_4_5.w_neg_b_re[7]
.sym 37619 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 37621 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[10]
.sym 37627 write_addr[1]
.sym 37630 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 37632 bf_stage1_5_7.w_e_re[7]
.sym 37634 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 37635 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 37636 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 37639 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 37648 bf_stage1_3_7.twid_mult.w_neg_z[13]
.sym 37650 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37651 bf_stage1_5_7.w_neg_b_re[7]
.sym 37653 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 37656 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 37657 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37658 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 37660 bf_stage1_3_7.twid_mult.w_mult_i[13]
.sym 37662 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 37665 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 37668 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 37669 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 37670 bf_stage3_4_5.w_neg_b_re[1]
.sym 37674 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 37675 w_stage12_i5[6]
.sym 37678 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 37679 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 37681 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 37684 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 37685 bf_stage3_4_5.w_neg_b_re[1]
.sym 37687 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 37690 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 37691 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 37696 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 37697 bf_stage1_3_7.twid_mult.w_mult_i[13]
.sym 37698 bf_stage1_3_7.twid_mult.w_neg_z[13]
.sym 37703 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37704 bf_stage1_5_7.w_neg_b_re[7]
.sym 37705 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37709 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 37710 w_stage12_i5[6]
.sym 37711 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 37715 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37716 bf_stage1_5_7.w_neg_b_re[7]
.sym 37717 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 37721 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 37722 w_stage12_i5[6]
.sym 37727 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 37728 write_data[3]
.sym 37729 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 37730 bf_stage3_4_5.w_e_re[8]
.sym 37731 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 37732 bf_stage3_4_5.w_e_re[3]
.sym 37733 bf_stage3_4_5.w_e_re[7]
.sym 37734 bf_stage3_4_5.w_e_re[2]
.sym 37748 bf_stage3_4_5.w_neg_b_re[1]
.sym 37749 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 37752 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 37753 bf_stage2_4_6.twid_mult.multiplier_Z.t[1]
.sym 37754 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 37755 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 37756 bf_stage1_5_7.w_e_re[8]
.sym 37757 bf_stage1_5_7.w_e_re[1]
.sym 37759 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 37760 bf_stage2_4_6.twid_mult.multiplier_Z.t[2]
.sym 37762 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 37768 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 37769 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 37770 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 37771 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 37773 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[4]
.sym 37775 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[1]
.sym 37777 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 37779 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 37780 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 37781 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[0]
.sym 37782 w_stage12_i5[7]
.sym 37783 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 37786 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 37791 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[5]
.sym 37797 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_I2_O[1]
.sym 37799 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 37801 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 37802 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 37804 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[5]
.sym 37808 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 37810 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 37814 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[1]
.sym 37815 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[0]
.sym 37816 w_stage12_i5[7]
.sym 37822 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 37825 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[0]
.sym 37826 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[1]
.sym 37828 w_stage12_i5[7]
.sym 37831 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[4]
.sym 37832 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 37833 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 37834 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_I2_O[1]
.sym 37837 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 37838 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 37839 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 37840 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 37845 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 37846 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 37847 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 37848 CLK$SB_IO_IN_$glb_clk
.sym 37850 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 37851 write_data[0]
.sym 37852 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 37853 bf_stage3_4_5.w_e_re[6]
.sym 37854 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 37855 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 37856 write_data[2]
.sym 37857 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 37860 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 37866 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 37870 write_data_SB_DFFESR_Q_E
.sym 37871 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 37872 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 37873 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 37874 bf_stage3_4_5.w_e_im[1]
.sym 37875 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 37876 bf_stage3_4_5.w_e_re[8]
.sym 37877 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 37880 bf_stage3_4_5.w_e_re[4]
.sym 37881 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 37882 bf_stage3_4_5.w_e_re[7]
.sym 37883 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_I2_O[1]
.sym 37891 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 37892 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 37893 bf_stage2_4_6.twid_mult.multiplier_Z.t[2]
.sym 37894 bf_stage3_4_5.w_neg_b_im[1]
.sym 37898 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 37899 bf_stage2_4_6.w_e_re[3]
.sym 37900 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 37902 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 37903 bf_stage1_5_7.w_neg_b_re[2]
.sym 37905 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 37906 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 37909 bf_stage3_4_5.w_e_im[6]
.sym 37910 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 37911 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 37913 bf_stage2_4_6.twid_mult.multiplier_Z.t[1]
.sym 37915 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 37916 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 37917 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 37918 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 37920 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 37924 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 37925 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 37926 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 37927 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 37930 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 37932 bf_stage1_5_7.w_neg_b_re[2]
.sym 37936 bf_stage2_4_6.twid_mult.multiplier_Z.t[1]
.sym 37937 bf_stage2_4_6.w_e_re[3]
.sym 37938 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 37939 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 37943 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 37949 bf_stage3_4_5.w_neg_b_im[1]
.sym 37950 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 37957 bf_stage3_4_5.w_e_im[6]
.sym 37960 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 37962 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 37963 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 37966 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 37967 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 37969 bf_stage2_4_6.twid_mult.multiplier_Z.t[2]
.sym 37970 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 37971 CLK$SB_IO_IN_$glb_clk
.sym 37974 bf_stage3_4_5.twid_mult.w_neg_y[1]
.sym 37975 bf_stage3_4_5.twid_mult.w_neg_y[2]
.sym 37976 bf_stage3_4_5.twid_mult.w_neg_y[3]
.sym 37977 bf_stage3_4_5.twid_mult.w_neg_y[4]
.sym 37978 bf_stage3_4_5.twid_mult.w_neg_y[5]
.sym 37979 bf_stage3_4_5.twid_mult.w_neg_y[6]
.sym 37980 bf_stage3_4_5.twid_mult.w_neg_y[7]
.sym 37986 write_data_SB_DFFESR_Q_E
.sym 37991 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 37993 write_data_SB_DFFESR_Q_E
.sym 37994 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 37998 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 37999 bf_stage3_4_5.w_e_re[6]
.sym 38000 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 38005 write_data[2]
.sym 38007 bf_stage3_4_5.w_e_re[1]
.sym 38008 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38014 bf_stage3_4_5.twid_mult.multiplier_Z.t[4]
.sym 38015 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38016 bf_stage3_4_5.w_e_re[5]
.sym 38017 bf_stage3_4_5.w_e_re[6]
.sym 38018 bf_stage3_4_5.w_e_im[1]
.sym 38022 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 38024 bf_stage3_4_5.w_neg_b_re[1]
.sym 38026 bf_stage3_4_5.w_neg_b_im[7]
.sym 38029 bf_stage3_4_5.w_e_im[4]
.sym 38030 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 38032 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 38035 bf_stage3_4_5.twid_mult.w_neg_y[5]
.sym 38036 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 38040 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38041 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 38042 bf_stage3_4_5.twid_mult.w_neg_y[4]
.sym 38043 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 38047 bf_stage3_4_5.w_e_im[4]
.sym 38053 bf_stage3_4_5.w_neg_b_re[1]
.sym 38055 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 38059 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 38060 bf_stage3_4_5.twid_mult.w_neg_y[5]
.sym 38062 bf_stage3_4_5.w_e_re[6]
.sym 38065 bf_stage3_4_5.w_e_re[6]
.sym 38066 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 38067 bf_stage3_4_5.twid_mult.w_neg_y[5]
.sym 38071 bf_stage3_4_5.w_e_im[1]
.sym 38077 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38078 bf_stage3_4_5.twid_mult.multiplier_Z.t[4]
.sym 38079 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38083 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 38084 bf_stage3_4_5.twid_mult.w_neg_y[4]
.sym 38085 bf_stage3_4_5.w_e_re[5]
.sym 38089 bf_stage3_4_5.w_neg_b_im[7]
.sym 38090 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 38092 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 38093 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 38094 CLK$SB_IO_IN_$glb_clk
.sym 38096 bf_stage3_4_5.twid_mult.w_neg_y[8]
.sym 38097 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[5]
.sym 38098 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38099 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 38100 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[3]
.sym 38101 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[4]
.sym 38102 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[10]
.sym 38103 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[6]
.sym 38108 bf_stage3_4_5.twid_mult.multiplier_Z.t[4]
.sym 38110 bf_stage3_4_5.twid_mult.multiplier_Z.t[5]
.sym 38112 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 38115 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38118 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 38124 bf_stage1_5_7.w_e_re[7]
.sym 38125 bf_stage3_4_5.twid_mult.multiplier_Z.t[9]
.sym 38129 bf_stage3_4_5.twid_mult.multiplier_Z.t[10]
.sym 38131 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 38140 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 38141 bf_stage3_4_5.twid_mult.w_neg_y[4]
.sym 38143 bf_stage3_4_5.twid_mult.w_neg_y[6]
.sym 38144 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 38147 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 38148 bf_stage3_4_5.w_e_re[8]
.sym 38152 bf_stage3_4_5.twid_mult.w_neg_y[7]
.sym 38154 bf_stage3_4_5.w_e_re[7]
.sym 38156 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 38164 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 38165 bf_stage3_4_5.w_e_re[5]
.sym 38170 bf_stage3_4_5.w_e_re[8]
.sym 38171 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 38172 bf_stage3_4_5.twid_mult.w_neg_y[7]
.sym 38176 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 38182 bf_stage3_4_5.twid_mult.w_neg_y[6]
.sym 38183 bf_stage3_4_5.w_e_re[7]
.sym 38185 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 38188 bf_stage3_4_5.w_e_re[5]
.sym 38189 bf_stage3_4_5.twid_mult.w_neg_y[4]
.sym 38190 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 38207 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 38208 bf_stage3_4_5.twid_mult.w_neg_y[6]
.sym 38209 bf_stage3_4_5.w_e_re[7]
.sym 38213 bf_stage3_4_5.w_e_re[8]
.sym 38214 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 38215 bf_stage3_4_5.twid_mult.w_neg_y[7]
.sym 38216 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 38217 CLK$SB_IO_IN_$glb_clk
.sym 38219 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 38220 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 38221 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[1]
.sym 38222 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[0]
.sym 38223 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 38224 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[2]
.sym 38225 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 38226 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 38230 bf_stage2_4_6.twid_mult.multiplier_Z.t[2]
.sym 38235 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[10]
.sym 38236 bf_stage3_4_5.twid_mult.multiplier_Z.t[1]
.sym 38240 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 38243 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38245 bf_stage2_4_6.twid_mult.multiplier_Z.t[1]
.sym 38246 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 38248 bf_stage2_4_6.twid_mult.multiplier_Z.t[2]
.sym 38251 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[10]
.sym 38253 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 38254 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 38260 bf_stage3_4_5.twid_mult.w_neg_y[8]
.sym 38262 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 38265 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38267 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38268 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 38271 bf_stage3_4_5.twid_mult.multiplier_Z.t[7]
.sym 38275 bf_stage3_4_5.twid_mult.multiplier_Z.t[12]
.sym 38276 bf_stage3_4_5.twid_mult.multiplier_Z.t[9]
.sym 38278 bf_stage3_4_5.twid_mult.multiplier_Z.t[10]
.sym 38282 bf_stage3_4_5.twid_mult.multiplier_Z.t[13]
.sym 38285 bf_stage3_4_5.twid_mult.multiplier_Z.t[8]
.sym 38287 bf_stage3_4_5.twid_mult.multiplier_Z.t[6]
.sym 38289 bf_stage3_4_5.twid_mult.multiplier_Z.t[11]
.sym 38293 bf_stage3_4_5.twid_mult.w_neg_y[8]
.sym 38294 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38295 bf_stage3_4_5.twid_mult.multiplier_Z.t[8]
.sym 38296 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38299 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38300 bf_stage3_4_5.twid_mult.w_neg_y[8]
.sym 38301 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38302 bf_stage3_4_5.twid_mult.multiplier_Z.t[7]
.sym 38305 bf_stage3_4_5.twid_mult.w_neg_y[8]
.sym 38306 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38307 bf_stage3_4_5.twid_mult.multiplier_Z.t[9]
.sym 38308 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38311 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38312 bf_stage3_4_5.twid_mult.multiplier_Z.t[6]
.sym 38313 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 38317 bf_stage3_4_5.twid_mult.w_neg_y[8]
.sym 38318 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38319 bf_stage3_4_5.twid_mult.multiplier_Z.t[13]
.sym 38320 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38323 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38324 bf_stage3_4_5.twid_mult.w_neg_y[8]
.sym 38325 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38326 bf_stage3_4_5.twid_mult.multiplier_Z.t[10]
.sym 38329 bf_stage3_4_5.twid_mult.multiplier_Z.t[12]
.sym 38330 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38331 bf_stage3_4_5.twid_mult.w_neg_y[8]
.sym 38332 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38335 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38336 bf_stage3_4_5.twid_mult.w_neg_y[8]
.sym 38337 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38338 bf_stage3_4_5.twid_mult.multiplier_Z.t[11]
.sym 38339 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 38340 CLK$SB_IO_IN_$glb_clk
.sym 38342 bf_stage3_4_5.twid_mult.multiplier_Z.p[11]
.sym 38343 bf_stage3_4_5.twid_mult.multiplier_Z.p[13]
.sym 38344 bf_stage3_4_5.twid_mult.multiplier_Z.p[14]
.sym 38345 bf_stage3_4_5.twid_mult.multiplier_Z.p[12]
.sym 38346 bf_stage3_4_5.twid_mult.multiplier_Z.p[10]
.sym 38347 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38348 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 38349 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38352 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 38353 bf_stage2_4_6.twid_mult.multiplier_Z.p[5]
.sym 38356 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 38369 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 38370 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 38371 bf_stage3_4_5.twid_mult.multiplier_Z.t[4]
.sym 38373 bf_stage3_4_5.twid_mult.multiplier_Z.t[6]
.sym 38375 bf_stage3_4_5.twid_mult.multiplier_Z.t[3]
.sym 38377 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 38388 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 38394 bf_stage3_4_5.twid_mult.multiplier_I.count[3]
.sym 38396 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 38400 bf_stage3_4_5.twid_mult.multiplier_I.count[1]
.sym 38401 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 38403 bf_stage3_4_5.twid_mult.multiplier_I.count[4]
.sym 38405 bf_stage3_4_5.twid_mult.multiplier_I.count[0]
.sym 38409 bf_stage3_4_5.twid_mult.multiplier_I.count[2]
.sym 38413 bf_stage3_4_5.twid_mult.multiplier_I.count[0]
.sym 38415 $nextpnr_ICESTORM_LC_71$O
.sym 38417 bf_stage3_4_5.twid_mult.multiplier_I.count[0]
.sym 38421 bf_stage3_4_5.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 38424 bf_stage3_4_5.twid_mult.multiplier_I.count[1]
.sym 38425 bf_stage3_4_5.twid_mult.multiplier_I.count[0]
.sym 38427 bf_stage3_4_5.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 38429 bf_stage3_4_5.twid_mult.multiplier_I.count[2]
.sym 38431 bf_stage3_4_5.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 38433 bf_stage3_4_5.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 38435 bf_stage3_4_5.twid_mult.multiplier_I.count[3]
.sym 38437 bf_stage3_4_5.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 38440 bf_stage3_4_5.twid_mult.multiplier_I.count[4]
.sym 38443 bf_stage3_4_5.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 38446 bf_stage3_4_5.twid_mult.multiplier_I.count[1]
.sym 38447 bf_stage3_4_5.twid_mult.multiplier_I.count[3]
.sym 38448 bf_stage3_4_5.twid_mult.multiplier_I.count[2]
.sym 38453 bf_stage3_4_5.twid_mult.multiplier_I.count[0]
.sym 38458 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 38459 bf_stage3_4_5.twid_mult.multiplier_I.count[4]
.sym 38460 bf_stage3_4_5.twid_mult.multiplier_I.count[0]
.sym 38462 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 38463 CLK$SB_IO_IN_$glb_clk
.sym 38464 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 38465 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 38466 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 38467 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 38468 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 38469 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 38470 bf_stage3_4_5.twid_mult.multiplier_I.state[0]
.sym 38471 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 38472 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 38477 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 38483 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 38487 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 38490 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 38493 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 38494 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38495 bf_stage3_4_5.twid_mult.multiplier_Z.t[1]
.sym 38498 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 38500 bf_stage2_4_6.twid_mult.multiplier_Z.p[0]
.sym 38507 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38508 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 38509 bf_stage3_4_5.twid_mult.multiplier_Z.t[2]
.sym 38510 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38512 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 38515 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38516 bf_stage3_4_5.twid_mult.multiplier_Z.t[3]
.sym 38517 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 38524 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 38525 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 38529 bf_stage3_4_5.twid_mult.multiplier_Z.t[1]
.sym 38532 bf_stage3_4_5.twid_mult.multiplier_Z.t[5]
.sym 38539 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 38541 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38542 bf_stage3_4_5.twid_mult.multiplier_Z.t[3]
.sym 38545 bf_stage3_4_5.twid_mult.multiplier_Z.t[5]
.sym 38546 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38547 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38551 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38553 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38554 bf_stage3_4_5.twid_mult.multiplier_Z.t[2]
.sym 38558 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38559 bf_stage3_4_5.twid_mult.multiplier_Z.t[1]
.sym 38560 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 38581 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 38582 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 38584 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38585 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 38586 CLK$SB_IO_IN_$glb_clk
.sym 38590 bf_stage2_4_6.twid_mult.w_mult_z[2]
.sym 38591 bf_stage2_4_6.twid_mult.w_mult_z[1]
.sym 38592 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 38593 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38595 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 38602 bf_stage3_4_5.twid_mult.multiplier_Z.t[8]
.sym 38605 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 38607 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 38608 bf_stage3_4_5.twid_mult.multiplier_Z.p[9]
.sym 38612 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 38616 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 38620 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 38622 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 38629 bf_stage2_4_6.twid_mult.w_mult_r[0]
.sym 38632 bf_stage2_4_6.twid_mult.w_mult_z[0]
.sym 38634 stage_1_valid
.sym 38640 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 38642 bf_stage2_4_6.twid_mult.multiplier_R.p[1]
.sym 38648 bf_stage2_4_6.twid_mult.w_mult_z[1]
.sym 38651 bf_stage2_4_6.twid_mult.multiplier_R.p[0]
.sym 38652 bf_stage2_4_6.twid_mult.w_mult_r[2]
.sym 38654 bf_stage2_4_6.twid_mult.w_mult_r[1]
.sym 38655 bf_stage2_4_6.twid_mult.w_mult_z[2]
.sym 38656 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 38657 bf_stage2_4_6.twid_mult.multiplier_R.p[2]
.sym 38660 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38664 bf_stage2_4_6.twid_mult.multiplier_R.p[0]
.sym 38669 bf_stage2_4_6.twid_mult.multiplier_R.p[1]
.sym 38674 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 38675 bf_stage2_4_6.twid_mult.w_mult_z[2]
.sym 38677 bf_stage2_4_6.twid_mult.w_mult_r[2]
.sym 38680 bf_stage2_4_6.twid_mult.w_mult_z[0]
.sym 38681 bf_stage2_4_6.twid_mult.w_mult_r[0]
.sym 38682 bf_stage2_4_6.twid_mult.w_mult_z[1]
.sym 38683 bf_stage2_4_6.twid_mult.w_mult_r[1]
.sym 38686 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38689 stage_1_valid
.sym 38704 bf_stage2_4_6.twid_mult.multiplier_R.p[2]
.sym 38708 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 38709 CLK$SB_IO_IN_$glb_clk
.sym 38711 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 38712 bf_stage2_4_6.twid_mult.w_mult_i[1]
.sym 38713 bf_stage2_4_6.twid_mult.w_mult_i[5]
.sym 38714 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 38715 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 38716 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 38717 bf_stage2_4_6.twid_mult.w_mult_i[6]
.sym 38718 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 38725 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 38730 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 38733 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 38735 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 38736 bf_stage2_4_6.twid_mult.w_mult_z[7]
.sym 38737 bf_stage2_4_6.twid_mult.multiplier_Z.t[1]
.sym 38738 bf_stage2_4_6.twid_mult.multiplier_I.p[1]
.sym 38740 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 38741 bf_stage2_4_6.twid_mult.multiplier_Z.t[2]
.sym 38746 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 38752 bf_stage2_4_6.twid_mult.multiplier_Z.p[3]
.sym 38754 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 38757 bf_stage2_4_6.twid_mult.multiplier_Z.p[4]
.sym 38761 bf_stage2_4_6.twid_mult.w_mult_z[4]
.sym 38765 bf_stage2_4_6.twid_mult.w_mult_z[5]
.sym 38767 bf_stage2_4_6.twid_mult.w_mult_z[6]
.sym 38768 bf_stage2_4_6.twid_mult.multiplier_Z.p[5]
.sym 38770 bf_stage2_4_6.twid_mult.multiplier_Z.p[0]
.sym 38776 bf_stage2_4_6.twid_mult.multiplier_Z.p[6]
.sym 38787 bf_stage2_4_6.twid_mult.w_mult_z[4]
.sym 38793 bf_stage2_4_6.twid_mult.multiplier_Z.p[4]
.sym 38799 bf_stage2_4_6.twid_mult.multiplier_Z.p[3]
.sym 38806 bf_stage2_4_6.twid_mult.multiplier_Z.p[0]
.sym 38811 bf_stage2_4_6.twid_mult.w_mult_z[6]
.sym 38816 bf_stage2_4_6.twid_mult.multiplier_Z.p[5]
.sym 38823 bf_stage2_4_6.twid_mult.w_mult_z[5]
.sym 38827 bf_stage2_4_6.twid_mult.multiplier_Z.p[6]
.sym 38831 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 38832 CLK$SB_IO_IN_$glb_clk
.sym 38834 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 38835 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 38836 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 38837 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_I0[1]
.sym 38838 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 38839 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 38840 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 38841 bf_stage2_4_6.twid_mult.multiplier_Z.t[1]
.sym 38846 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 38853 bf_stage2_4_6.twid_mult.multiplier_Z.p[4]
.sym 38856 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 38858 bf_stage2_4_6.twid_mult.multiplier_I.p[6]
.sym 38859 bf_stage2_4_6.twid_mult.w_mult_r[8]
.sym 38861 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 38865 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 38866 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 38869 bf_stage2_4_6.twid_mult.w_mult_i[4]
.sym 38876 bf_stage2_4_6.twid_mult.w_mult_z[4]
.sym 38877 bf_stage2_4_6.twid_mult.w_mult_z[3]
.sym 38881 bf_stage2_4_6.twid_mult.w_mult_r[3]
.sym 38882 bf_stage2_4_6.twid_mult.w_mult_r[4]
.sym 38883 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 38884 bf_stage2_4_6.twid_mult.w_mult_z[4]
.sym 38885 bf_stage2_4_6.twid_mult.w_mult_r[6]
.sym 38886 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 38887 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 38888 bf_stage2_4_6.twid_mult.w_mult_z[5]
.sym 38890 bf_stage2_4_6.twid_mult.w_mult_z[6]
.sym 38891 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 38892 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 38895 bf_stage2_4_6.twid_mult.multiplier_R.p[5]
.sym 38896 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 38898 bf_stage2_4_6.twid_mult.w_mult_r[5]
.sym 38901 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 38902 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 38903 bf_stage2_4_6.twid_mult.multiplier_R.p[3]
.sym 38906 bf_stage2_4_6.twid_mult.w_mult_r[5]
.sym 38908 bf_stage2_4_6.twid_mult.w_mult_z[6]
.sym 38909 bf_stage2_4_6.twid_mult.w_mult_r[5]
.sym 38910 bf_stage2_4_6.twid_mult.w_mult_z[5]
.sym 38911 bf_stage2_4_6.twid_mult.w_mult_r[6]
.sym 38914 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 38920 bf_stage2_4_6.twid_mult.w_mult_r[5]
.sym 38921 bf_stage2_4_6.twid_mult.w_mult_z[4]
.sym 38922 bf_stage2_4_6.twid_mult.w_mult_z[5]
.sym 38923 bf_stage2_4_6.twid_mult.w_mult_r[4]
.sym 38926 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 38927 bf_stage2_4_6.twid_mult.w_mult_z[6]
.sym 38928 bf_stage2_4_6.twid_mult.w_mult_r[6]
.sym 38929 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 38932 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 38933 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 38934 bf_stage2_4_6.twid_mult.w_mult_z[4]
.sym 38935 bf_stage2_4_6.twid_mult.w_mult_r[4]
.sym 38938 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 38939 bf_stage2_4_6.twid_mult.w_mult_z[3]
.sym 38940 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 38941 bf_stage2_4_6.twid_mult.w_mult_r[3]
.sym 38947 bf_stage2_4_6.twid_mult.multiplier_R.p[3]
.sym 38951 bf_stage2_4_6.twid_mult.multiplier_R.p[5]
.sym 38954 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 38955 CLK$SB_IO_IN_$glb_clk
.sym 38957 bf_stage2_4_6.twid_mult.w_mult_z[7]
.sym 38958 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38959 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 38960 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 38961 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38962 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 38963 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 38964 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 38970 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 38973 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 38977 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 38979 bf_stage2_4_6.twid_mult.w_mult_z[14]
.sym 38980 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[2]
.sym 38981 bf_stage2_4_6.twid_mult.w_mult_i[3]
.sym 38983 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 38985 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 38986 bf_stage2_4_6.twid_mult.w_mult_z[14]
.sym 38987 bf_stage2_4_6.twid_mult.multiplier_Z.p[0]
.sym 38989 bf_stage2_4_6.twid_mult.multiplier_Z.p[13]
.sym 38990 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 38992 bf_stage2_4_6.twid_mult.multiplier_Z.p[14]
.sym 39001 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 39002 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39006 bf_stage2_4_6.twid_mult.multiplier_Z.p[6]
.sym 39007 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 39009 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39011 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39015 bf_stage2_4_6.twid_mult.multiplier_R.p[7]
.sym 39017 bf_stage2_4_6.twid_mult.multiplier_R.p[6]
.sym 39018 bf_stage2_4_6.twid_mult.multiplier_Z.p[5]
.sym 39020 bf_stage2_4_6.twid_mult.multiplier_Z.t[6]
.sym 39021 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 39022 bf_stage2_4_6.twid_mult.multiplier_Z.p[4]
.sym 39023 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39025 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 39026 bf_stage2_4_6.twid_mult.multiplier_Z.p[3]
.sym 39027 bf_stage2_4_6.twid_mult.multiplier_R.p[4]
.sym 39028 bf_stage2_4_6.twid_mult.multiplier_R.p[8]
.sym 39031 bf_stage2_4_6.twid_mult.multiplier_Z.t[6]
.sym 39033 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39034 bf_stage2_4_6.twid_mult.multiplier_Z.p[6]
.sym 39039 bf_stage2_4_6.twid_mult.multiplier_R.p[7]
.sym 39046 bf_stage2_4_6.twid_mult.multiplier_R.p[6]
.sym 39049 bf_stage2_4_6.twid_mult.multiplier_Z.p[3]
.sym 39051 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 39052 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39055 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39056 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 39057 bf_stage2_4_6.twid_mult.multiplier_Z.p[5]
.sym 39062 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39063 bf_stage2_4_6.twid_mult.multiplier_Z.p[4]
.sym 39064 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 39070 bf_stage2_4_6.twid_mult.multiplier_R.p[8]
.sym 39076 bf_stage2_4_6.twid_mult.multiplier_R.p[4]
.sym 39077 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 39078 CLK$SB_IO_IN_$glb_clk
.sym 39080 bf_stage2_4_6.twid_mult.w_mult_i[0]
.sym 39081 bf_stage2_4_6.twid_mult.w_mult_i[14]
.sym 39082 bf_stage2_4_6.twid_mult.w_mult_i[7]
.sym 39083 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 39084 bf_stage2_4_6.twid_mult.w_mult_i[8]
.sym 39085 bf_stage2_4_6.twid_mult.w_mult_i[4]
.sym 39086 bf_stage2_4_6.twid_mult.w_mult_i[3]
.sym 39087 bf_stage2_4_6.twid_mult.w_mult_i[2]
.sym 39092 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 39095 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 39097 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 39098 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 39099 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 39100 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 39102 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39103 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 39123 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 39149 bf_stage2_4_6.twid_mult.multiplier_Z.p[13]
.sym 39152 bf_stage2_4_6.twid_mult.multiplier_Z.p[14]
.sym 39154 bf_stage2_4_6.twid_mult.multiplier_Z.p[14]
.sym 39179 bf_stage2_4_6.twid_mult.multiplier_Z.p[13]
.sym 39200 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 39201 CLK$SB_IO_IN_$glb_clk
.sym 39205 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39206 bf_stage2_4_6.twid_mult.multiplier_I.p[14]
.sym 39207 bf_stage2_4_6.twid_mult.multiplier_I.p[5]
.sym 39209 bf_stage2_4_6.twid_mult.multiplier_I.p[4]
.sym 39210 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39215 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 39216 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 39219 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 39220 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 39225 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 39227 bf_stage2_4_6.twid_mult.multiplier_I.p[2]
.sym 39230 bf_stage2_4_6.twid_mult.multiplier_I.p[3]
.sym 39231 bf_stage2_4_6.twid_mult.multiplier_I.t[0]
.sym 39232 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 39234 bf_stage2_4_6.twid_mult.multiplier_I.p[8]
.sym 39237 bf_stage2_4_6.twid_mult.multiplier_I.p[1]
.sym 39238 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 39255 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 39269 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 39315 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 39323 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 39324 CLK$SB_IO_IN_$glb_clk
.sym 39326 bf_stage2_4_6.twid_mult.multiplier_I.t[6]
.sym 39327 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39328 bf_stage2_4_6.twid_mult.multiplier_I.t[3]
.sym 39329 bf_stage2_4_6.twid_mult.multiplier_I.t[8]
.sym 39330 bf_stage2_4_6.twid_mult.multiplier_I.t[5]
.sym 39331 bf_stage2_4_6.twid_mult.multiplier_I.t[7]
.sym 39333 bf_stage2_4_6.twid_mult.multiplier_I.t[4]
.sym 39350 bf_stage2_4_6.twid_mult.multiplier_I.p[6]
.sym 39351 bf_stage2_4_6.twid_mult.multiplier_I.p[0]
.sym 39378 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 39380 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 39381 bf_stage2_4_6.twid_mult.multiplier_I.t[0]
.sym 39394 bf_stage2_4_6.twid_mult.multiplier_I.t[1]
.sym 39420 bf_stage2_4_6.twid_mult.multiplier_I.t[0]
.sym 39433 bf_stage2_4_6.twid_mult.multiplier_I.t[1]
.sym 39446 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 39447 CLK$SB_IO_IN_$glb_clk
.sym 39448 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 39449 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39450 bf_stage2_4_6.twid_mult.multiplier_I.p[3]
.sym 39451 bf_stage2_4_6.twid_mult.multiplier_I.p[7]
.sym 39452 bf_stage2_4_6.twid_mult.multiplier_I.p[8]
.sym 39453 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39454 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39455 bf_stage2_4_6.twid_mult.multiplier_I.p[6]
.sym 39456 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39462 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 39478 bf_stage2_4_6.twid_mult.multiplier_Z.p[0]
.sym 39482 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 39493 bf_stage2_4_6.twid_mult.multiplier_I.t[1]
.sym 39495 bf_stage2_4_6.twid_mult.multiplier_I.t[2]
.sym 39503 bf_stage2_4_6.twid_mult.multiplier_I.t[0]
.sym 39506 bf_stage2_4_6.twid_mult.multiplier_I.p[2]
.sym 39508 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 39511 bf_stage2_4_6.twid_mult.multiplier_I.p[1]
.sym 39512 bf_stage2_4_6.twid_mult.multiplier_I.p[0]
.sym 39517 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39519 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 39523 bf_stage2_4_6.twid_mult.multiplier_I.p[2]
.sym 39524 bf_stage2_4_6.twid_mult.multiplier_I.t[2]
.sym 39525 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39541 bf_stage2_4_6.twid_mult.multiplier_I.p[1]
.sym 39542 bf_stage2_4_6.twid_mult.multiplier_I.p[0]
.sym 39543 bf_stage2_4_6.twid_mult.multiplier_I.t[1]
.sym 39544 bf_stage2_4_6.twid_mult.multiplier_I.t[0]
.sym 39553 bf_stage2_4_6.twid_mult.multiplier_I.t[1]
.sym 39554 bf_stage2_4_6.twid_mult.multiplier_I.p[0]
.sym 39555 bf_stage2_4_6.twid_mult.multiplier_I.p[1]
.sym 39556 bf_stage2_4_6.twid_mult.multiplier_I.t[0]
.sym 39559 bf_stage2_4_6.twid_mult.multiplier_I.t[0]
.sym 39561 bf_stage2_4_6.twid_mult.multiplier_I.p[0]
.sym 39569 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 39570 CLK$SB_IO_IN_$glb_clk
.sym 39571 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 39574 bf_stage2_4_6.twid_mult.multiplier_R.p[14]
.sym 39577 bf_stage2_4_6.twid_mult.multiplier_R.p[13]
.sym 39579 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39601 bf_stage2_4_6.twid_mult.multiplier_R.t[14]
.sym 39618 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 39620 bf_stage2_4_6.twid_mult.multiplier_Z.t[9]
.sym 39622 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 39624 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 39626 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 39636 bf_stage2_4_6.twid_mult.multiplier_Z.t[10]
.sym 39641 bf_stage2_4_6.twid_mult.multiplier_Z.t[11]
.sym 39664 bf_stage2_4_6.twid_mult.multiplier_Z.t[11]
.sym 39665 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 39666 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 39667 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 39670 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 39671 bf_stage2_4_6.twid_mult.multiplier_Z.t[10]
.sym 39672 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 39673 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 39688 bf_stage2_4_6.twid_mult.multiplier_Z.t[9]
.sym 39689 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 39690 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 39691 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 39692 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 39693 CLK$SB_IO_IN_$glb_clk
.sym 39695 bf_stage2_4_6.twid_mult.multiplier_Z.p[1]
.sym 39697 bf_stage2_4_6.twid_mult.multiplier_Z.p[0]
.sym 39698 bf_stage2_4_6.twid_mult.multiplier_Z.p[12]
.sym 39700 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39703 bf_stage2_4_6.twid_mult.multiplier_Z.t[2]
.sym 39717 bf_stage2_4_6.twid_mult.multiplier_Z.t[11]
.sym 39736 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 39739 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 39742 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39746 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39747 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 39749 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 39752 bf_stage2_4_6.twid_mult.multiplier_Z.p[5]
.sym 39762 bf_stage2_4_6.twid_mult.multiplier_Z.p[4]
.sym 39769 bf_stage2_4_6.twid_mult.multiplier_Z.p[5]
.sym 39770 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39772 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 39781 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39783 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 39784 bf_stage2_4_6.twid_mult.multiplier_Z.p[4]
.sym 39815 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 39816 CLK$SB_IO_IN_$glb_clk
.sym 39817 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 40164 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[1]
.sym 40165 bf_stage1_1_5.twid_mult.multiplier_Z.p[5]
.sym 40166 bf_stage1_1_5.twid_mult.multiplier_Z.p[4]
.sym 40167 bf_stage1_1_5.twid_mult.multiplier_Z.p[12]
.sym 40168 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40169 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40170 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_I3[2]
.sym 40171 bf_stage1_1_5.twid_mult.multiplier_Z.p[11]
.sym 40179 bf_stage1_3_7.twid_mult.multiplier_Z.t[11]
.sym 40180 bf_stage1_1_5.twid_mult.multiplier_Z.p[3]
.sym 40187 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 40208 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 40209 bf_stage1_3_7.twid_mult.multiplier_Z.count[3]
.sym 40219 bf_stage1_3_7.twid_mult.multiplier_Z.count[1]
.sym 40224 bf_stage1_3_7.twid_mult.multiplier_Z.count[2]
.sym 40226 bf_stage1_3_7.twid_mult.multiplier_Z.count[4]
.sym 40237 bf_stage1_3_7.twid_mult.multiplier_Z.count[0]
.sym 40238 $nextpnr_ICESTORM_LC_9$O
.sym 40241 bf_stage1_3_7.twid_mult.multiplier_Z.count[0]
.sym 40244 bf_stage1_3_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 40246 bf_stage1_3_7.twid_mult.multiplier_Z.count[1]
.sym 40250 bf_stage1_3_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 40253 bf_stage1_3_7.twid_mult.multiplier_Z.count[2]
.sym 40254 bf_stage1_3_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 40256 bf_stage1_3_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 40259 bf_stage1_3_7.twid_mult.multiplier_Z.count[3]
.sym 40260 bf_stage1_3_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 40265 bf_stage1_3_7.twid_mult.multiplier_Z.count[4]
.sym 40266 bf_stage1_3_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 40270 bf_stage1_3_7.twid_mult.multiplier_Z.count[0]
.sym 40272 bf_stage1_3_7.twid_mult.multiplier_Z.count[1]
.sym 40284 bf_stage1_3_7.twid_mult.multiplier_Z.count[0]
.sym 40285 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 40286 CLK$SB_IO_IN_$glb_clk
.sym 40287 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O_$glb_sr
.sym 40292 bf_stage3_0_1.twid_mult.multiplier_R.t[5]
.sym 40293 bf_stage3_0_1.twid_mult.multiplier_R.t[4]
.sym 40295 bf_stage3_0_1.twid_mult.multiplier_R.t[3]
.sym 40296 bf_stage3_0_1.twid_mult.multiplier_R.t[1]
.sym 40297 bf_stage3_0_1.twid_mult.multiplier_R.t[6]
.sym 40298 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40299 bf_stage3_0_1.twid_mult.multiplier_R.t[2]
.sym 40306 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 40308 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 40310 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 40312 bf_stage1_3_7.twid_mult.multiplier_Z.count[3]
.sym 40331 bf_stage1_1_5.twid_mult.multiplier_Z.p[12]
.sym 40334 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40335 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40337 bf_stage1_1_5.twid_mult.multiplier_Z.t[12]
.sym 40340 bf_stage1_1_5.twid_mult.multiplier_Z.p[11]
.sym 40342 bf_stage1_1_5.twid_mult.multiplier_Z.t[11]
.sym 40345 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40347 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O
.sym 40348 bf_stage1_3_7.twid_mult.multiplier_Z.t[9]
.sym 40371 $PACKER_GND_NET
.sym 40373 bf_stage1_1_5.twid_mult.multiplier_Z.t[6]
.sym 40376 bf_stage1_1_5.twid_mult.multiplier_Z.t[3]
.sym 40378 bf_stage1_1_5.twid_mult.multiplier_Z.t[2]
.sym 40379 bf_stage1_1_5.twid_mult.multiplier_Z.t[1]
.sym 40382 bf_stage1_1_5.twid_mult.multiplier_Z.t[4]
.sym 40396 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 40398 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 40399 bf_stage1_1_5.twid_mult.multiplier_Z.t[5]
.sym 40410 bf_stage1_1_5.twid_mult.multiplier_Z.t[1]
.sym 40416 $PACKER_GND_NET
.sym 40421 bf_stage1_1_5.twid_mult.multiplier_Z.t[6]
.sym 40427 bf_stage1_1_5.twid_mult.multiplier_Z.t[5]
.sym 40432 bf_stage1_1_5.twid_mult.multiplier_Z.t[3]
.sym 40440 bf_stage1_1_5.twid_mult.multiplier_Z.t[4]
.sym 40445 bf_stage1_1_5.twid_mult.multiplier_Z.t[2]
.sym 40448 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 40449 CLK$SB_IO_IN_$glb_clk
.sym 40450 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 40451 bf_stage1_1_5.twid_mult.multiplier_Z.t[13]
.sym 40452 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40453 bf_stage1_1_5.twid_mult.multiplier_Z.t[12]
.sym 40454 bf_stage1_1_5.twid_mult.multiplier_Z.t[8]
.sym 40455 bf_stage1_1_5.twid_mult.multiplier_Z.t[11]
.sym 40456 bf_stage1_1_5.twid_mult.multiplier_Z.t[14]
.sym 40457 bf_stage1_1_5.twid_mult.multiplier_Z.t[9]
.sym 40458 bf_stage1_1_5.twid_mult.multiplier_Z.t[10]
.sym 40460 stage_2_valid
.sym 40461 stage_2_valid
.sym 40466 bf_stage3_0_1.twid_mult.multiplier_R.t[3]
.sym 40473 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 40476 bf_stage1_1_5.twid_mult.multiplier_Z.t[1]
.sym 40478 bf_stage1_1_5.twid_mult.multiplier_Z.t[14]
.sym 40483 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40484 bf_stage1_1_5.twid_mult.multiplier_Z.t[13]
.sym 40485 bf_stage3_0_1.twid_mult.multiplier_R.t[2]
.sym 40486 bf_stage1_3_7.twid_mult.multiplier_Z.t[12]
.sym 40492 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 40496 PIN_1$SB_IO_OUT
.sym 40501 bf_stage1_1_5.twid_mult.multiplier_Z.t[2]
.sym 40502 bf_stage1_1_5.twid_mult.multiplier_Z.t[1]
.sym 40505 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40507 bf_stage1_1_5.twid_mult.multiplier_Z.t[3]
.sym 40512 bf_stage1_1_5.twid_mult.multiplier_Z.p[3]
.sym 40514 bf_stage1_1_5.twid_mult.multiplier_Z.p[1]
.sym 40518 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40519 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40520 bf_stage1_1_5.twid_mult.multiplier_Z.p[2]
.sym 40521 bf_stage1_1_5.twid_mult.multiplier_R.p[7]
.sym 40522 bf_stage1_1_5.twid_mult.multiplier_Z.p[10]
.sym 40523 bf_stage1_1_5.twid_mult.multiplier_Z.t[10]
.sym 40525 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40527 bf_stage1_1_5.twid_mult.multiplier_Z.t[10]
.sym 40528 bf_stage1_1_5.twid_mult.multiplier_Z.p[10]
.sym 40537 bf_stage1_1_5.twid_mult.multiplier_Z.p[1]
.sym 40538 bf_stage1_1_5.twid_mult.multiplier_Z.p[2]
.sym 40539 bf_stage1_1_5.twid_mult.multiplier_Z.t[2]
.sym 40540 bf_stage1_1_5.twid_mult.multiplier_Z.t[1]
.sym 40551 bf_stage1_1_5.twid_mult.multiplier_R.p[7]
.sym 40556 bf_stage1_1_5.twid_mult.multiplier_Z.p[3]
.sym 40557 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40558 bf_stage1_1_5.twid_mult.multiplier_Z.t[3]
.sym 40561 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 40563 PIN_1$SB_IO_OUT
.sym 40571 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40572 CLK$SB_IO_IN_$glb_clk
.sym 40574 bf_stage1_3_7.twid_mult.multiplier_Z.t[7]
.sym 40575 bf_stage1_3_7.twid_mult.multiplier_Z.t[4]
.sym 40576 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40577 bf_stage1_3_7.twid_mult.multiplier_Z.t[14]
.sym 40578 bf_stage1_3_7.twid_mult.multiplier_Z.t[13]
.sym 40579 bf_stage1_3_7.twid_mult.multiplier_Z.t[6]
.sym 40580 bf_stage1_3_7.twid_mult.multiplier_Z.t[5]
.sym 40581 bf_stage1_3_7.twid_mult.multiplier_Z.t[3]
.sym 40590 stage_1_valid
.sym 40598 bf_stage3_0_1.twid_mult.multiplier_Z.t[7]
.sym 40600 bf_stage1_1_5.twid_mult.multiplier_Z.t[8]
.sym 40603 bf_stage3_0_1.twid_mult.multiplier_R.t[6]
.sym 40604 bf_stage1_1_5.twid_mult.multiplier_Z.p[12]
.sym 40606 bf_stage1_1_5.twid_mult.multiplier_Z.t[9]
.sym 40608 bf_stage1_1_5.twid_mult.multiplier_Z.t[10]
.sym 40615 bf_stage1_3_7.twid_mult.multiplier_Z.t[10]
.sym 40616 bf_stage1_3_7.twid_mult.multiplier_Z.t[9]
.sym 40624 bf_stage1_1_5.twid_mult.multiplier_Z.p[9]
.sym 40626 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 40628 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 40629 bf_stage1_1_5.twid_mult.multiplier_Z.t[9]
.sym 40631 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40638 bf_stage1_3_7.twid_mult.multiplier_Z.t[1]
.sym 40639 bf_stage1_3_7.twid_mult.multiplier_Z.t[7]
.sym 40643 bf_stage1_3_7.twid_mult.multiplier_Z.t[11]
.sym 40645 bf_stage1_3_7.twid_mult.multiplier_Z.t[8]
.sym 40649 bf_stage1_3_7.twid_mult.multiplier_Z.t[9]
.sym 40654 bf_stage1_3_7.twid_mult.multiplier_Z.t[8]
.sym 40663 bf_stage1_3_7.twid_mult.multiplier_Z.t[1]
.sym 40668 bf_stage1_3_7.twid_mult.multiplier_Z.t[11]
.sym 40674 bf_stage1_3_7.twid_mult.multiplier_Z.t[10]
.sym 40679 bf_stage1_1_5.twid_mult.multiplier_Z.p[9]
.sym 40680 bf_stage1_1_5.twid_mult.multiplier_Z.t[9]
.sym 40681 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40687 bf_stage1_3_7.twid_mult.multiplier_Z.t[7]
.sym 40691 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 40694 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 40695 CLK$SB_IO_IN_$glb_clk
.sym 40696 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O_$glb_sr
.sym 40697 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40698 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40699 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40702 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40703 bf_stage3_0_1.twid_mult.multiplier_Z.t[7]
.sym 40708 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 40713 bf_stage1_3_7.twid_mult.multiplier_Z.t[9]
.sym 40714 bf_stage1_3_7.twid_mult.multiplier_Z.t[3]
.sym 40716 bf_stage1_3_7.twid_mult.multiplier_Z.t[7]
.sym 40729 bf_stage1_1_5.twid_mult.multiplier_Z.p[11]
.sym 40730 bf_stage1_3_7.twid_mult.multiplier_Z.t[8]
.sym 40732 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40738 bf_stage1_1_5.twid_mult.multiplier_Z.p[14]
.sym 40740 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40741 bf_stage1_1_5.twid_mult.multiplier_Z.t[3]
.sym 40742 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 40743 bf_stage1_1_5.twid_mult.multiplier_Z.p[8]
.sym 40745 bf_stage1_1_5.twid_mult.multiplier_Z.t[2]
.sym 40746 bf_stage1_1_5.twid_mult.multiplier_Z.t[1]
.sym 40747 bf_stage1_1_5.twid_mult.multiplier_Z.p[9]
.sym 40748 bf_stage1_1_5.twid_mult.multiplier_Z.t[14]
.sym 40749 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 40750 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40751 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40752 bf_stage1_1_5.twid_mult.multiplier_Z.p[13]
.sym 40753 bf_stage1_1_5.twid_mult.multiplier_Z.p[10]
.sym 40754 bf_stage1_1_5.twid_mult.multiplier_Z.t[13]
.sym 40755 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40756 bf_stage1_1_5.twid_mult.multiplier_Z.p[2]
.sym 40758 bf_stage1_1_5.twid_mult.multiplier_Z.p[3]
.sym 40759 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40760 bf_stage1_1_5.twid_mult.multiplier_Z.t[8]
.sym 40762 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40765 bf_stage1_1_5.twid_mult.multiplier_Z.p[1]
.sym 40766 bf_stage1_1_5.twid_mult.multiplier_Z.t[9]
.sym 40768 bf_stage1_1_5.twid_mult.multiplier_Z.t[10]
.sym 40771 bf_stage1_1_5.twid_mult.multiplier_Z.p[14]
.sym 40772 bf_stage1_1_5.twid_mult.multiplier_Z.t[14]
.sym 40774 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40777 bf_stage1_1_5.twid_mult.multiplier_Z.t[9]
.sym 40779 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40780 bf_stage1_1_5.twid_mult.multiplier_Z.p[9]
.sym 40783 bf_stage1_1_5.twid_mult.multiplier_Z.p[1]
.sym 40784 bf_stage1_1_5.twid_mult.multiplier_Z.t[2]
.sym 40785 bf_stage1_1_5.twid_mult.multiplier_Z.p[2]
.sym 40786 bf_stage1_1_5.twid_mult.multiplier_Z.t[1]
.sym 40791 bf_stage1_1_5.twid_mult.multiplier_Z.t[1]
.sym 40792 bf_stage1_1_5.twid_mult.multiplier_Z.p[1]
.sym 40796 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40797 bf_stage1_1_5.twid_mult.multiplier_Z.p[3]
.sym 40798 bf_stage1_1_5.twid_mult.multiplier_Z.t[3]
.sym 40801 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40803 bf_stage1_1_5.twid_mult.multiplier_Z.p[8]
.sym 40804 bf_stage1_1_5.twid_mult.multiplier_Z.t[8]
.sym 40807 bf_stage1_1_5.twid_mult.multiplier_Z.t[13]
.sym 40809 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40810 bf_stage1_1_5.twid_mult.multiplier_Z.p[13]
.sym 40813 bf_stage1_1_5.twid_mult.multiplier_Z.t[10]
.sym 40814 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40816 bf_stage1_1_5.twid_mult.multiplier_Z.p[10]
.sym 40817 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 40818 CLK$SB_IO_IN_$glb_clk
.sym 40819 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 40821 count[1]
.sym 40822 count[2]
.sym 40823 count[3]
.sym 40824 count[4]
.sym 40825 count[5]
.sym 40826 count[6]
.sym 40827 count[7]
.sym 40832 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 40835 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 40845 bf_stage1_3_7.twid_mult.multiplier_Z.p[9]
.sym 40847 bf_stage1_3_7.twid_mult.multiplier_Z.t[13]
.sym 40850 bf_stage1_1_5.twid_mult.w_mult_z[12]
.sym 40851 bf_stage1_3_7.twid_mult.multiplier_Z.t[9]
.sym 40855 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40867 bf_stage1_1_5.twid_mult.multiplier_Z.p[13]
.sym 40868 bf_stage1_1_5.twid_mult.multiplier_Z.p[10]
.sym 40869 bf_stage1_1_5.twid_mult.multiplier_Z.p[14]
.sym 40870 bf_stage1_1_5.twid_mult.multiplier_Z.p[9]
.sym 40872 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 40873 bf_stage1_1_5.twid_mult.w_mult_z[13]
.sym 40874 bf_stage1_1_5.twid_mult.multiplier_Z.p[8]
.sym 40876 bf_stage1_1_5.twid_mult.multiplier_Z.p[12]
.sym 40889 bf_stage1_1_5.twid_mult.multiplier_Z.p[11]
.sym 40895 bf_stage1_1_5.twid_mult.w_mult_z[13]
.sym 40903 bf_stage1_1_5.twid_mult.multiplier_Z.p[8]
.sym 40907 bf_stage1_1_5.twid_mult.multiplier_Z.p[11]
.sym 40914 bf_stage1_1_5.twid_mult.multiplier_Z.p[14]
.sym 40920 bf_stage1_1_5.twid_mult.multiplier_Z.p[13]
.sym 40926 bf_stage1_1_5.twid_mult.multiplier_Z.p[10]
.sym 40932 bf_stage1_1_5.twid_mult.multiplier_Z.p[9]
.sym 40937 bf_stage1_1_5.twid_mult.multiplier_Z.p[12]
.sym 40940 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 40941 CLK$SB_IO_IN_$glb_clk
.sym 40943 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 40944 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 40945 bf_stage3_0_1.twid_mult.multiplier_I.t[12]
.sym 40946 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40947 bf_stage3_0_1.twid_mult.multiplier_I.t[14]
.sym 40948 bf_stage3_0_1.twid_mult.multiplier_I.t[13]
.sym 40949 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40950 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 40959 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40960 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 40967 bf_stage1_3_7.twid_mult.multiplier_Z.t[12]
.sym 40972 bf_stage1_1_5.twid_mult.w_mult_z[13]
.sym 40973 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 40974 count_SB_DFFESR_Q_E
.sym 40975 count[6]
.sym 40977 count[7]
.sym 40978 bf_stage1_1_5.twid_mult.w_mult_z[12]
.sym 40984 bf_stage1_1_5.twid_mult.multiplier_R.p[12]
.sym 40986 bf_stage1_1_5.twid_mult.w_mult_r[11]
.sym 40988 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 40989 bf_stage1_1_5.twid_mult.w_mult_z[10]
.sym 40990 bf_stage1_3_7.twid_mult.multiplier_Z.t[7]
.sym 40991 bf_stage1_1_5.twid_mult.multiplier_R.p[11]
.sym 40992 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40993 bf_stage1_1_5.twid_mult.multiplier_R.p[13]
.sym 40994 bf_stage1_1_5.twid_mult.w_mult_z[11]
.sym 40997 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40998 bf_stage1_3_7.twid_mult.multiplier_Z.p[7]
.sym 40999 bf_stage1_1_5.twid_mult.multiplier_R.p[10]
.sym 41000 bf_stage1_3_7.twid_mult.multiplier_Z.t[8]
.sym 41005 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41008 bf_stage1_3_7.twid_mult.multiplier_Z.p[8]
.sym 41009 bf_stage1_1_5.twid_mult.w_mult_r[10]
.sym 41011 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41017 bf_stage1_3_7.twid_mult.multiplier_Z.t[7]
.sym 41018 bf_stage1_3_7.twid_mult.multiplier_Z.p[7]
.sym 41019 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41024 bf_stage1_1_5.twid_mult.multiplier_R.p[10]
.sym 41032 bf_stage1_1_5.twid_mult.multiplier_R.p[11]
.sym 41035 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41037 bf_stage1_3_7.twid_mult.multiplier_Z.p[8]
.sym 41038 bf_stage1_3_7.twid_mult.multiplier_Z.t[8]
.sym 41043 bf_stage1_1_5.twid_mult.multiplier_R.p[12]
.sym 41047 bf_stage1_1_5.twid_mult.w_mult_z[10]
.sym 41048 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41050 bf_stage1_1_5.twid_mult.w_mult_r[10]
.sym 41053 bf_stage1_1_5.twid_mult.multiplier_R.p[13]
.sym 41059 bf_stage1_1_5.twid_mult.w_mult_z[11]
.sym 41061 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41062 bf_stage1_1_5.twid_mult.w_mult_r[11]
.sym 41063 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41064 CLK$SB_IO_IN_$glb_clk
.sym 41066 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41067 bf_stage3_2_3.twid_mult.multiplier_R.p[2]
.sym 41068 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41069 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41070 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41071 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41072 bf_stage3_2_3.twid_mult.multiplier_R.p[1]
.sym 41073 bf_stage3_2_3.twid_mult.multiplier_R.p[3]
.sym 41076 bf_stage3_4_5.w_e_re[3]
.sym 41077 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 41084 bf_stage1_1_5.twid_mult.w_mult_r[14]
.sym 41091 bf_stage3_0_1.twid_mult.multiplier_R.t[6]
.sym 41095 bf_stage3_0_1.twid_mult.multiplier_Z.t[7]
.sym 41096 w_stage12_r7[5]
.sym 41107 bf_stage1_3_7.twid_mult.multiplier_Z.p[10]
.sym 41109 bf_stage1_3_7.twid_mult.multiplier_Z.p[11]
.sym 41110 bf_stage1_3_7.twid_mult.multiplier_Z.t[7]
.sym 41112 bf_stage1_3_7.twid_mult.multiplier_Z.t[10]
.sym 41113 bf_stage1_3_7.twid_mult.multiplier_Z.p[7]
.sym 41115 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41116 bf_stage1_1_5.twid_mult.w_mult_r[10]
.sym 41117 bf_stage1_3_7.twid_mult.multiplier_Z.t[13]
.sym 41118 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 41120 bf_stage1_3_7.twid_mult.multiplier_Z.p[13]
.sym 41121 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41122 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41123 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41124 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41127 bf_stage1_3_7.twid_mult.multiplier_Z.t[12]
.sym 41131 bf_stage1_3_7.twid_mult.multiplier_Z.t[11]
.sym 41134 bf_stage1_3_7.twid_mult.multiplier_Z.p[12]
.sym 41135 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41140 bf_stage1_3_7.twid_mult.multiplier_Z.p[10]
.sym 41141 bf_stage1_3_7.twid_mult.multiplier_Z.t[10]
.sym 41143 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41146 bf_stage1_3_7.twid_mult.multiplier_Z.t[11]
.sym 41147 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41149 bf_stage1_3_7.twid_mult.multiplier_Z.p[11]
.sym 41152 bf_stage1_3_7.twid_mult.multiplier_Z.p[11]
.sym 41154 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41155 bf_stage1_3_7.twid_mult.multiplier_Z.t[11]
.sym 41159 bf_stage1_3_7.twid_mult.multiplier_Z.t[12]
.sym 41160 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41161 bf_stage1_3_7.twid_mult.multiplier_Z.p[12]
.sym 41164 bf_stage1_1_5.twid_mult.w_mult_r[10]
.sym 41165 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41171 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41172 bf_stage1_3_7.twid_mult.multiplier_Z.t[13]
.sym 41173 bf_stage1_3_7.twid_mult.multiplier_Z.p[13]
.sym 41177 bf_stage1_3_7.twid_mult.multiplier_Z.t[7]
.sym 41178 bf_stage1_3_7.twid_mult.multiplier_Z.p[7]
.sym 41179 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41182 bf_stage1_3_7.twid_mult.multiplier_Z.t[10]
.sym 41183 bf_stage1_3_7.twid_mult.multiplier_Z.p[10]
.sym 41184 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41186 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 41187 CLK$SB_IO_IN_$glb_clk
.sym 41188 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O_$glb_sr
.sym 41189 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 41190 w_stage12_r7[5]
.sym 41191 w_stage12_r7[6]
.sym 41192 w_stage12_r7[7]
.sym 41193 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 41194 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 41195 w_stage12_r7[2]
.sym 41196 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 41208 bf_stage1_3_7.twid_mult.multiplier_Z.p[5]
.sym 41210 bf_stage1_3_7.twid_mult.multiplier_Z.p[4]
.sym 41211 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41218 bf_stage3_0_1.twid_mult.multiplier_R.t[7]
.sym 41219 w_stage12_r7[4]
.sym 41220 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 41224 w_stage12_r7[5]
.sym 41230 bf_stage1_3_7.twid_mult.multiplier_Z.p[10]
.sym 41232 bf_stage1_3_7.twid_mult.multiplier_Z.p[11]
.sym 41234 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41235 bf_stage1_3_7.twid_mult.multiplier_Z.p[3]
.sym 41237 bf_stage1_1_5.twid_mult.w_mult_z[10]
.sym 41239 bf_stage1_1_5.twid_mult.w_mult_z[9]
.sym 41240 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41241 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 41242 w_stage12_r7[3]
.sym 41245 bf_stage1_3_7.twid_mult.multiplier_Z.p[6]
.sym 41250 bf_stage1_3_7.twid_mult.multiplier_Z.p[4]
.sym 41252 w_stage12_r7[2]
.sym 41265 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41266 bf_stage1_1_5.twid_mult.w_mult_z[10]
.sym 41270 bf_stage1_3_7.twid_mult.multiplier_Z.p[6]
.sym 41275 bf_stage1_1_5.twid_mult.w_mult_z[9]
.sym 41277 w_stage12_r7[2]
.sym 41278 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41283 bf_stage1_3_7.twid_mult.multiplier_Z.p[3]
.sym 41287 bf_stage1_3_7.twid_mult.multiplier_Z.p[10]
.sym 41294 bf_stage1_3_7.twid_mult.multiplier_Z.p[4]
.sym 41299 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41300 w_stage12_r7[3]
.sym 41302 bf_stage1_1_5.twid_mult.w_mult_z[10]
.sym 41308 bf_stage1_3_7.twid_mult.multiplier_Z.p[11]
.sym 41309 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 41310 CLK$SB_IO_IN_$glb_clk
.sym 41314 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 41319 bf_stage3_0_1.twid_mult.multiplier_Z.t[0]
.sym 41322 bf_stage3_4_5.w_e_re[2]
.sym 41326 bf_stage1_3_7.twid_mult.multiplier_Z.p[14]
.sym 41328 $PACKER_VCC_NET
.sym 41336 w_stage12_r7[6]
.sym 41338 w_stage12_r7[7]
.sym 41339 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 41342 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 41345 bf_stage1_3_7.twid_mult.multiplier_Z.p[9]
.sym 41347 bf_stage1_1_5.twid_mult.w_mult_z[12]
.sym 41353 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 41355 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 41357 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 41358 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 41359 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41361 bf_stage3_0_1.twid_mult.multiplier_R.t[6]
.sym 41362 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 41363 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 41364 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 41365 w_stage12_r7[3]
.sym 41366 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 41367 w_stage12_r7[2]
.sym 41371 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 41372 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 41374 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 41379 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 41384 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 41387 bf_stage3_0_1.twid_mult.multiplier_R.t[6]
.sym 41392 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 41393 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 41394 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 41395 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41399 w_stage12_r7[2]
.sym 41400 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 41401 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 41404 w_stage12_r7[3]
.sym 41405 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 41407 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 41411 w_stage12_r7[2]
.sym 41416 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 41417 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 41418 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 41419 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 41423 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 41425 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 41429 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 41431 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41432 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 41433 CLK$SB_IO_IN_$glb_clk
.sym 41434 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 41436 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 41437 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 41438 bf_stage2_4_6.twid_mult.multiplier_I.count[3]
.sym 41439 bf_stage2_4_6.twid_mult.multiplier_I.count[4]
.sym 41440 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 41441 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 41442 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 41446 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 41451 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 41452 bf_stage3_0_1.twid_mult.multiplier_Z.t[0]
.sym 41455 write_addr[7]
.sym 41460 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 41464 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 41465 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 41466 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 41468 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 41469 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 41470 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 41476 bf_stage3_0_1.twid_mult.multiplier_R.t[7]
.sym 41478 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 41479 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41480 bf_stage1_1_5.twid_mult.w_mult_r[11]
.sym 41481 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 41483 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 41484 bf_stage1_1_5.twid_mult.w_mult_z[11]
.sym 41485 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[0]
.sym 41487 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41489 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 41491 w_stage12_r7[4]
.sym 41493 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 41494 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41496 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 41497 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[2]
.sym 41505 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[2]
.sym 41510 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 41511 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[0]
.sym 41512 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 41516 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41518 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[2]
.sym 41521 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 41524 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 41527 bf_stage1_1_5.twid_mult.w_mult_z[11]
.sym 41528 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41530 bf_stage1_1_5.twid_mult.w_mult_r[11]
.sym 41533 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[0]
.sym 41534 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 41535 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41536 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[2]
.sym 41540 w_stage12_r7[4]
.sym 41541 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41545 bf_stage3_0_1.twid_mult.multiplier_R.t[7]
.sym 41552 w_stage12_r7[4]
.sym 41553 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41554 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41555 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 41556 CLK$SB_IO_IN_$glb_clk
.sym 41557 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 41558 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 41559 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 41560 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[7]
.sym 41561 bf_stage3_2_3.twid_mult.multiplier_R.p[4]
.sym 41562 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 41563 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 41564 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 41565 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 41570 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 41578 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41581 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 41583 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 41584 write_data[3]
.sym 41585 write_data[4]
.sym 41586 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 41587 write_data[5]
.sym 41588 bf_stage3_0_1.twid_mult.multiplier_Z.t[7]
.sym 41589 write_data[1]
.sym 41591 write_data[7]
.sym 41592 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 41593 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 41599 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 41600 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 41601 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 41602 bf_stage2_4_6.twid_mult.multiplier_I.count[3]
.sym 41603 bf_stage2_4_6.twid_mult.multiplier_I.count[4]
.sym 41604 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 41605 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 41606 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 41608 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 41609 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 41611 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 41612 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 41613 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[10]
.sym 41614 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 41615 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 41620 bf_stage1_5_7.w_neg_b_re[5]
.sym 41621 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 41622 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 41623 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 41627 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 41632 bf_stage2_4_6.twid_mult.multiplier_I.count[4]
.sym 41633 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 41634 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 41639 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 41640 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 41644 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 41645 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 41647 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 41650 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 41651 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 41652 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 41653 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 41657 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 41658 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 41659 bf_stage2_4_6.twid_mult.multiplier_I.count[3]
.sym 41662 bf_stage1_5_7.w_neg_b_re[5]
.sym 41663 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 41664 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 41669 bf_stage1_5_7.w_neg_b_re[5]
.sym 41670 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 41671 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 41674 bf_stage2_4_6.twid_mult.multiplier_I.count[3]
.sym 41675 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 41676 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[10]
.sym 41677 bf_stage2_4_6.twid_mult.multiplier_I.count[4]
.sym 41681 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 41682 bf_stage3_4_5.w_e_re[4]
.sym 41683 bf_stage3_0_1.twid_mult.multiplier_Z.t[8]
.sym 41684 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 41685 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 41686 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 41687 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 41688 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 41696 bf_stage3_2_3.twid_mult.multiplier_R.p[4]
.sym 41724 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 41725 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 41728 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 41729 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 41732 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[7]
.sym 41738 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 41751 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 41752 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 41754 $nextpnr_ICESTORM_LC_59$O
.sym 41757 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 41760 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 41762 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 41764 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 41766 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 41768 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 41770 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 41772 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 41774 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 41776 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 41778 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 41781 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 41782 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 41784 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 41787 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 41788 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 41790 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 41792 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 41794 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 41799 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[7]
.sym 41800 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 41804 write_data[6]
.sym 41805 write_data[4]
.sym 41806 write_data[5]
.sym 41807 write_data[1]
.sym 41808 write_data[7]
.sym 41809 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 41810 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41811 bf_stage3_4_5.w_e_re[5]
.sym 41815 bf_stage2_4_6.twid_mult.w_mult_i[0]
.sym 41816 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 41820 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 41821 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41825 bf_stage3_4_5.w_e_re[4]
.sym 41826 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 41827 bf_stage3_0_1.twid_mult.multiplier_Z.t[8]
.sym 41828 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 41830 bf_stage3_4_5.w_e_re[3]
.sym 41834 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 41835 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 41836 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 41837 bf_stage3_4_5.w_neg_b_re[6]
.sym 41845 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 41846 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 41847 bf_stage3_4_5.w_neg_b_re[2]
.sym 41848 bf_stage3_4_5.w_neg_b_re[3]
.sym 41849 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 41850 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 41851 bf_stage3_4_5.w_neg_b_re[6]
.sym 41854 bf_stage3_4_5.w_neg_b_re[1]
.sym 41855 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 41856 write_data_SB_DFFESR_Q_E
.sym 41858 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 41859 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 41860 bf_stage3_4_5.w_neg_b_re[7]
.sym 41862 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 41863 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 41864 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41866 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41867 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41868 bf_stage3_4_5.w_neg_b_im[1]
.sym 41870 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 41871 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 41873 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41878 bf_stage3_4_5.w_neg_b_re[1]
.sym 41879 bf_stage3_4_5.w_neg_b_im[1]
.sym 41880 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 41881 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 41884 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 41885 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 41886 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 41887 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 41891 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 41892 bf_stage3_4_5.w_neg_b_re[2]
.sym 41893 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 41896 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41898 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41899 bf_stage3_4_5.w_neg_b_re[7]
.sym 41902 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41904 bf_stage3_4_5.w_neg_b_re[6]
.sym 41905 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41908 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 41909 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 41910 bf_stage3_4_5.w_neg_b_re[3]
.sym 41914 bf_stage3_4_5.w_neg_b_re[7]
.sym 41915 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41917 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41920 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 41922 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 41923 bf_stage3_4_5.w_neg_b_re[2]
.sym 41924 write_data_SB_DFFESR_Q_E
.sym 41925 CLK$SB_IO_IN_$glb_clk
.sym 41926 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 41927 bf_stage3_4_5.twid_mult.multiplier_R.p[3]
.sym 41928 bf_stage3_4_5.twid_mult.multiplier_R.p[1]
.sym 41929 bf_stage3_4_5.twid_mult.multiplier_R.p[4]
.sym 41930 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41931 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41932 bf_stage3_4_5.twid_mult.multiplier_R.p[0]
.sym 41933 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 41934 bf_stage3_4_5.twid_mult.multiplier_R.p[2]
.sym 41937 stage_2_valid
.sym 41939 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 41940 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 41941 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 41944 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 41945 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 41947 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 41950 bf_stage3_0_1.twid_mult.multiplier_R.t[8]
.sym 41956 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 41958 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 41960 bf_stage3_4_5.twid_mult.multiplier_R.p[3]
.sym 41961 bf_stage3_4_5.w_e_re[5]
.sym 41962 bf_stage3_4_5.w_e_re[2]
.sym 41968 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 41970 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41972 write_data_SB_DFFESR_Q_R
.sym 41973 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 41974 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 41975 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 41976 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 41977 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 41978 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 41979 write_data_SB_DFFESR_Q_E
.sym 41981 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 41982 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41986 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[7]
.sym 41987 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 41988 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 41989 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 41990 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 41992 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 41994 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 41996 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[6]
.sym 41997 bf_stage3_4_5.w_neg_b_re[6]
.sym 42001 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 42002 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 42003 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 42004 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[6]
.sym 42007 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 42008 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 42009 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 42013 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 42014 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42015 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[7]
.sym 42016 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 42019 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 42020 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42022 bf_stage3_4_5.w_neg_b_re[6]
.sym 42025 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 42026 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 42027 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 42031 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 42033 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[6]
.sym 42034 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 42037 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 42038 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 42039 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42040 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42044 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[7]
.sym 42045 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 42047 write_data_SB_DFFESR_Q_E
.sym 42048 CLK$SB_IO_IN_$glb_clk
.sym 42049 write_data_SB_DFFESR_Q_R
.sym 42050 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 42051 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42052 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42053 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 42054 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42055 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 42056 bf_stage3_4_5.twid_mult.w_mult_r[1]
.sym 42057 bf_stage3_4_5.twid_mult.w_mult_r[0]
.sym 42060 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 42064 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 42077 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 42079 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 42080 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42092 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 42095 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42098 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 42099 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 42106 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 42112 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 42120 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 42121 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 42123 $nextpnr_ICESTORM_LC_61$O
.sym 42126 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42129 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 42132 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 42133 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42135 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 42137 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 42139 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 42141 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 42144 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 42145 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 42147 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 42149 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 42151 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 42153 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 42155 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 42157 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 42159 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 42161 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 42163 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 42165 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 42167 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 42169 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 42173 bf_stage3_4_5.twid_mult.multiplier_Z.p[5]
.sym 42174 bf_stage3_4_5.twid_mult.multiplier_Z.p[0]
.sym 42175 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42176 bf_stage3_4_5.twid_mult.multiplier_Z.p[1]
.sym 42177 bf_stage3_4_5.twid_mult.multiplier_Z.p[2]
.sym 42178 bf_stage3_4_5.twid_mult.multiplier_Z.p[3]
.sym 42179 bf_stage3_4_5.twid_mult.multiplier_Z.p[6]
.sym 42180 bf_stage3_4_5.twid_mult.multiplier_Z.p[4]
.sym 42186 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 42188 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 42192 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 42197 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42206 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 42209 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 42216 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 42217 bf_stage3_4_5.w_e_re[8]
.sym 42219 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 42220 bf_stage3_4_5.w_e_re[6]
.sym 42221 bf_stage3_4_5.w_e_re[4]
.sym 42223 bf_stage3_4_5.w_e_re[7]
.sym 42225 bf_stage3_4_5.twid_mult.w_neg_y[3]
.sym 42233 bf_stage3_4_5.w_e_re[5]
.sym 42245 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 42247 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 42250 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 42254 bf_stage3_4_5.w_e_re[6]
.sym 42259 bf_stage3_4_5.twid_mult.w_neg_y[3]
.sym 42260 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 42262 bf_stage3_4_5.w_e_re[4]
.sym 42265 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 42266 bf_stage3_4_5.twid_mult.w_neg_y[3]
.sym 42267 bf_stage3_4_5.w_e_re[4]
.sym 42272 bf_stage3_4_5.w_e_re[4]
.sym 42277 bf_stage3_4_5.w_e_re[5]
.sym 42286 bf_stage3_4_5.w_e_re[8]
.sym 42290 bf_stage3_4_5.w_e_re[7]
.sym 42293 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 42294 CLK$SB_IO_IN_$glb_clk
.sym 42298 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42299 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42300 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42301 bf_stage3_4_5.twid_mult.w_mult_r[6]
.sym 42302 bf_stage3_4_5.twid_mult.w_mult_r[2]
.sym 42310 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 42311 bf_stage3_4_5.twid_mult.multiplier_Z.t[6]
.sym 42313 bf_stage3_4_5.twid_mult.multiplier_Z.p[4]
.sym 42314 bf_stage3_4_5.twid_mult.multiplier_Z.t[4]
.sym 42315 bf_stage3_4_5.twid_mult.multiplier_Z.p[5]
.sym 42318 bf_stage3_4_5.twid_mult.multiplier_Z.t[3]
.sym 42323 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 42325 bf_stage3_4_5.twid_mult.multiplier_Z.p[11]
.sym 42326 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 42338 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[5]
.sym 42339 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[1]
.sym 42340 bf_stage3_4_5.w_e_re[1]
.sym 42342 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[4]
.sym 42343 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[10]
.sym 42344 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[6]
.sym 42346 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 42349 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[3]
.sym 42350 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[2]
.sym 42353 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 42355 bf_stage3_4_5.w_e_re[3]
.sym 42356 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[0]
.sym 42357 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 42359 bf_stage3_4_5.w_e_re[2]
.sym 42360 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 42362 bf_stage3_4_5.twid_mult.multiplier_I.count[1]
.sym 42363 bf_stage3_4_5.twid_mult.multiplier_I.count[2]
.sym 42364 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 42367 bf_stage3_4_5.twid_mult.multiplier_I.count[0]
.sym 42370 bf_stage3_4_5.twid_mult.multiplier_I.count[1]
.sym 42371 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[0]
.sym 42372 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 42373 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[4]
.sym 42376 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[6]
.sym 42377 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[2]
.sym 42378 bf_stage3_4_5.twid_mult.multiplier_I.count[2]
.sym 42379 bf_stage3_4_5.twid_mult.multiplier_I.count[1]
.sym 42384 bf_stage3_4_5.w_e_re[2]
.sym 42388 bf_stage3_4_5.w_e_re[1]
.sym 42394 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[1]
.sym 42395 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[3]
.sym 42396 bf_stage3_4_5.twid_mult.multiplier_I.count[1]
.sym 42397 bf_stage3_4_5.twid_mult.multiplier_I.count[2]
.sym 42401 bf_stage3_4_5.w_e_re[3]
.sym 42406 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 42407 bf_stage3_4_5.twid_mult.multiplier_I.count[0]
.sym 42408 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 42409 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 42412 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[5]
.sym 42413 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[10]
.sym 42414 bf_stage3_4_5.twid_mult.multiplier_I.count[2]
.sym 42415 bf_stage3_4_5.twid_mult.multiplier_I.count[1]
.sym 42416 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 42417 CLK$SB_IO_IN_$glb_clk
.sym 42419 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42421 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42422 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 42425 bf_stage3_4_5.twid_mult.multiplier_R.p[6]
.sym 42426 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42429 bf_stage2_4_6.twid_mult.multiplier_Z.t[1]
.sym 42430 bf_stage2_4_6.twid_mult.multiplier_Z.p[1]
.sym 42431 bf_stage3_4_5.twid_mult.multiplier_Z.t[1]
.sym 42432 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 42433 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 42442 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 42443 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42446 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 42448 bf_stage2_4_6.twid_mult.multiplier_Z.p[2]
.sym 42450 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 42454 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 42464 bf_stage3_4_5.twid_mult.multiplier_I.count[4]
.sym 42469 bf_stage3_4_5.twid_mult.multiplier_Z.p[13]
.sym 42470 bf_stage3_4_5.twid_mult.multiplier_Z.p[14]
.sym 42471 bf_stage3_4_5.twid_mult.multiplier_I.count[3]
.sym 42472 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[10]
.sym 42473 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 42474 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 42475 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42476 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42478 bf_stage3_4_5.twid_mult.multiplier_Z.t[10]
.sym 42479 bf_stage3_4_5.twid_mult.multiplier_Z.p[12]
.sym 42480 bf_stage3_4_5.twid_mult.multiplier_Z.p[10]
.sym 42481 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42482 bf_stage3_4_5.twid_mult.multiplier_Z.t[13]
.sym 42483 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42484 bf_stage3_4_5.twid_mult.multiplier_Z.p[11]
.sym 42486 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42487 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42488 bf_stage3_4_5.twid_mult.multiplier_Z.t[14]
.sym 42489 bf_stage3_4_5.twid_mult.multiplier_Z.t[11]
.sym 42491 bf_stage3_4_5.twid_mult.multiplier_Z.t[12]
.sym 42493 bf_stage3_4_5.twid_mult.multiplier_Z.t[11]
.sym 42495 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42496 bf_stage3_4_5.twid_mult.multiplier_Z.p[11]
.sym 42500 bf_stage3_4_5.twid_mult.multiplier_Z.p[13]
.sym 42501 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42502 bf_stage3_4_5.twid_mult.multiplier_Z.t[13]
.sym 42506 bf_stage3_4_5.twid_mult.multiplier_Z.t[14]
.sym 42507 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42508 bf_stage3_4_5.twid_mult.multiplier_Z.p[14]
.sym 42511 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42512 bf_stage3_4_5.twid_mult.multiplier_Z.t[12]
.sym 42513 bf_stage3_4_5.twid_mult.multiplier_Z.p[12]
.sym 42517 bf_stage3_4_5.twid_mult.multiplier_Z.p[10]
.sym 42518 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42519 bf_stage3_4_5.twid_mult.multiplier_Z.t[10]
.sym 42523 bf_stage3_4_5.twid_mult.multiplier_Z.p[12]
.sym 42525 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42526 bf_stage3_4_5.twid_mult.multiplier_Z.t[12]
.sym 42529 bf_stage3_4_5.twid_mult.multiplier_I.count[4]
.sym 42530 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 42531 bf_stage3_4_5.twid_mult.multiplier_I.count[3]
.sym 42532 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[10]
.sym 42535 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42536 bf_stage3_4_5.twid_mult.multiplier_Z.t[13]
.sym 42538 bf_stage3_4_5.twid_mult.multiplier_Z.p[13]
.sym 42539 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42540 CLK$SB_IO_IN_$glb_clk
.sym 42541 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 42542 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42544 bf_stage3_4_5.twid_mult.multiplier_Z.p[7]
.sym 42546 bf_stage3_4_5.twid_mult.multiplier_Z.p[8]
.sym 42548 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42549 bf_stage3_4_5.twid_mult.multiplier_Z.p[9]
.sym 42550 bf_stage3_4_5.twid_mult.multiplier_Z.p[10]
.sym 42556 bf_stage3_4_5.twid_mult.multiplier_Z.t[9]
.sym 42558 bf_stage3_4_5.twid_mult.multiplier_Z.p[13]
.sym 42560 bf_stage3_4_5.twid_mult.multiplier_Z.p[14]
.sym 42561 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 42562 bf_stage3_4_5.twid_mult.multiplier_Z.p[12]
.sym 42563 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 42564 bf_stage3_4_5.twid_mult.multiplier_Z.t[10]
.sym 42568 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42569 bf_stage3_4_5.twid_mult.multiplier_Z.t[11]
.sym 42574 bf_stage2_4_6.twid_mult.multiplier_I.p[5]
.sym 42575 bf_stage3_4_5.twid_mult.multiplier_Z.t[9]
.sym 42576 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 42585 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 42590 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 42597 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 42601 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 42603 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 42604 stage_2_valid
.sym 42607 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 42612 bf_stage3_4_5.twid_mult.multiplier_I.state[0]
.sym 42614 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 42616 bf_stage3_4_5.twid_mult.multiplier_I.state[0]
.sym 42619 stage_2_valid
.sym 42623 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 42625 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 42628 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 42630 bf_stage3_4_5.twid_mult.multiplier_I.state[0]
.sym 42635 bf_stage3_4_5.twid_mult.multiplier_I.state[0]
.sym 42637 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 42640 bf_stage3_4_5.twid_mult.multiplier_I.state[0]
.sym 42643 stage_2_valid
.sym 42646 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 42653 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 42654 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 42655 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 42661 bf_stage3_4_5.twid_mult.multiplier_I.state[0]
.sym 42662 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 42663 CLK$SB_IO_IN_$glb_clk
.sym 42666 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 42668 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 42671 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 42672 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 42681 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 42685 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 42687 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 42694 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 42698 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 42699 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 42700 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 42717 bf_stage2_4_6.twid_mult.w_mult_z[1]
.sym 42718 bf_stage2_4_6.twid_mult.multiplier_Z.p[2]
.sym 42724 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 42725 bf_stage2_4_6.twid_mult.multiplier_Z.p[1]
.sym 42732 bf_stage2_4_6.twid_mult.w_mult_z[3]
.sym 42733 bf_stage2_4_6.twid_mult.w_mult_z[0]
.sym 42754 bf_stage2_4_6.twid_mult.multiplier_Z.p[2]
.sym 42759 bf_stage2_4_6.twid_mult.multiplier_Z.p[1]
.sym 42766 bf_stage2_4_6.twid_mult.w_mult_z[3]
.sym 42772 bf_stage2_4_6.twid_mult.w_mult_z[1]
.sym 42782 bf_stage2_4_6.twid_mult.w_mult_z[0]
.sym 42785 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 42786 CLK$SB_IO_IN_$glb_clk
.sym 42789 bf_stage2_4_6.twid_mult.w_neg_z[1]
.sym 42790 bf_stage2_4_6.twid_mult.w_neg_z[2]
.sym 42791 bf_stage2_4_6.twid_mult.w_neg_z[3]
.sym 42792 bf_stage2_4_6.twid_mult.w_neg_z[4]
.sym 42793 bf_stage2_4_6.twid_mult.w_neg_z[5]
.sym 42794 bf_stage2_4_6.twid_mult.w_neg_z[6]
.sym 42795 bf_stage2_4_6.twid_mult.w_neg_z[7]
.sym 42804 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 42813 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 42815 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 42819 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 42820 bf_stage2_4_6.twid_mult.multiplier_I.p[9]
.sym 42823 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 42830 bf_stage2_4_6.twid_mult.w_mult_i[1]
.sym 42840 bf_stage2_4_6.twid_mult.w_mult_z[0]
.sym 42843 bf_stage2_4_6.twid_mult.w_mult_i[6]
.sym 42846 bf_stage2_4_6.twid_mult.multiplier_I.p[5]
.sym 42847 bf_stage2_4_6.twid_mult.multiplier_I.p[1]
.sym 42849 bf_stage2_4_6.twid_mult.multiplier_I.p[6]
.sym 42851 bf_stage2_4_6.twid_mult.w_neg_z[6]
.sym 42852 bf_stage2_4_6.twid_mult.w_mult_i[0]
.sym 42853 bf_stage2_4_6.twid_mult.w_mult_z[7]
.sym 42854 bf_stage2_4_6.twid_mult.w_neg_z[1]
.sym 42855 bf_stage2_4_6.twid_mult.w_mult_i[5]
.sym 42856 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 42857 bf_stage2_4_6.twid_mult.w_neg_z[4]
.sym 42858 bf_stage2_4_6.twid_mult.w_neg_z[5]
.sym 42860 bf_stage2_4_6.twid_mult.w_mult_i[4]
.sym 42862 bf_stage2_4_6.twid_mult.w_mult_i[4]
.sym 42863 bf_stage2_4_6.twid_mult.w_neg_z[4]
.sym 42864 bf_stage2_4_6.twid_mult.w_neg_z[5]
.sym 42865 bf_stage2_4_6.twid_mult.w_mult_i[5]
.sym 42871 bf_stage2_4_6.twid_mult.multiplier_I.p[1]
.sym 42875 bf_stage2_4_6.twid_mult.multiplier_I.p[5]
.sym 42880 bf_stage2_4_6.twid_mult.w_mult_z[7]
.sym 42888 bf_stage2_4_6.twid_mult.w_neg_z[6]
.sym 42889 bf_stage2_4_6.twid_mult.w_mult_i[6]
.sym 42892 bf_stage2_4_6.twid_mult.w_mult_i[0]
.sym 42893 bf_stage2_4_6.twid_mult.w_mult_z[0]
.sym 42894 bf_stage2_4_6.twid_mult.w_mult_i[1]
.sym 42895 bf_stage2_4_6.twid_mult.w_neg_z[1]
.sym 42900 bf_stage2_4_6.twid_mult.multiplier_I.p[6]
.sym 42904 bf_stage2_4_6.twid_mult.w_mult_i[5]
.sym 42905 bf_stage2_4_6.twid_mult.w_neg_z[6]
.sym 42906 bf_stage2_4_6.twid_mult.w_mult_i[6]
.sym 42907 bf_stage2_4_6.twid_mult.w_neg_z[5]
.sym 42908 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 42909 CLK$SB_IO_IN_$glb_clk
.sym 42911 bf_stage2_4_6.twid_mult.w_neg_z[8]
.sym 42912 bf_stage2_4_6.twid_mult.w_neg_z[9]
.sym 42913 bf_stage2_4_6.twid_mult.w_neg_z[10]
.sym 42914 bf_stage2_4_6.twid_mult.w_neg_z[11]
.sym 42915 bf_stage2_4_6.twid_mult.w_neg_z[12]
.sym 42916 bf_stage2_4_6.twid_mult.w_neg_z[13]
.sym 42917 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 42918 bf_stage2_4_6.twid_mult.w_mult_i[9]
.sym 42937 bf_stage2_4_6.twid_mult.w_mult_i[14]
.sym 42938 bf_stage2_4_6.twid_mult.multiplier_Z.p[11]
.sym 42942 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 42944 bf_stage2_4_6.twid_mult.multiplier_Z.p[2]
.sym 42953 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 42954 bf_stage2_4_6.twid_mult.w_neg_z[2]
.sym 42955 bf_stage2_4_6.twid_mult.w_neg_z[3]
.sym 42956 bf_stage2_4_6.twid_mult.w_neg_z[4]
.sym 42960 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 42961 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 42962 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 42963 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 42964 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 42965 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 42966 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 42967 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 42968 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 42971 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 42972 bf_stage2_4_6.twid_mult.w_mult_i[3]
.sym 42973 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 42974 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 42975 bf_stage2_4_6.twid_mult.w_mult_i[2]
.sym 42978 bf_stage2_4_6.twid_mult.w_mult_i[4]
.sym 42980 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 42985 bf_stage2_4_6.twid_mult.w_mult_i[3]
.sym 42986 bf_stage2_4_6.twid_mult.w_neg_z[3]
.sym 42987 bf_stage2_4_6.twid_mult.w_neg_z[4]
.sym 42988 bf_stage2_4_6.twid_mult.w_mult_i[4]
.sym 42992 bf_stage2_4_6.twid_mult.w_neg_z[2]
.sym 42993 bf_stage2_4_6.twid_mult.w_mult_i[2]
.sym 43000 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 43003 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 43004 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 43005 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 43006 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 43009 bf_stage2_4_6.twid_mult.w_neg_z[2]
.sym 43010 bf_stage2_4_6.twid_mult.w_neg_z[3]
.sym 43011 bf_stage2_4_6.twid_mult.w_mult_i[3]
.sym 43012 bf_stage2_4_6.twid_mult.w_mult_i[2]
.sym 43015 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 43021 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 43022 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 43023 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 43024 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 43027 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 43028 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 43029 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 43031 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 43032 CLK$SB_IO_IN_$glb_clk
.sym 43034 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 43035 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 43036 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[1]
.sym 43037 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 43038 bf_stage2_4_6.twid_mult.multiplier_Z.p[6]
.sym 43039 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 43040 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 43041 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 43047 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 43049 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 43051 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 43053 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 43057 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 43058 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43059 bf_stage2_4_6.twid_mult.multiplier_Z.p[6]
.sym 43061 bf_stage2_4_6.twid_mult.w_mult_i[2]
.sym 43065 bf_stage2_4_6.twid_mult.multiplier_Z.p[10]
.sym 43066 bf_stage2_4_6.twid_mult.multiplier_I.p[5]
.sym 43068 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 43069 bf_stage2_4_6.twid_mult.multiplier_Z.p[12]
.sym 43075 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 43076 bf_stage2_4_6.twid_mult.w_mult_r[7]
.sym 43078 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 43081 bf_stage2_4_6.twid_mult.w_mult_r[8]
.sym 43082 bf_stage2_4_6.twid_mult.multiplier_Z.t[1]
.sym 43084 bf_stage2_4_6.twid_mult.multiplier_Z.p[9]
.sym 43086 bf_stage2_4_6.twid_mult.multiplier_Z.p[7]
.sym 43087 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43090 bf_stage2_4_6.twid_mult.multiplier_Z.t[2]
.sym 43091 bf_stage2_4_6.twid_mult.w_mult_z[7]
.sym 43092 bf_stage2_4_6.twid_mult.multiplier_Z.p[8]
.sym 43095 bf_stage2_4_6.twid_mult.multiplier_Z.p[1]
.sym 43102 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 43103 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 43104 bf_stage2_4_6.twid_mult.multiplier_Z.p[2]
.sym 43106 bf_stage2_4_6.twid_mult.multiplier_Z.p[0]
.sym 43110 bf_stage2_4_6.twid_mult.multiplier_Z.p[7]
.sym 43114 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43115 bf_stage2_4_6.twid_mult.multiplier_Z.p[2]
.sym 43117 bf_stage2_4_6.twid_mult.multiplier_Z.t[2]
.sym 43120 bf_stage2_4_6.twid_mult.multiplier_Z.p[9]
.sym 43126 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 43127 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 43128 bf_stage2_4_6.twid_mult.w_mult_r[7]
.sym 43129 bf_stage2_4_6.twid_mult.w_mult_z[7]
.sym 43132 bf_stage2_4_6.twid_mult.multiplier_Z.p[1]
.sym 43133 bf_stage2_4_6.twid_mult.multiplier_Z.t[1]
.sym 43134 bf_stage2_4_6.twid_mult.multiplier_Z.p[0]
.sym 43135 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 43138 bf_stage2_4_6.twid_mult.w_mult_r[7]
.sym 43140 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 43141 bf_stage2_4_6.twid_mult.w_mult_z[7]
.sym 43147 bf_stage2_4_6.twid_mult.multiplier_Z.p[8]
.sym 43150 bf_stage2_4_6.twid_mult.w_mult_r[7]
.sym 43151 bf_stage2_4_6.twid_mult.w_mult_z[7]
.sym 43152 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 43153 bf_stage2_4_6.twid_mult.w_mult_r[8]
.sym 43154 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 43155 CLK$SB_IO_IN_$glb_clk
.sym 43157 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 43158 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 43159 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 43160 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 43161 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 43162 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 43163 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 43164 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 43170 bf_stage2_4_6.twid_mult.multiplier_Z.p[9]
.sym 43174 bf_stage2_4_6.twid_mult.multiplier_Z.p[7]
.sym 43175 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 43182 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 43183 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 43188 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 43190 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 43200 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 43201 bf_stage2_4_6.twid_mult.multiplier_I.p[14]
.sym 43203 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 43204 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 43211 bf_stage2_4_6.twid_mult.multiplier_I.p[0]
.sym 43212 bf_stage2_4_6.twid_mult.multiplier_I.p[4]
.sym 43217 bf_stage2_4_6.twid_mult.multiplier_I.p[8]
.sym 43221 bf_stage2_4_6.twid_mult.multiplier_I.p[3]
.sym 43222 bf_stage2_4_6.twid_mult.multiplier_I.p[7]
.sym 43226 bf_stage2_4_6.twid_mult.multiplier_I.p[2]
.sym 43228 bf_stage2_4_6.twid_mult.w_mult_r[8]
.sym 43231 bf_stage2_4_6.twid_mult.multiplier_I.p[0]
.sym 43239 bf_stage2_4_6.twid_mult.multiplier_I.p[14]
.sym 43246 bf_stage2_4_6.twid_mult.multiplier_I.p[7]
.sym 43249 bf_stage2_4_6.twid_mult.w_mult_r[8]
.sym 43251 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 43252 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 43258 bf_stage2_4_6.twid_mult.multiplier_I.p[8]
.sym 43261 bf_stage2_4_6.twid_mult.multiplier_I.p[4]
.sym 43270 bf_stage2_4_6.twid_mult.multiplier_I.p[3]
.sym 43275 bf_stage2_4_6.twid_mult.multiplier_I.p[2]
.sym 43277 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 43278 CLK$SB_IO_IN_$glb_clk
.sym 43280 bf_stage2_4_6.twid_mult.w_mult_r[10]
.sym 43281 bf_stage2_4_6.twid_mult.w_mult_r[14]
.sym 43282 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 43283 bf_stage2_4_6.twid_mult.w_mult_r[12]
.sym 43284 bf_stage2_4_6.twid_mult.w_mult_r[11]
.sym 43285 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 43286 bf_stage2_4_6.twid_mult.w_mult_r[9]
.sym 43287 bf_stage2_4_6.twid_mult.w_mult_r[13]
.sym 43292 bf_stage2_4_6.twid_mult.w_mult_r[8]
.sym 43293 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 43294 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 43298 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 43299 bf_stage2_4_6.twid_mult.multiplier_I.p[0]
.sym 43302 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 43305 bf_stage2_4_6.twid_mult.multiplier_R.p[11]
.sym 43307 bf_stage2_4_6.twid_mult.multiplier_R.p[10]
.sym 43308 bf_stage2_4_6.twid_mult.multiplier_I.p[7]
.sym 43310 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43311 bf_stage2_4_6.twid_mult.multiplier_I.p[9]
.sym 43315 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 43322 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43324 bf_stage2_4_6.twid_mult.multiplier_I.p[14]
.sym 43325 bf_stage2_4_6.twid_mult.multiplier_I.t[5]
.sym 43327 bf_stage2_4_6.twid_mult.multiplier_I.p[4]
.sym 43332 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 43334 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 43336 bf_stage2_4_6.twid_mult.multiplier_I.t[4]
.sym 43340 bf_stage2_4_6.twid_mult.multiplier_I.t[14]
.sym 43341 bf_stage2_4_6.twid_mult.multiplier_I.p[5]
.sym 43343 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43347 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43366 bf_stage2_4_6.twid_mult.multiplier_I.t[4]
.sym 43367 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43368 bf_stage2_4_6.twid_mult.multiplier_I.p[4]
.sym 43372 bf_stage2_4_6.twid_mult.multiplier_I.t[14]
.sym 43373 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43374 bf_stage2_4_6.twid_mult.multiplier_I.p[14]
.sym 43378 bf_stage2_4_6.twid_mult.multiplier_I.t[5]
.sym 43379 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43380 bf_stage2_4_6.twid_mult.multiplier_I.p[5]
.sym 43390 bf_stage2_4_6.twid_mult.multiplier_I.t[4]
.sym 43391 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43392 bf_stage2_4_6.twid_mult.multiplier_I.p[4]
.sym 43396 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43397 bf_stage2_4_6.twid_mult.multiplier_I.p[5]
.sym 43399 bf_stage2_4_6.twid_mult.multiplier_I.t[5]
.sym 43400 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 43401 CLK$SB_IO_IN_$glb_clk
.sym 43402 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 43403 bf_stage2_4_6.twid_mult.multiplier_I.t[11]
.sym 43404 bf_stage2_4_6.twid_mult.multiplier_I.t[13]
.sym 43405 bf_stage2_4_6.twid_mult.multiplier_I.t[9]
.sym 43406 bf_stage2_4_6.twid_mult.multiplier_I.t[14]
.sym 43407 bf_stage2_4_6.twid_mult.multiplier_I.t[12]
.sym 43408 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43409 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43410 bf_stage2_4_6.twid_mult.multiplier_I.t[10]
.sym 43421 bf_stage2_4_6.twid_mult.w_mult_z[14]
.sym 43428 bf_stage2_4_6.twid_mult.multiplier_Z.p[2]
.sym 43430 bf_stage2_4_6.twid_mult.multiplier_Z.p[11]
.sym 43431 bf_stage2_4_6.twid_mult.multiplier_R.p[14]
.sym 43436 bf_stage2_4_6.twid_mult.multiplier_R.p[12]
.sym 43437 bf_stage2_4_6.twid_mult.multiplier_R.p[13]
.sym 43438 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43448 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 43449 bf_stage2_4_6.twid_mult.multiplier_I.t[2]
.sym 43451 bf_stage2_4_6.twid_mult.multiplier_I.t[4]
.sym 43453 bf_stage2_4_6.twid_mult.multiplier_I.p[3]
.sym 43457 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43460 bf_stage2_4_6.twid_mult.multiplier_I.t[6]
.sym 43470 bf_stage2_4_6.twid_mult.multiplier_I.t[3]
.sym 43471 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 43472 bf_stage2_4_6.twid_mult.multiplier_I.t[5]
.sym 43473 bf_stage2_4_6.twid_mult.multiplier_I.t[7]
.sym 43478 bf_stage2_4_6.twid_mult.multiplier_I.t[5]
.sym 43484 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43485 bf_stage2_4_6.twid_mult.multiplier_I.t[3]
.sym 43486 bf_stage2_4_6.twid_mult.multiplier_I.p[3]
.sym 43492 bf_stage2_4_6.twid_mult.multiplier_I.t[2]
.sym 43498 bf_stage2_4_6.twid_mult.multiplier_I.t[7]
.sym 43502 bf_stage2_4_6.twid_mult.multiplier_I.t[4]
.sym 43510 bf_stage2_4_6.twid_mult.multiplier_I.t[6]
.sym 43521 bf_stage2_4_6.twid_mult.multiplier_I.t[3]
.sym 43523 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 43524 CLK$SB_IO_IN_$glb_clk
.sym 43525 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 43526 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43527 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43528 bf_stage2_4_6.twid_mult.multiplier_I.p[12]
.sym 43529 bf_stage2_4_6.twid_mult.multiplier_I.p[9]
.sym 43530 bf_stage2_4_6.twid_mult.multiplier_I.p[10]
.sym 43531 bf_stage2_4_6.twid_mult.multiplier_I.p[13]
.sym 43532 bf_stage2_4_6.twid_mult.multiplier_I.p[11]
.sym 43533 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43535 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 43539 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[1]
.sym 43552 bf_stage2_4_6.twid_mult.multiplier_Z.p[10]
.sym 43555 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43556 bf_stage2_4_6.twid_mult.multiplier_Z.p[12]
.sym 43567 bf_stage2_4_6.twid_mult.multiplier_I.p[2]
.sym 43569 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 43570 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43571 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 43572 bf_stage2_4_6.twid_mult.multiplier_I.t[7]
.sym 43573 bf_stage2_4_6.twid_mult.multiplier_I.p[6]
.sym 43575 bf_stage2_4_6.twid_mult.multiplier_I.t[6]
.sym 43577 bf_stage2_4_6.twid_mult.multiplier_I.t[3]
.sym 43578 bf_stage2_4_6.twid_mult.multiplier_I.t[8]
.sym 43580 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43582 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43583 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43584 bf_stage2_4_6.twid_mult.multiplier_I.p[3]
.sym 43585 bf_stage2_4_6.twid_mult.multiplier_I.p[7]
.sym 43586 bf_stage2_4_6.twid_mult.multiplier_I.p[8]
.sym 43588 bf_stage2_4_6.twid_mult.multiplier_I.t[2]
.sym 43590 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43601 bf_stage2_4_6.twid_mult.multiplier_I.t[7]
.sym 43602 bf_stage2_4_6.twid_mult.multiplier_I.p[7]
.sym 43603 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43606 bf_stage2_4_6.twid_mult.multiplier_I.p[3]
.sym 43607 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43608 bf_stage2_4_6.twid_mult.multiplier_I.t[3]
.sym 43612 bf_stage2_4_6.twid_mult.multiplier_I.p[7]
.sym 43613 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43615 bf_stage2_4_6.twid_mult.multiplier_I.t[7]
.sym 43618 bf_stage2_4_6.twid_mult.multiplier_I.p[8]
.sym 43619 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43621 bf_stage2_4_6.twid_mult.multiplier_I.t[8]
.sym 43624 bf_stage2_4_6.twid_mult.multiplier_I.t[8]
.sym 43625 bf_stage2_4_6.twid_mult.multiplier_I.p[8]
.sym 43626 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43630 bf_stage2_4_6.twid_mult.multiplier_I.t[2]
.sym 43631 bf_stage2_4_6.twid_mult.multiplier_I.p[2]
.sym 43632 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43636 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43637 bf_stage2_4_6.twid_mult.multiplier_I.t[6]
.sym 43638 bf_stage2_4_6.twid_mult.multiplier_I.p[6]
.sym 43642 bf_stage2_4_6.twid_mult.multiplier_I.t[6]
.sym 43643 bf_stage2_4_6.twid_mult.multiplier_I.p[6]
.sym 43645 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43646 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 43647 CLK$SB_IO_IN_$glb_clk
.sym 43648 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 43649 bf_stage2_4_6.twid_mult.multiplier_Z.p[2]
.sym 43650 bf_stage2_4_6.twid_mult.multiplier_Z.p[11]
.sym 43651 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43654 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43656 bf_stage2_4_6.twid_mult.multiplier_Z.p[10]
.sym 43673 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 43680 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 43683 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 43695 bf_stage2_4_6.twid_mult.multiplier_R.p[13]
.sym 43697 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43701 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 43708 bf_stage2_4_6.twid_mult.multiplier_R.p[14]
.sym 43710 bf_stage2_4_6.twid_mult.multiplier_R.t[14]
.sym 43711 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43719 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 43721 bf_stage2_4_6.twid_mult.multiplier_R.t[13]
.sym 43735 bf_stage2_4_6.twid_mult.multiplier_R.p[14]
.sym 43737 bf_stage2_4_6.twid_mult.multiplier_R.t[14]
.sym 43738 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43753 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43755 bf_stage2_4_6.twid_mult.multiplier_R.p[13]
.sym 43756 bf_stage2_4_6.twid_mult.multiplier_R.t[13]
.sym 43765 bf_stage2_4_6.twid_mult.multiplier_R.p[13]
.sym 43767 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43768 bf_stage2_4_6.twid_mult.multiplier_R.t[13]
.sym 43769 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 43770 CLK$SB_IO_IN_$glb_clk
.sym 43771 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 43789 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 43795 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 43813 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 43821 bf_stage2_4_6.twid_mult.multiplier_Z.p[1]
.sym 43823 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43824 bf_stage2_4_6.twid_mult.multiplier_Z.p[12]
.sym 43832 bf_stage2_4_6.twid_mult.multiplier_Z.t[12]
.sym 43833 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 43838 bf_stage2_4_6.twid_mult.multiplier_Z.t[1]
.sym 43839 bf_stage2_4_6.twid_mult.multiplier_Z.p[0]
.sym 43840 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 43846 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 43847 bf_stage2_4_6.twid_mult.multiplier_Z.p[0]
.sym 43848 bf_stage2_4_6.twid_mult.multiplier_Z.t[1]
.sym 43849 bf_stage2_4_6.twid_mult.multiplier_Z.p[1]
.sym 43859 bf_stage2_4_6.twid_mult.multiplier_Z.p[0]
.sym 43860 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 43864 bf_stage2_4_6.twid_mult.multiplier_Z.t[12]
.sym 43866 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43867 bf_stage2_4_6.twid_mult.multiplier_Z.p[12]
.sym 43876 bf_stage2_4_6.twid_mult.multiplier_Z.t[12]
.sym 43877 bf_stage2_4_6.twid_mult.multiplier_Z.p[12]
.sym 43878 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43892 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 43893 CLK$SB_IO_IN_$glb_clk
.sym 43894 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 44241 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44242 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 44244 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 44245 bf_stage1_1_5.twid_mult.multiplier_Z.p[7]
.sym 44246 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 44247 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 44248 bf_stage1_1_5.twid_mult.multiplier_Z.p[6]
.sym 44269 bf_stage1_1_5.twid_mult.multiplier_Z.p[12]
.sym 44275 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O
.sym 44287 bf_stage1_3_7.twid_mult.multiplier_Z.count[4]
.sym 44288 bf_stage1_3_7.twid_mult.multiplier_Z.count[1]
.sym 44290 bf_stage1_3_7.twid_mult.multiplier_Z.count[0]
.sym 44292 bf_stage1_1_5.twid_mult.multiplier_Z.p[5]
.sym 44293 bf_stage1_3_7.twid_mult.multiplier_Z.count[2]
.sym 44294 bf_stage1_1_5.twid_mult.multiplier_Z.p[12]
.sym 44295 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44296 bf_stage1_3_7.twid_mult.multiplier_Z.count[1]
.sym 44298 bf_stage1_3_7.twid_mult.multiplier_Z.count[0]
.sym 44299 bf_stage1_1_5.twid_mult.multiplier_Z.t[11]
.sym 44301 bf_stage1_1_5.twid_mult.multiplier_Z.p[4]
.sym 44302 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44303 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 44305 bf_stage1_1_5.twid_mult.multiplier_Z.t[5]
.sym 44306 bf_stage1_1_5.twid_mult.multiplier_Z.p[11]
.sym 44308 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44309 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44310 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 44311 bf_stage1_1_5.twid_mult.multiplier_Z.t[12]
.sym 44312 bf_stage1_1_5.twid_mult.multiplier_Z.t[4]
.sym 44316 bf_stage1_3_7.twid_mult.multiplier_Z.count[4]
.sym 44317 bf_stage1_3_7.twid_mult.multiplier_Z.count[2]
.sym 44318 bf_stage1_3_7.twid_mult.multiplier_Z.count[0]
.sym 44319 bf_stage1_3_7.twid_mult.multiplier_Z.count[1]
.sym 44323 bf_stage1_1_5.twid_mult.multiplier_Z.t[5]
.sym 44324 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44325 bf_stage1_1_5.twid_mult.multiplier_Z.p[5]
.sym 44328 bf_stage1_1_5.twid_mult.multiplier_Z.t[4]
.sym 44330 bf_stage1_1_5.twid_mult.multiplier_Z.p[4]
.sym 44331 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44334 bf_stage1_1_5.twid_mult.multiplier_Z.t[12]
.sym 44335 bf_stage1_1_5.twid_mult.multiplier_Z.p[12]
.sym 44336 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44340 bf_stage1_1_5.twid_mult.multiplier_Z.t[4]
.sym 44342 bf_stage1_1_5.twid_mult.multiplier_Z.p[4]
.sym 44343 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44346 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44347 bf_stage1_1_5.twid_mult.multiplier_Z.p[5]
.sym 44349 bf_stage1_1_5.twid_mult.multiplier_Z.t[5]
.sym 44352 bf_stage1_3_7.twid_mult.multiplier_Z.count[1]
.sym 44353 bf_stage1_3_7.twid_mult.multiplier_Z.count[2]
.sym 44354 bf_stage1_3_7.twid_mult.multiplier_Z.count[4]
.sym 44355 bf_stage1_3_7.twid_mult.multiplier_Z.count[0]
.sym 44359 bf_stage1_1_5.twid_mult.multiplier_Z.t[11]
.sym 44360 bf_stage1_1_5.twid_mult.multiplier_Z.p[11]
.sym 44361 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44362 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 44363 CLK$SB_IO_IN_$glb_clk
.sym 44364 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 44369 bf_stage3_0_1.twid_mult.w_mult_r[1]
.sym 44371 bf_stage3_0_1.twid_mult.w_mult_r[4]
.sym 44375 bf_stage3_0_1.twid_mult.w_mult_r[3]
.sym 44376 bf_stage3_0_1.twid_mult.w_mult_r[0]
.sym 44378 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 44397 bf_stage3_0_1.twid_mult.multiplier_R.t[5]
.sym 44398 bf_stage1_1_5.twid_mult.multiplier_Z.t[6]
.sym 44399 bf_stage3_0_1.twid_mult.multiplier_R.t[4]
.sym 44403 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 44404 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 44415 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 44418 bf_stage1_1_5.twid_mult.multiplier_Z.p[11]
.sym 44424 bf_stage1_1_5.twid_mult.multiplier_Z.p[4]
.sym 44430 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 44432 bf_stage3_0_1.twid_mult.multiplier_R.t[5]
.sym 44434 bf_stage3_0_1.twid_mult.multiplier_R.t[4]
.sym 44447 bf_stage3_0_1.twid_mult.multiplier_R.t[4]
.sym 44449 bf_stage1_1_5.twid_mult.multiplier_Z.t[7]
.sym 44450 bf_stage1_1_5.twid_mult.multiplier_Z.p[7]
.sym 44451 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 44453 bf_stage3_0_1.twid_mult.multiplier_R.t[2]
.sym 44454 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44458 bf_stage3_0_1.twid_mult.multiplier_R.t[1]
.sym 44462 bf_stage3_0_1.twid_mult.multiplier_R.t[5]
.sym 44464 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 44466 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 44473 bf_stage3_0_1.twid_mult.multiplier_R.t[3]
.sym 44480 bf_stage3_0_1.twid_mult.multiplier_R.t[4]
.sym 44486 bf_stage3_0_1.twid_mult.multiplier_R.t[3]
.sym 44497 bf_stage3_0_1.twid_mult.multiplier_R.t[2]
.sym 44506 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 44512 bf_stage3_0_1.twid_mult.multiplier_R.t[5]
.sym 44516 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44517 bf_stage1_1_5.twid_mult.multiplier_Z.p[7]
.sym 44518 bf_stage1_1_5.twid_mult.multiplier_Z.t[7]
.sym 44521 bf_stage3_0_1.twid_mult.multiplier_R.t[1]
.sym 44525 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 44526 CLK$SB_IO_IN_$glb_clk
.sym 44527 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 44530 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 44534 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 44542 bf_stage3_0_1.twid_mult.multiplier_R.t[6]
.sym 44547 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 44549 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 44555 bf_stage3_0_1.twid_mult.multiplier_R.t[3]
.sym 44557 bf_stage3_0_1.twid_mult.multiplier_R.t[1]
.sym 44559 bf_stage3_0_1.twid_mult.multiplier_R.t[6]
.sym 44561 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44569 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44571 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 44581 bf_stage1_1_5.twid_mult.multiplier_Z.t[11]
.sym 44582 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 44583 bf_stage1_1_5.twid_mult.multiplier_Z.t[9]
.sym 44584 bf_stage1_1_5.twid_mult.multiplier_Z.p[11]
.sym 44585 bf_stage1_1_5.twid_mult.multiplier_Z.t[13]
.sym 44588 bf_stage1_1_5.twid_mult.multiplier_Z.t[7]
.sym 44595 bf_stage1_1_5.twid_mult.multiplier_Z.t[12]
.sym 44596 bf_stage1_1_5.twid_mult.multiplier_Z.t[8]
.sym 44600 bf_stage1_1_5.twid_mult.multiplier_Z.t[10]
.sym 44605 bf_stage1_1_5.twid_mult.multiplier_Z.t[12]
.sym 44609 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44610 bf_stage1_1_5.twid_mult.multiplier_Z.t[11]
.sym 44611 bf_stage1_1_5.twid_mult.multiplier_Z.p[11]
.sym 44617 bf_stage1_1_5.twid_mult.multiplier_Z.t[11]
.sym 44620 bf_stage1_1_5.twid_mult.multiplier_Z.t[7]
.sym 44626 bf_stage1_1_5.twid_mult.multiplier_Z.t[10]
.sym 44635 bf_stage1_1_5.twid_mult.multiplier_Z.t[13]
.sym 44640 bf_stage1_1_5.twid_mult.multiplier_Z.t[8]
.sym 44644 bf_stage1_1_5.twid_mult.multiplier_Z.t[9]
.sym 44648 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 44649 CLK$SB_IO_IN_$glb_clk
.sym 44650 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 44652 bf_stage3_0_1.twid_mult.w_mult_z[7]
.sym 44653 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44657 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44665 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 44669 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 44674 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 44675 bf_stage3_0_1.twid_mult.multiplier_R.p[1]
.sym 44676 bf_stage3_0_1.twid_mult.multiplier_R.p[3]
.sym 44678 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 44680 bf_stage3_0_1.twid_mult.multiplier_R.t[5]
.sym 44682 bf_stage3_0_1.twid_mult.multiplier_R.t[4]
.sym 44683 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 44686 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 44694 bf_stage1_1_5.twid_mult.multiplier_Z.t[12]
.sym 44695 bf_stage1_3_7.twid_mult.multiplier_Z.t[12]
.sym 44701 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44702 bf_stage1_3_7.twid_mult.multiplier_Z.t[2]
.sym 44709 bf_stage1_1_5.twid_mult.multiplier_Z.p[12]
.sym 44710 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 44712 bf_stage1_3_7.twid_mult.multiplier_Z.t[13]
.sym 44717 bf_stage1_3_7.twid_mult.multiplier_Z.t[4]
.sym 44721 bf_stage1_3_7.twid_mult.multiplier_Z.t[6]
.sym 44722 bf_stage1_3_7.twid_mult.multiplier_Z.t[5]
.sym 44723 bf_stage1_3_7.twid_mult.multiplier_Z.t[3]
.sym 44725 bf_stage1_3_7.twid_mult.multiplier_Z.t[6]
.sym 44732 bf_stage1_3_7.twid_mult.multiplier_Z.t[3]
.sym 44737 bf_stage1_1_5.twid_mult.multiplier_Z.t[12]
.sym 44739 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44740 bf_stage1_1_5.twid_mult.multiplier_Z.p[12]
.sym 44744 bf_stage1_3_7.twid_mult.multiplier_Z.t[13]
.sym 44752 bf_stage1_3_7.twid_mult.multiplier_Z.t[12]
.sym 44755 bf_stage1_3_7.twid_mult.multiplier_Z.t[5]
.sym 44761 bf_stage1_3_7.twid_mult.multiplier_Z.t[4]
.sym 44769 bf_stage1_3_7.twid_mult.multiplier_Z.t[2]
.sym 44771 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 44772 CLK$SB_IO_IN_$glb_clk
.sym 44773 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O_$glb_sr
.sym 44774 bf_stage3_0_1.twid_mult.multiplier_R.p[5]
.sym 44775 bf_stage3_0_1.twid_mult.multiplier_R.p[2]
.sym 44776 bf_stage3_0_1.twid_mult.multiplier_R.p[4]
.sym 44777 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44778 bf_stage3_0_1.twid_mult.multiplier_R.p[0]
.sym 44779 bf_stage3_0_1.twid_mult.multiplier_R.p[6]
.sym 44780 bf_stage3_0_1.twid_mult.multiplier_R.p[1]
.sym 44781 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44786 bf_stage1_3_7.twid_mult.multiplier_Z.p[9]
.sym 44791 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44792 bf_stage3_0_1.twid_mult.multiplier_Z.p[7]
.sym 44794 bf_stage1_3_7.twid_mult.multiplier_Z.t[14]
.sym 44796 bf_stage1_3_7.twid_mult.multiplier_Z.t[13]
.sym 44798 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 44802 bf_stage3_0_1.twid_mult.multiplier_Z.t[7]
.sym 44803 bf_stage1_3_7.twid_mult.multiplier_Z.t[13]
.sym 44805 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44808 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 44809 count[0]
.sym 44817 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44818 bf_stage3_0_1.twid_mult.multiplier_R.t[2]
.sym 44820 bf_stage1_1_5.twid_mult.multiplier_Z.p[8]
.sym 44821 bf_stage1_1_5.twid_mult.multiplier_Z.p[13]
.sym 44823 bf_stage1_1_5.twid_mult.multiplier_Z.t[13]
.sym 44824 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44825 bf_stage3_0_1.twid_mult.multiplier_R.t[3]
.sym 44826 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 44827 bf_stage3_0_1.twid_mult.multiplier_Z.t[6]
.sym 44828 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 44829 bf_stage1_1_5.twid_mult.multiplier_Z.t[8]
.sym 44831 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44836 bf_stage3_0_1.twid_mult.multiplier_R.p[3]
.sym 44840 bf_stage3_0_1.twid_mult.multiplier_R.p[2]
.sym 44842 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44848 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44849 bf_stage1_1_5.twid_mult.multiplier_Z.t[8]
.sym 44851 bf_stage1_1_5.twid_mult.multiplier_Z.p[8]
.sym 44854 bf_stage3_0_1.twid_mult.multiplier_R.t[2]
.sym 44855 bf_stage3_0_1.twid_mult.multiplier_R.p[2]
.sym 44857 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44861 bf_stage3_0_1.twid_mult.multiplier_R.p[3]
.sym 44862 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44863 bf_stage3_0_1.twid_mult.multiplier_R.t[3]
.sym 44878 bf_stage1_1_5.twid_mult.multiplier_Z.t[13]
.sym 44879 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44881 bf_stage1_1_5.twid_mult.multiplier_Z.p[13]
.sym 44885 bf_stage3_0_1.twid_mult.multiplier_Z.t[6]
.sym 44894 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 44895 CLK$SB_IO_IN_$glb_clk
.sym 44896 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 44899 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 44900 bf_stage3_2_3.twid_mult.multiplier_I.p[1]
.sym 44901 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 44902 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44904 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 44909 count_SB_DFFESR_Q_E
.sym 44915 bf_stage3_0_1.twid_mult.multiplier_Z.t[6]
.sym 44916 bf_stage3_0_1.twid_mult.multiplier_R.t[2]
.sym 44919 bf_stage3_0_1.twid_mult.multiplier_Z.t[3]
.sym 44930 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 44931 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 44932 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44947 count[1]
.sym 44949 count[3]
.sym 44950 count[4]
.sym 44951 count[5]
.sym 44953 count[7]
.sym 44960 count[6]
.sym 44964 count[2]
.sym 44965 count_SB_DFFESR_Q_E
.sym 44967 count_SB_DFFESR_Q_R
.sym 44969 count[0]
.sym 44970 $nextpnr_ICESTORM_LC_53$O
.sym 44973 count[0]
.sym 44976 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 44978 count[1]
.sym 44980 count[0]
.sym 44982 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 44984 count[2]
.sym 44986 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 44988 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 44990 count[3]
.sym 44992 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 44994 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 44996 count[4]
.sym 44998 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 45000 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 45002 count[5]
.sym 45004 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 45006 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 45009 count[6]
.sym 45010 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 45014 count[7]
.sym 45016 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 45017 count_SB_DFFESR_Q_E
.sym 45018 CLK$SB_IO_IN_$glb_clk
.sym 45019 count_SB_DFFESR_Q_R
.sym 45020 bf_stage3_0_1.twid_mult.multiplier_I.p[13]
.sym 45021 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45022 bf_stage3_0_1.twid_mult.multiplier_I.p[12]
.sym 45023 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45026 bf_stage3_0_1.twid_mult.multiplier_I.p[9]
.sym 45027 bf_stage3_0_1.twid_mult.multiplier_I.p[14]
.sym 45029 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 45037 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 45039 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 45045 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 45046 bf_stage3_2_3.twid_mult.multiplier_I.p[1]
.sym 45051 count[5]
.sym 45052 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 45054 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45061 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45063 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 45064 bf_stage1_3_7.twid_mult.multiplier_Z.t[9]
.sym 45065 bf_stage1_1_5.twid_mult.w_mult_r[12]
.sym 45066 bf_stage3_0_1.twid_mult.multiplier_I.t[13]
.sym 45067 bf_stage1_1_5.twid_mult.w_mult_r[13]
.sym 45068 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45070 bf_stage1_1_5.twid_mult.w_mult_r[14]
.sym 45071 bf_stage3_0_1.twid_mult.multiplier_I.t[11]
.sym 45072 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45073 bf_stage1_3_7.twid_mult.multiplier_Z.t[13]
.sym 45074 bf_stage1_3_7.twid_mult.multiplier_Z.p[9]
.sym 45076 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45077 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45080 bf_stage1_1_5.twid_mult.w_mult_z[14]
.sym 45082 bf_stage1_3_7.twid_mult.multiplier_Z.p[13]
.sym 45087 bf_stage3_0_1.twid_mult.multiplier_I.t[12]
.sym 45089 bf_stage1_1_5.twid_mult.w_mult_z[13]
.sym 45090 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 45092 bf_stage1_1_5.twid_mult.w_mult_z[12]
.sym 45094 bf_stage1_1_5.twid_mult.w_mult_r[12]
.sym 45095 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45096 bf_stage1_1_5.twid_mult.w_mult_z[12]
.sym 45100 bf_stage1_1_5.twid_mult.w_mult_z[14]
.sym 45101 bf_stage1_1_5.twid_mult.w_mult_r[14]
.sym 45103 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45109 bf_stage3_0_1.twid_mult.multiplier_I.t[11]
.sym 45112 bf_stage1_3_7.twid_mult.multiplier_Z.t[13]
.sym 45113 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45114 bf_stage1_3_7.twid_mult.multiplier_Z.p[13]
.sym 45121 bf_stage3_0_1.twid_mult.multiplier_I.t[13]
.sym 45124 bf_stage3_0_1.twid_mult.multiplier_I.t[12]
.sym 45130 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45132 bf_stage1_3_7.twid_mult.multiplier_Z.p[9]
.sym 45133 bf_stage1_3_7.twid_mult.multiplier_Z.t[9]
.sym 45137 bf_stage1_1_5.twid_mult.w_mult_r[13]
.sym 45138 bf_stage1_1_5.twid_mult.w_mult_z[13]
.sym 45139 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45140 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 45141 CLK$SB_IO_IN_$glb_clk
.sym 45142 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 45143 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45144 bf_stage3_2_3.twid_mult.multiplier_R.t[2]
.sym 45149 bf_stage3_2_3.twid_mult.multiplier_R.t[1]
.sym 45150 bf_stage3_2_3.twid_mult.multiplier_R.t[3]
.sym 45154 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 45156 bf_stage3_0_1.twid_mult.multiplier_I.p[9]
.sym 45157 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 45159 bf_stage3_0_1.twid_mult.multiplier_I.t[11]
.sym 45164 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 45167 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 45169 bf_stage3_2_3.twid_mult.multiplier_I.p[3]
.sym 45171 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 45174 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 45175 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 45184 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45185 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45186 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 45188 bf_stage1_3_7.twid_mult.multiplier_Z.t[12]
.sym 45190 bf_stage3_2_3.twid_mult.multiplier_R.p[1]
.sym 45195 bf_stage1_3_7.twid_mult.multiplier_Z.p[12]
.sym 45197 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 45199 bf_stage3_2_3.twid_mult.multiplier_R.p[3]
.sym 45201 bf_stage3_2_3.twid_mult.multiplier_R.t[2]
.sym 45203 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 45204 bf_stage1_1_5.twid_mult.w_mult_r[12]
.sym 45205 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45206 bf_stage3_2_3.twid_mult.multiplier_R.t[1]
.sym 45207 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45208 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 45209 bf_stage3_2_3.twid_mult.multiplier_R.p[2]
.sym 45210 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45214 bf_stage1_1_5.twid_mult.w_mult_r[13]
.sym 45215 bf_stage3_2_3.twid_mult.multiplier_R.t[3]
.sym 45217 bf_stage1_3_7.twid_mult.multiplier_Z.p[12]
.sym 45218 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45219 bf_stage1_3_7.twid_mult.multiplier_Z.t[12]
.sym 45223 bf_stage3_2_3.twid_mult.multiplier_R.t[2]
.sym 45224 bf_stage3_2_3.twid_mult.multiplier_R.p[2]
.sym 45225 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45229 bf_stage3_2_3.twid_mult.multiplier_R.t[1]
.sym 45230 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 45231 bf_stage3_2_3.twid_mult.multiplier_R.p[1]
.sym 45232 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 45236 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45237 bf_stage1_1_5.twid_mult.w_mult_r[13]
.sym 45243 bf_stage1_1_5.twid_mult.w_mult_r[12]
.sym 45244 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45247 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45248 bf_stage3_2_3.twid_mult.multiplier_R.p[2]
.sym 45249 bf_stage3_2_3.twid_mult.multiplier_R.t[2]
.sym 45253 bf_stage3_2_3.twid_mult.multiplier_R.t[1]
.sym 45254 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 45255 bf_stage3_2_3.twid_mult.multiplier_R.p[1]
.sym 45256 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 45259 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45260 bf_stage3_2_3.twid_mult.multiplier_R.p[3]
.sym 45262 bf_stage3_2_3.twid_mult.multiplier_R.t[3]
.sym 45263 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 45264 CLK$SB_IO_IN_$glb_clk
.sym 45265 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 45266 bf_stage3_2_3.twid_mult.w_mult_i[2]
.sym 45267 bf_stage3_2_3.twid_mult.w_mult_i[0]
.sym 45268 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 45270 bf_stage3_2_3.twid_mult.w_mult_i[4]
.sym 45271 $PACKER_VCC_NET
.sym 45272 bf_stage3_2_3.twid_mult.w_mult_i[1]
.sym 45273 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45285 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 45289 bf_stage3_0_1.twid_mult.multiplier_I.p[11]
.sym 45290 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 45291 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 45292 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 45295 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45296 write_addr[0]
.sym 45298 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45299 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 45300 write_addr[3]
.sym 45301 bf_stage3_2_3.twid_mult.multiplier_R.p[3]
.sym 45310 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45311 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45314 bf_stage1_3_7.twid_mult.multiplier_Z.p[14]
.sym 45317 bf_stage1_1_5.twid_mult.w_mult_z[12]
.sym 45318 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 45319 bf_stage1_1_5.twid_mult.w_mult_z[13]
.sym 45324 w_stage12_r7[5]
.sym 45325 w_stage12_r7[6]
.sym 45326 bf_stage1_3_7.twid_mult.multiplier_Z.p[12]
.sym 45328 bf_stage1_3_7.twid_mult.multiplier_Z.p[9]
.sym 45336 bf_stage1_3_7.twid_mult.multiplier_Z.p[13]
.sym 45341 bf_stage1_1_5.twid_mult.w_mult_z[12]
.sym 45342 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45343 w_stage12_r7[5]
.sym 45348 bf_stage1_3_7.twid_mult.multiplier_Z.p[12]
.sym 45354 bf_stage1_3_7.twid_mult.multiplier_Z.p[13]
.sym 45360 bf_stage1_3_7.twid_mult.multiplier_Z.p[14]
.sym 45364 w_stage12_r7[6]
.sym 45370 bf_stage1_1_5.twid_mult.w_mult_z[13]
.sym 45372 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45373 w_stage12_r7[6]
.sym 45377 bf_stage1_3_7.twid_mult.multiplier_Z.p[9]
.sym 45382 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45384 bf_stage1_1_5.twid_mult.w_mult_z[13]
.sym 45386 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 45387 CLK$SB_IO_IN_$glb_clk
.sym 45391 write_addr[2]
.sym 45392 write_addr[3]
.sym 45393 write_addr[4]
.sym 45394 write_addr[5]
.sym 45395 write_addr[6]
.sym 45396 write_addr[7]
.sym 45398 $PACKER_VCC_NET
.sym 45401 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 45404 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 45411 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 45416 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 45420 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 45422 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 45423 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45424 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 45432 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 45433 w_stage12_r7[7]
.sym 45441 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 45476 w_stage12_r7[7]
.sym 45506 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 45509 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 45510 CLK$SB_IO_IN_$glb_clk
.sym 45512 bf_stage3_0_1.twid_mult.multiplier_R.p[7]
.sym 45515 bf_stage3_0_1.twid_mult.multiplier_R.p[8]
.sym 45519 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45527 write_addr[3]
.sym 45542 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45546 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 45547 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 45555 w_stage12_r7[5]
.sym 45557 bf_stage2_4_6.twid_mult.multiplier_I.count[4]
.sym 45558 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 45560 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 45562 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 45565 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45566 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 45568 bf_stage1_1_5.twid_mult.w_mult_z[12]
.sym 45571 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 45576 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 45579 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 45580 bf_stage2_4_6.twid_mult.multiplier_I.count[3]
.sym 45584 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 45585 $nextpnr_ICESTORM_LC_69$O
.sym 45587 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 45591 bf_stage2_4_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 45593 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 45595 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 45597 bf_stage2_4_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 45599 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 45601 bf_stage2_4_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 45603 bf_stage2_4_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 45605 bf_stage2_4_6.twid_mult.multiplier_I.count[3]
.sym 45607 bf_stage2_4_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 45610 bf_stage2_4_6.twid_mult.multiplier_I.count[4]
.sym 45613 bf_stage2_4_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 45616 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45617 bf_stage1_1_5.twid_mult.w_mult_z[12]
.sym 45623 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 45624 w_stage12_r7[5]
.sym 45625 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 45628 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 45632 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 45633 CLK$SB_IO_IN_$glb_clk
.sym 45634 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 45635 bf_stage3_2_3.twid_mult.multiplier_R.t[4]
.sym 45636 bf_stage3_2_3.twid_mult.multiplier_R.t[5]
.sym 45637 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 45640 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45650 bf_stage3_0_1.twid_mult.multiplier_R.p[8]
.sym 45653 bf_stage3_0_1.twid_mult.multiplier_R.t[7]
.sym 45655 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 45659 bf_stage3_0_1.twid_mult.w_mult_z[7]
.sym 45661 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 45662 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45664 write_addr[2]
.sym 45665 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 45666 bf_stage3_2_3.twid_mult.multiplier_I.p[3]
.sym 45667 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 45668 bf_stage3_0_1.twid_mult.multiplier_Z.t[8]
.sym 45669 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 45670 bf_stage3_2_3.twid_mult.multiplier_R.t[5]
.sym 45677 w_stage12_r7[6]
.sym 45678 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 45679 w_stage12_r7[7]
.sym 45681 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 45682 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 45687 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 45689 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 45690 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 45691 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 45692 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 45693 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 45694 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 45695 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45696 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 45697 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 45699 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 45700 bf_stage3_2_3.twid_mult.multiplier_R.t[4]
.sym 45702 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45703 bf_stage3_2_3.twid_mult.multiplier_R.p[4]
.sym 45707 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 45709 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 45710 w_stage12_r7[6]
.sym 45711 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 45715 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 45716 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 45717 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 45718 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 45722 w_stage12_r7[7]
.sym 45723 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 45724 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45727 bf_stage3_2_3.twid_mult.multiplier_R.t[4]
.sym 45729 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45730 bf_stage3_2_3.twid_mult.multiplier_R.p[4]
.sym 45733 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 45734 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 45735 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 45736 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 45739 w_stage12_r7[7]
.sym 45741 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45746 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 45747 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 45752 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 45754 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 45755 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 45756 CLK$SB_IO_IN_$glb_clk
.sym 45757 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 45758 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 45759 bf_stage3_2_3.twid_mult.w_mult_i[5]
.sym 45760 bf_stage3_2_3.twid_mult.w_mult_i[3]
.sym 45761 bf_stage3_2_3.twid_mult.w_mult_i[6]
.sym 45763 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 45764 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 45766 bf_stage3_2_3.twid_mult.multiplier_R.count[2]
.sym 45767 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 45777 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 45779 bf_stage3_2_3.twid_mult.multiplier_R.t[5]
.sym 45780 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 45781 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 45784 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 45785 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 45787 write_data[6]
.sym 45788 write_addr[3]
.sym 45790 write_en
.sym 45791 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 45792 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 45801 bf_stage3_0_1.twid_mult.multiplier_Z.t[7]
.sym 45803 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 45804 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 45805 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 45806 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 45807 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 45808 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 45809 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[7]
.sym 45810 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 45811 bf_stage3_4_5.w_neg_b_re[4]
.sym 45812 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 45813 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45814 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 45815 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 45817 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 45818 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 45819 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 45821 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 45823 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 45824 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 45828 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45832 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 45833 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 45834 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 45835 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 45838 bf_stage3_4_5.w_neg_b_re[4]
.sym 45839 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 45841 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 45844 bf_stage3_0_1.twid_mult.multiplier_Z.t[7]
.sym 45850 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 45851 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45852 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 45853 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 45856 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 45857 bf_stage3_4_5.w_neg_b_re[4]
.sym 45858 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 45862 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 45863 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 45864 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45865 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 45868 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 45869 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 45874 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 45875 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 45876 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[7]
.sym 45877 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 45878 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 45879 CLK$SB_IO_IN_$glb_clk
.sym 45880 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 45881 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 45883 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 45884 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 45885 bf_stage3_0_1.twid_mult.w_mult_r[7]
.sym 45886 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 45888 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 45896 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 45897 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 45899 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 45900 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 45905 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 45910 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 45911 bf_stage3_4_5.w_e_re[5]
.sym 45912 bf_stage3_4_5.twid_mult.multiplier_R.p[1]
.sym 45913 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 45914 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 45915 bf_stage3_4_5.twid_mult.multiplier_R.t[4]
.sym 45922 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 45924 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 45925 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 45926 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 45927 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 45928 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 45930 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 45931 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 45932 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 45933 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 45934 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 45935 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 45936 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 45937 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 45938 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 45939 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 45940 write_data_SB_DFFESR_Q_E
.sym 45941 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 45942 write_data_SB_DFFESR_Q_R
.sym 45943 bf_stage3_4_5.w_neg_b_re[5]
.sym 45944 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 45946 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 45947 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 45948 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 45949 bf_stage3_4_5.w_neg_b_re[3]
.sym 45951 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 45952 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 45955 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 45956 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 45957 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 45958 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 45961 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 45962 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 45963 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 45964 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 45967 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 45968 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 45969 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 45970 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 45973 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 45974 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 45975 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 45976 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 45979 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 45980 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 45981 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 45986 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 45987 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 45988 bf_stage3_4_5.w_neg_b_re[3]
.sym 45991 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 45992 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 45994 bf_stage3_4_5.w_neg_b_re[5]
.sym 45997 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 45998 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 45999 bf_stage3_4_5.w_neg_b_re[5]
.sym 46001 write_data_SB_DFFESR_Q_E
.sym 46002 CLK$SB_IO_IN_$glb_clk
.sym 46003 write_data_SB_DFFESR_Q_R
.sym 46004 bf_stage3_4_5.twid_mult.multiplier_R.t[1]
.sym 46005 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 46006 write_data_SB_DFFESR_Q_E
.sym 46007 bf_stage3_4_5.twid_mult.multiplier_R.t[4]
.sym 46008 write_data_SB_DFFESR_Q_R
.sym 46009 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46010 bf_stage3_4_5.twid_mult.multiplier_R.t[3]
.sym 46011 bf_stage3_4_5.twid_mult.multiplier_R.t[2]
.sym 46020 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 46022 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46023 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 46027 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 46029 bf_stage3_4_5.twid_mult.w_mult_r[1]
.sym 46034 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 46036 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 46038 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 46039 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 46045 bf_stage3_4_5.twid_mult.multiplier_R.p[3]
.sym 46046 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46047 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 46048 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46049 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 46050 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 46052 bf_stage3_4_5.twid_mult.multiplier_R.p[2]
.sym 46056 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 46058 bf_stage3_4_5.twid_mult.multiplier_R.p[0]
.sym 46060 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 46061 bf_stage3_4_5.twid_mult.multiplier_R.t[1]
.sym 46062 bf_stage3_4_5.twid_mult.multiplier_R.p[1]
.sym 46063 bf_stage3_4_5.twid_mult.multiplier_R.p[4]
.sym 46066 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46067 bf_stage3_4_5.twid_mult.multiplier_R.t[3]
.sym 46068 bf_stage3_4_5.w_e_re[2]
.sym 46069 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 46070 bf_stage3_4_5.twid_mult.w_neg_y[1]
.sym 46071 bf_stage3_4_5.twid_mult.multiplier_R.t[0]
.sym 46072 bf_stage3_4_5.twid_mult.multiplier_R.t[4]
.sym 46075 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 46076 bf_stage3_4_5.twid_mult.multiplier_R.t[2]
.sym 46078 bf_stage3_4_5.twid_mult.multiplier_R.t[3]
.sym 46079 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46080 bf_stage3_4_5.twid_mult.multiplier_R.p[3]
.sym 46084 bf_stage3_4_5.twid_mult.multiplier_R.p[1]
.sym 46085 bf_stage3_4_5.twid_mult.multiplier_R.p[0]
.sym 46086 bf_stage3_4_5.twid_mult.multiplier_R.t[0]
.sym 46087 bf_stage3_4_5.twid_mult.multiplier_R.t[1]
.sym 46090 bf_stage3_4_5.twid_mult.multiplier_R.p[4]
.sym 46091 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46092 bf_stage3_4_5.twid_mult.multiplier_R.t[4]
.sym 46096 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46097 bf_stage3_4_5.twid_mult.multiplier_R.t[2]
.sym 46098 bf_stage3_4_5.twid_mult.multiplier_R.p[2]
.sym 46103 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 46104 bf_stage3_4_5.twid_mult.w_neg_y[1]
.sym 46105 bf_stage3_4_5.w_e_re[2]
.sym 46110 bf_stage3_4_5.twid_mult.multiplier_R.t[0]
.sym 46111 bf_stage3_4_5.twid_mult.multiplier_R.p[0]
.sym 46114 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 46115 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 46116 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 46117 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 46120 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46122 bf_stage3_4_5.twid_mult.multiplier_R.p[2]
.sym 46123 bf_stage3_4_5.twid_mult.multiplier_R.t[2]
.sym 46124 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 46125 CLK$SB_IO_IN_$glb_clk
.sym 46126 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 46127 bf_stage3_4_5.twid_mult.multiplier_Z.t[5]
.sym 46128 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 46129 bf_stage3_4_5.twid_mult.multiplier_R.t[0]
.sym 46130 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 46131 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 46132 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46133 bf_stage3_4_5.twid_mult.multiplier_R.p[4]
.sym 46134 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 46150 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 46151 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 46154 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 46155 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 46156 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 46157 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 46159 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 46161 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 46162 bf_stage3_4_5.twid_mult.multiplier_R.p[2]
.sym 46168 bf_stage3_4_5.twid_mult.multiplier_Z.p[5]
.sym 46169 bf_stage3_4_5.twid_mult.w_neg_y[1]
.sym 46170 bf_stage3_4_5.twid_mult.w_neg_y[2]
.sym 46171 bf_stage3_4_5.w_e_re[3]
.sym 46175 bf_stage3_4_5.w_e_re[2]
.sym 46176 bf_stage3_4_5.twid_mult.multiplier_R.t[1]
.sym 46177 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 46178 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46179 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 46180 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 46181 bf_stage3_4_5.twid_mult.multiplier_R.p[0]
.sym 46182 bf_stage3_4_5.twid_mult.multiplier_R.p[1]
.sym 46183 bf_stage3_4_5.twid_mult.multiplier_Z.p[4]
.sym 46186 bf_stage3_4_5.twid_mult.multiplier_R.t[0]
.sym 46188 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46192 bf_stage3_4_5.twid_mult.multiplier_Z.t[4]
.sym 46194 bf_stage3_4_5.twid_mult.multiplier_Z.t[5]
.sym 46201 bf_stage3_4_5.twid_mult.w_neg_y[2]
.sym 46202 bf_stage3_4_5.w_e_re[3]
.sym 46204 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 46207 bf_stage3_4_5.twid_mult.multiplier_R.t[1]
.sym 46208 bf_stage3_4_5.twid_mult.multiplier_R.p[0]
.sym 46209 bf_stage3_4_5.twid_mult.multiplier_R.p[1]
.sym 46210 bf_stage3_4_5.twid_mult.multiplier_R.t[0]
.sym 46213 bf_stage3_4_5.twid_mult.multiplier_Z.p[5]
.sym 46215 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46216 bf_stage3_4_5.twid_mult.multiplier_Z.t[5]
.sym 46219 bf_stage3_4_5.w_e_re[2]
.sym 46220 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 46221 bf_stage3_4_5.twid_mult.w_neg_y[1]
.sym 46225 bf_stage3_4_5.twid_mult.multiplier_Z.p[4]
.sym 46226 bf_stage3_4_5.twid_mult.multiplier_Z.t[4]
.sym 46228 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46231 bf_stage3_4_5.w_e_re[3]
.sym 46232 bf_stage3_4_5.twid_mult.w_neg_y[2]
.sym 46233 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 46240 bf_stage3_4_5.twid_mult.multiplier_R.p[1]
.sym 46244 bf_stage3_4_5.twid_mult.multiplier_R.p[0]
.sym 46247 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 46248 CLK$SB_IO_IN_$glb_clk
.sym 46250 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 46251 bf_stage3_4_5.twid_mult.w_mult_z[2]
.sym 46252 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 46253 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 46254 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 46255 bf_stage3_4_5.twid_mult.w_mult_z[3]
.sym 46256 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46257 bf_stage3_4_5.twid_mult.w_mult_z[1]
.sym 46258 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 46266 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 46271 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 46275 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 46276 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 46277 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 46279 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 46280 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46283 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 46284 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 46291 bf_stage3_4_5.twid_mult.multiplier_Z.p[5]
.sym 46292 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 46293 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46294 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46295 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46296 bf_stage3_4_5.twid_mult.multiplier_Z.t[3]
.sym 46297 bf_stage3_4_5.twid_mult.multiplier_Z.t[6]
.sym 46298 bf_stage3_4_5.twid_mult.multiplier_Z.p[4]
.sym 46299 bf_stage3_4_5.twid_mult.multiplier_Z.t[5]
.sym 46300 bf_stage3_4_5.twid_mult.multiplier_Z.t[4]
.sym 46301 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46302 bf_stage3_4_5.twid_mult.multiplier_Z.p[1]
.sym 46303 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46304 bf_stage3_4_5.twid_mult.multiplier_Z.p[3]
.sym 46305 bf_stage3_4_5.twid_mult.multiplier_Z.p[6]
.sym 46308 bf_stage3_4_5.twid_mult.multiplier_Z.p[0]
.sym 46309 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46311 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 46318 bf_stage3_4_5.twid_mult.multiplier_Z.t[1]
.sym 46319 bf_stage3_4_5.twid_mult.multiplier_Z.p[2]
.sym 46321 bf_stage3_4_5.twid_mult.multiplier_Z.t[2]
.sym 46324 bf_stage3_4_5.twid_mult.multiplier_Z.p[5]
.sym 46325 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46327 bf_stage3_4_5.twid_mult.multiplier_Z.t[5]
.sym 46330 bf_stage3_4_5.twid_mult.multiplier_Z.p[0]
.sym 46332 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 46336 bf_stage3_4_5.twid_mult.multiplier_Z.p[3]
.sym 46337 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46339 bf_stage3_4_5.twid_mult.multiplier_Z.t[3]
.sym 46342 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 46343 bf_stage3_4_5.twid_mult.multiplier_Z.t[1]
.sym 46344 bf_stage3_4_5.twid_mult.multiplier_Z.p[0]
.sym 46345 bf_stage3_4_5.twid_mult.multiplier_Z.p[1]
.sym 46348 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46349 bf_stage3_4_5.twid_mult.multiplier_Z.t[2]
.sym 46351 bf_stage3_4_5.twid_mult.multiplier_Z.p[2]
.sym 46354 bf_stage3_4_5.twid_mult.multiplier_Z.t[3]
.sym 46355 bf_stage3_4_5.twid_mult.multiplier_Z.p[3]
.sym 46356 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46361 bf_stage3_4_5.twid_mult.multiplier_Z.p[6]
.sym 46362 bf_stage3_4_5.twid_mult.multiplier_Z.t[6]
.sym 46363 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46367 bf_stage3_4_5.twid_mult.multiplier_Z.t[4]
.sym 46368 bf_stage3_4_5.twid_mult.multiplier_Z.p[4]
.sym 46369 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46370 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46371 CLK$SB_IO_IN_$glb_clk
.sym 46372 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 46373 bf_stage3_4_5.twid_mult.w_mult_z[0]
.sym 46374 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 46375 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 46376 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 46377 bf_stage3_4_5.twid_mult.w_mult_z[7]
.sym 46378 bf_stage3_4_5.twid_mult.w_mult_z[6]
.sym 46379 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 46380 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 46387 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 46389 bf_stage3_4_5.twid_mult.multiplier_R.p[3]
.sym 46390 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 46393 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 46399 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 46400 bf_stage3_4_5.twid_mult.multiplier_R.t[4]
.sym 46401 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 46402 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 46403 bf_stage3_4_5.twid_mult.multiplier_Z.t[6]
.sym 46406 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 46407 bf_stage3_4_5.twid_mult.multiplier_Z.t[2]
.sym 46415 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 46417 bf_stage3_4_5.twid_mult.multiplier_Z.p[1]
.sym 46418 bf_stage3_4_5.twid_mult.multiplier_Z.p[2]
.sym 46420 bf_stage3_4_5.twid_mult.multiplier_R.p[6]
.sym 46423 bf_stage3_4_5.twid_mult.multiplier_Z.p[0]
.sym 46426 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46427 bf_stage3_4_5.twid_mult.multiplier_Z.t[1]
.sym 46428 bf_stage3_4_5.twid_mult.multiplier_Z.p[6]
.sym 46429 bf_stage3_4_5.twid_mult.multiplier_Z.t[6]
.sym 46432 bf_stage3_4_5.twid_mult.multiplier_R.p[2]
.sym 46433 bf_stage3_4_5.twid_mult.multiplier_Z.t[2]
.sym 46434 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46441 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 46460 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46461 bf_stage3_4_5.twid_mult.multiplier_Z.t[6]
.sym 46462 bf_stage3_4_5.twid_mult.multiplier_Z.p[6]
.sym 46466 bf_stage3_4_5.twid_mult.multiplier_Z.p[2]
.sym 46467 bf_stage3_4_5.twid_mult.multiplier_Z.t[2]
.sym 46468 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46471 bf_stage3_4_5.twid_mult.multiplier_Z.p[0]
.sym 46472 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 46473 bf_stage3_4_5.twid_mult.multiplier_Z.t[1]
.sym 46474 bf_stage3_4_5.twid_mult.multiplier_Z.p[1]
.sym 46478 bf_stage3_4_5.twid_mult.multiplier_R.p[6]
.sym 46483 bf_stage3_4_5.twid_mult.multiplier_R.p[2]
.sym 46493 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 46494 CLK$SB_IO_IN_$glb_clk
.sym 46496 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 46497 bf_stage3_4_5.twid_mult.w_mult_z[14]
.sym 46498 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46499 bf_stage3_4_5.twid_mult.w_mult_z[13]
.sym 46500 bf_stage3_4_5.twid_mult.w_mult_z[12]
.sym 46501 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46502 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 46503 bf_stage3_4_5.twid_mult.w_mult_z[10]
.sym 46509 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 46513 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 46520 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 46526 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 46529 bf_stage3_4_5.twid_mult.multiplier_Z.p[7]
.sym 46531 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 46537 bf_stage3_4_5.twid_mult.multiplier_Z.p[11]
.sym 46539 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 46541 bf_stage3_4_5.twid_mult.multiplier_Z.p[10]
.sym 46544 bf_stage3_4_5.twid_mult.multiplier_Z.p[9]
.sym 46545 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46547 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46550 bf_stage3_4_5.twid_mult.multiplier_Z.t[10]
.sym 46551 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46552 bf_stage3_4_5.twid_mult.multiplier_Z.t[9]
.sym 46555 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46557 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 46559 bf_stage3_4_5.twid_mult.multiplier_R.p[6]
.sym 46560 bf_stage3_4_5.twid_mult.multiplier_Z.t[11]
.sym 46561 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 46565 bf_stage3_4_5.twid_mult.multiplier_R.t[6]
.sym 46570 bf_stage3_4_5.twid_mult.multiplier_Z.p[10]
.sym 46571 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46572 bf_stage3_4_5.twid_mult.multiplier_Z.t[10]
.sym 46582 bf_stage3_4_5.twid_mult.multiplier_Z.t[9]
.sym 46583 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46585 bf_stage3_4_5.twid_mult.multiplier_Z.p[9]
.sym 46590 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 46606 bf_stage3_4_5.twid_mult.multiplier_R.p[6]
.sym 46608 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46609 bf_stage3_4_5.twid_mult.multiplier_R.t[6]
.sym 46612 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46613 bf_stage3_4_5.twid_mult.multiplier_Z.p[11]
.sym 46614 bf_stage3_4_5.twid_mult.multiplier_Z.t[11]
.sym 46616 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 46617 CLK$SB_IO_IN_$glb_clk
.sym 46618 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 46620 bf_stage3_4_5.twid_mult.multiplier_R.t[5]
.sym 46623 bf_stage3_4_5.twid_mult.multiplier_R.t[6]
.sym 46624 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 46625 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46629 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 46636 bf_stage3_4_5.twid_mult.w_mult_z[10]
.sym 46643 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 46646 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 46650 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 46651 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 46652 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 46653 bf_stage3_4_5.twid_mult.multiplier_Z.t[7]
.sym 46654 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 46664 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46667 bf_stage3_4_5.twid_mult.multiplier_Z.p[9]
.sym 46668 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46674 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46676 bf_stage3_4_5.twid_mult.multiplier_Z.t[9]
.sym 46678 bf_stage3_4_5.twid_mult.multiplier_Z.p[7]
.sym 46679 bf_stage3_4_5.twid_mult.multiplier_Z.t[7]
.sym 46680 bf_stage3_4_5.twid_mult.multiplier_Z.p[8]
.sym 46686 bf_stage3_4_5.twid_mult.multiplier_Z.t[8]
.sym 46687 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46689 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 46693 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46695 bf_stage3_4_5.twid_mult.multiplier_Z.p[7]
.sym 46696 bf_stage3_4_5.twid_mult.multiplier_Z.t[7]
.sym 46705 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46706 bf_stage3_4_5.twid_mult.multiplier_Z.t[7]
.sym 46707 bf_stage3_4_5.twid_mult.multiplier_Z.p[7]
.sym 46718 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46719 bf_stage3_4_5.twid_mult.multiplier_Z.p[8]
.sym 46720 bf_stage3_4_5.twid_mult.multiplier_Z.t[8]
.sym 46729 bf_stage3_4_5.twid_mult.multiplier_Z.p[8]
.sym 46730 bf_stage3_4_5.twid_mult.multiplier_Z.t[8]
.sym 46732 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46735 bf_stage3_4_5.twid_mult.multiplier_Z.p[9]
.sym 46737 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46738 bf_stage3_4_5.twid_mult.multiplier_Z.t[9]
.sym 46739 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46740 CLK$SB_IO_IN_$glb_clk
.sym 46741 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 46742 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 46743 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 46744 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 46745 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 46746 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 46747 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 46748 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 46749 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 46755 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 46756 bf_stage3_4_5.twid_mult.multiplier_Z.p[11]
.sym 46760 bf_stage3_4_5.twid_mult.w_mult_z[8]
.sym 46761 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 46762 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 46764 bf_stage3_4_5.twid_mult.multiplier_Z.p[8]
.sym 46767 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 46769 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 46771 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 46772 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 46773 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 46774 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 46776 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 46777 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 46789 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46793 bf_stage2_4_6.twid_mult.w_mult_z[2]
.sym 46804 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 46806 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 46808 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 46809 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 46810 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 46811 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 46822 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 46823 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 46824 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 46834 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 46835 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46836 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 46837 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 46855 bf_stage2_4_6.twid_mult.w_mult_z[2]
.sym 46858 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 46860 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 46865 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 46866 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 46867 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 46868 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 46869 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 46870 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 46871 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 46872 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 46879 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 46887 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 46889 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 46890 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 46893 bf_stage2_4_6.twid_mult.multiplier_I.p[12]
.sym 46896 bf_stage2_4_6.twid_mult.w_mult_i[11]
.sym 46898 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 46899 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 46912 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 46917 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 46922 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 46926 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 46927 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 46929 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 46930 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 46934 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 46937 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 46938 $nextpnr_ICESTORM_LC_67$O
.sym 46940 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 46944 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 46947 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 46948 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 46950 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 46953 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 46954 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 46956 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 46959 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 46960 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 46962 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 46965 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 46966 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 46968 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 46970 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 46972 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 46974 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 46976 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 46978 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 46980 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 46982 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 46984 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 46988 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 46989 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 46990 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 46991 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 46992 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[0]
.sym 46993 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 46994 bf_stage2_4_6.twid_mult.w_mult_i[12]
.sym 46995 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 47011 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 47014 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 47018 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 47019 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 47023 bf_stage2_4_6.twid_mult.w_neg_z[7]
.sym 47024 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 47032 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 47033 bf_stage2_4_6.twid_mult.multiplier_I.p[9]
.sym 47034 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 47039 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 47044 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 47045 bf_stage2_4_6.twid_mult.w_mult_z[14]
.sym 47046 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 47047 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 47055 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 47056 bf_stage2_4_6.twid_mult.w_mult_i[14]
.sym 47059 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 47061 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 47063 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 47065 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 47067 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 47070 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 47071 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 47073 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 47076 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 47077 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 47079 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 47082 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 47083 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 47085 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 47087 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 47089 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 47091 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_1_O[3]
.sym 47094 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 47095 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 47098 bf_stage2_4_6.twid_mult.w_mult_i[14]
.sym 47099 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 47100 bf_stage2_4_6.twid_mult.w_mult_z[14]
.sym 47101 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_1_O[3]
.sym 47107 bf_stage2_4_6.twid_mult.multiplier_I.p[9]
.sym 47108 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 47109 CLK$SB_IO_IN_$glb_clk
.sym 47111 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 47112 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 47113 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 47114 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 47115 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 47116 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[1]
.sym 47117 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 47118 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 47125 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 47127 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 47129 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 47133 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 47136 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 47139 bf_stage2_4_6.twid_mult.multiplier_Z.t[6]
.sym 47142 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 47146 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 47152 bf_stage2_4_6.twid_mult.w_neg_z[8]
.sym 47154 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 47155 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 47156 bf_stage2_4_6.twid_mult.multiplier_Z.p[6]
.sym 47157 bf_stage2_4_6.twid_mult.multiplier_Z.t[6]
.sym 47159 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 47160 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 47161 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 47165 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 47166 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 47167 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 47170 bf_stage2_4_6.twid_mult.w_mult_i[7]
.sym 47171 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_I0[1]
.sym 47172 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 47173 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 47176 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47179 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 47180 bf_stage2_4_6.twid_mult.w_mult_i[8]
.sym 47181 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 47183 bf_stage2_4_6.twid_mult.w_neg_z[7]
.sym 47185 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 47186 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 47187 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 47188 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 47192 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 47193 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 47197 bf_stage2_4_6.twid_mult.w_mult_i[7]
.sym 47198 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 47199 bf_stage2_4_6.twid_mult.w_neg_z[7]
.sym 47200 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_I0[1]
.sym 47206 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 47210 bf_stage2_4_6.twid_mult.multiplier_Z.t[6]
.sym 47211 bf_stage2_4_6.twid_mult.multiplier_Z.p[6]
.sym 47212 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47215 bf_stage2_4_6.twid_mult.w_mult_i[8]
.sym 47216 bf_stage2_4_6.twid_mult.w_neg_z[7]
.sym 47217 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_I0[1]
.sym 47218 bf_stage2_4_6.twid_mult.w_mult_i[7]
.sym 47221 bf_stage2_4_6.twid_mult.w_neg_z[8]
.sym 47222 bf_stage2_4_6.twid_mult.w_mult_i[8]
.sym 47223 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 47229 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 47231 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 47232 CLK$SB_IO_IN_$glb_clk
.sym 47233 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 47235 bf_stage3_6_7.w_neg_b_re[1]
.sym 47236 bf_stage3_6_7.w_neg_b_re[2]
.sym 47237 bf_stage3_6_7.w_neg_b_re[3]
.sym 47238 bf_stage3_6_7.w_neg_b_re[4]
.sym 47239 bf_stage3_6_7.w_neg_b_re[5]
.sym 47240 bf_stage3_6_7.w_neg_b_re[6]
.sym 47241 bf_stage3_6_7.w_neg_b_re[7]
.sym 47258 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 47259 bf_stage2_4_6.twid_mult.w_mult_i[10]
.sym 47260 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 47262 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 47263 bf_stage2_4_6.twid_mult.w_mult_i[13]
.sym 47264 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 47265 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 47267 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 47268 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 47269 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 47277 bf_stage2_4_6.twid_mult.multiplier_Z.p[11]
.sym 47278 bf_stage2_4_6.twid_mult.multiplier_Z.p[10]
.sym 47280 bf_stage2_4_6.twid_mult.w_mult_r[8]
.sym 47281 bf_stage2_4_6.twid_mult.w_mult_r[9]
.sym 47282 bf_stage2_4_6.twid_mult.multiplier_Z.p[12]
.sym 47283 bf_stage2_4_6.twid_mult.w_mult_r[10]
.sym 47286 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 47293 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 47296 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 47297 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 47298 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 47300 bf_stage3_6_7.w_neg_b_re[1]
.sym 47301 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 47302 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 47303 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 47305 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 47308 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 47309 bf_stage2_4_6.twid_mult.w_mult_r[8]
.sym 47310 bf_stage2_4_6.twid_mult.w_mult_r[9]
.sym 47311 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 47314 bf_stage2_4_6.twid_mult.multiplier_Z.p[12]
.sym 47320 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 47321 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 47322 bf_stage3_6_7.w_neg_b_re[1]
.sym 47323 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 47328 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 47334 bf_stage2_4_6.twid_mult.multiplier_Z.p[11]
.sym 47338 bf_stage2_4_6.twid_mult.w_mult_r[10]
.sym 47339 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 47340 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 47341 bf_stage2_4_6.twid_mult.w_mult_r[9]
.sym 47344 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 47345 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 47347 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 47350 bf_stage2_4_6.twid_mult.multiplier_Z.p[10]
.sym 47354 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 47355 CLK$SB_IO_IN_$glb_clk
.sym 47357 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 47358 bf_stage3_6_7.w_e_re[3]
.sym 47359 bf_stage3_6_7.w_e_re[2]
.sym 47360 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 47361 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 47362 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 47363 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 47364 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 47372 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 47373 bf_stage3_6_7.w_e_im[3]
.sym 47378 bf_stage3_6_7.w_neg_b_re[1]
.sym 47383 bf_stage2_4_6.twid_mult.w_mult_i[11]
.sym 47385 bf_stage2_4_6.twid_mult.multiplier_I.p[12]
.sym 47386 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 47390 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 47391 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 47403 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 47407 bf_stage2_4_6.twid_mult.w_mult_z[14]
.sym 47414 bf_stage2_4_6.twid_mult.multiplier_R.p[14]
.sym 47415 bf_stage2_4_6.twid_mult.w_mult_r[14]
.sym 47416 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 47417 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 47419 bf_stage2_4_6.twid_mult.multiplier_R.p[12]
.sym 47420 bf_stage2_4_6.twid_mult.w_mult_r[9]
.sym 47422 bf_stage2_4_6.twid_mult.multiplier_R.p[11]
.sym 47424 bf_stage2_4_6.twid_mult.multiplier_R.p[10]
.sym 47428 bf_stage2_4_6.twid_mult.multiplier_R.p[13]
.sym 47429 bf_stage2_4_6.twid_mult.multiplier_R.p[9]
.sym 47434 bf_stage2_4_6.twid_mult.multiplier_R.p[10]
.sym 47438 bf_stage2_4_6.twid_mult.multiplier_R.p[14]
.sym 47443 bf_stage2_4_6.twid_mult.w_mult_r[9]
.sym 47444 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 47446 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 47451 bf_stage2_4_6.twid_mult.multiplier_R.p[12]
.sym 47456 bf_stage2_4_6.twid_mult.multiplier_R.p[11]
.sym 47461 bf_stage2_4_6.twid_mult.w_mult_r[14]
.sym 47462 bf_stage2_4_6.twid_mult.w_mult_z[14]
.sym 47469 bf_stage2_4_6.twid_mult.multiplier_R.p[9]
.sym 47473 bf_stage2_4_6.twid_mult.multiplier_R.p[13]
.sym 47477 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 47478 CLK$SB_IO_IN_$glb_clk
.sym 47480 bf_stage2_4_6.twid_mult.w_mult_i[10]
.sym 47482 bf_stage2_4_6.twid_mult.w_mult_i[13]
.sym 47483 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[0]
.sym 47484 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 47485 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 47487 bf_stage2_4_6.twid_mult.w_mult_i[11]
.sym 47488 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 47501 bf_stage3_6_7.w_e_re[3]
.sym 47502 bf_stage2_4_6.twid_mult.w_mult_r[11]
.sym 47503 bf_stage3_6_7.w_e_re[2]
.sym 47523 bf_stage2_4_6.twid_mult.multiplier_I.p[12]
.sym 47524 bf_stage2_4_6.twid_mult.multiplier_I.t[8]
.sym 47525 bf_stage2_4_6.twid_mult.multiplier_I.t[12]
.sym 47526 bf_stage2_4_6.twid_mult.multiplier_I.p[13]
.sym 47528 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47529 bf_stage2_4_6.twid_mult.multiplier_I.t[11]
.sym 47532 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 47534 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 47536 bf_stage2_4_6.twid_mult.multiplier_I.t[10]
.sym 47539 bf_stage2_4_6.twid_mult.multiplier_I.t[9]
.sym 47546 bf_stage2_4_6.twid_mult.multiplier_I.t[13]
.sym 47550 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47556 bf_stage2_4_6.twid_mult.multiplier_I.t[10]
.sym 47563 bf_stage2_4_6.twid_mult.multiplier_I.t[12]
.sym 47567 bf_stage2_4_6.twid_mult.multiplier_I.t[8]
.sym 47575 bf_stage2_4_6.twid_mult.multiplier_I.t[13]
.sym 47579 bf_stage2_4_6.twid_mult.multiplier_I.t[11]
.sym 47584 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47585 bf_stage2_4_6.twid_mult.multiplier_I.t[12]
.sym 47587 bf_stage2_4_6.twid_mult.multiplier_I.p[12]
.sym 47590 bf_stage2_4_6.twid_mult.multiplier_I.t[13]
.sym 47591 bf_stage2_4_6.twid_mult.multiplier_I.p[13]
.sym 47592 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47599 bf_stage2_4_6.twid_mult.multiplier_I.t[9]
.sym 47600 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 47601 CLK$SB_IO_IN_$glb_clk
.sym 47602 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 47644 bf_stage2_4_6.twid_mult.multiplier_I.t[11]
.sym 47645 bf_stage2_4_6.twid_mult.multiplier_I.t[13]
.sym 47646 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 47648 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47649 bf_stage2_4_6.twid_mult.multiplier_I.p[13]
.sym 47654 bf_stage2_4_6.twid_mult.multiplier_I.t[9]
.sym 47656 bf_stage2_4_6.twid_mult.multiplier_I.t[12]
.sym 47657 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47658 bf_stage2_4_6.twid_mult.multiplier_I.p[11]
.sym 47659 bf_stage2_4_6.twid_mult.multiplier_I.t[10]
.sym 47664 bf_stage2_4_6.twid_mult.multiplier_I.p[10]
.sym 47668 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47669 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47670 bf_stage2_4_6.twid_mult.multiplier_I.p[12]
.sym 47671 bf_stage2_4_6.twid_mult.multiplier_I.p[9]
.sym 47673 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 47675 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47677 bf_stage2_4_6.twid_mult.multiplier_I.p[9]
.sym 47679 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47680 bf_stage2_4_6.twid_mult.multiplier_I.t[9]
.sym 47684 bf_stage2_4_6.twid_mult.multiplier_I.p[10]
.sym 47685 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47686 bf_stage2_4_6.twid_mult.multiplier_I.t[10]
.sym 47690 bf_stage2_4_6.twid_mult.multiplier_I.p[12]
.sym 47691 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47692 bf_stage2_4_6.twid_mult.multiplier_I.t[12]
.sym 47695 bf_stage2_4_6.twid_mult.multiplier_I.t[9]
.sym 47696 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47698 bf_stage2_4_6.twid_mult.multiplier_I.p[9]
.sym 47701 bf_stage2_4_6.twid_mult.multiplier_I.p[10]
.sym 47702 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47703 bf_stage2_4_6.twid_mult.multiplier_I.t[10]
.sym 47707 bf_stage2_4_6.twid_mult.multiplier_I.t[13]
.sym 47709 bf_stage2_4_6.twid_mult.multiplier_I.p[13]
.sym 47710 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47713 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47715 bf_stage2_4_6.twid_mult.multiplier_I.t[11]
.sym 47716 bf_stage2_4_6.twid_mult.multiplier_I.p[11]
.sym 47720 bf_stage2_4_6.twid_mult.multiplier_I.t[11]
.sym 47721 bf_stage2_4_6.twid_mult.multiplier_I.p[11]
.sym 47722 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47723 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 47724 CLK$SB_IO_IN_$glb_clk
.sym 47725 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 47759 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 47768 bf_stage2_4_6.twid_mult.multiplier_Z.p[11]
.sym 47769 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47771 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 47774 bf_stage2_4_6.twid_mult.multiplier_Z.p[10]
.sym 47776 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47779 bf_stage2_4_6.twid_mult.multiplier_Z.t[2]
.sym 47780 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47783 bf_stage2_4_6.twid_mult.multiplier_Z.t[11]
.sym 47789 bf_stage2_4_6.twid_mult.multiplier_Z.t[10]
.sym 47791 bf_stage2_4_6.twid_mult.multiplier_Z.p[2]
.sym 47794 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 47801 bf_stage2_4_6.twid_mult.multiplier_Z.p[2]
.sym 47802 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47803 bf_stage2_4_6.twid_mult.multiplier_Z.t[2]
.sym 47807 bf_stage2_4_6.twid_mult.multiplier_Z.t[11]
.sym 47808 bf_stage2_4_6.twid_mult.multiplier_Z.p[11]
.sym 47809 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47812 bf_stage2_4_6.twid_mult.multiplier_Z.t[11]
.sym 47813 bf_stage2_4_6.twid_mult.multiplier_Z.p[11]
.sym 47814 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47830 bf_stage2_4_6.twid_mult.multiplier_Z.p[10]
.sym 47831 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47833 bf_stage2_4_6.twid_mult.multiplier_Z.t[10]
.sym 47843 bf_stage2_4_6.twid_mult.multiplier_Z.t[10]
.sym 47844 bf_stage2_4_6.twid_mult.multiplier_Z.p[10]
.sym 47845 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47846 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 47847 CLK$SB_IO_IN_$glb_clk
.sym 47848 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 48320 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 48325 bf_stage1_3_7.twid_mult.multiplier_Z.state[0]
.sym 48330 bf_stage3_0_1.twid_mult.multiplier_R.p[4]
.sym 48340 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 48341 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 48364 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 48365 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48367 bf_stage1_1_5.twid_mult.multiplier_Z.p[6]
.sym 48368 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[1]
.sym 48371 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 48373 bf_stage1_1_5.twid_mult.multiplier_Z.t[6]
.sym 48374 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_I3[2]
.sym 48378 PIN_1$SB_IO_OUT
.sym 48380 bf_stage1_1_5.twid_mult.multiplier_Z.p[7]
.sym 48381 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 48382 bf_stage1_3_7.twid_mult.multiplier_Z.count[3]
.sym 48383 bf_stage1_3_7.twid_mult.multiplier_Z.state[0]
.sym 48384 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48387 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 48390 bf_stage1_1_5.twid_mult.multiplier_Z.t[7]
.sym 48391 bf_stage1_3_7.twid_mult.multiplier_Z.state[0]
.sym 48393 bf_stage1_1_5.twid_mult.multiplier_Z.t[6]
.sym 48394 bf_stage1_1_5.twid_mult.multiplier_Z.p[6]
.sym 48396 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48399 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 48400 bf_stage1_3_7.twid_mult.multiplier_Z.state[0]
.sym 48401 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[1]
.sym 48402 bf_stage1_3_7.twid_mult.multiplier_Z.count[3]
.sym 48411 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_I3[2]
.sym 48413 bf_stage1_3_7.twid_mult.multiplier_Z.state[0]
.sym 48414 bf_stage1_3_7.twid_mult.multiplier_Z.count[3]
.sym 48418 bf_stage1_1_5.twid_mult.multiplier_Z.t[7]
.sym 48419 bf_stage1_1_5.twid_mult.multiplier_Z.p[7]
.sym 48420 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48423 bf_stage1_3_7.twid_mult.multiplier_Z.state[0]
.sym 48426 PIN_1$SB_IO_OUT
.sym 48429 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 48430 bf_stage1_3_7.twid_mult.multiplier_Z.state[0]
.sym 48431 PIN_1$SB_IO_OUT
.sym 48435 bf_stage1_1_5.twid_mult.multiplier_Z.p[6]
.sym 48437 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48438 bf_stage1_1_5.twid_mult.multiplier_Z.t[6]
.sym 48439 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 48440 CLK$SB_IO_IN_$glb_clk
.sym 48441 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 48446 bf_stage3_0_1.twid_mult.w_mult_r[5]
.sym 48447 bf_stage3_0_1.twid_mult.w_mult_r[2]
.sym 48448 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 48449 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 48450 bf_stage3_0_1.twid_mult.w_mult_r[6]
.sym 48451 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 48452 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 48453 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 48456 bf_stage3_0_1.twid_mult.w_mult_z[7]
.sym 48464 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 48485 bf_stage1_1_5.twid_mult.multiplier_Z.t[7]
.sym 48487 bf_stage3_0_1.twid_mult.w_mult_z[5]
.sym 48493 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 48494 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 48500 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 48501 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 48502 bf_stage3_0_1.twid_mult.multiplier_Z.p[5]
.sym 48503 bf_stage3_0_1.twid_mult.multiplier_Z.p[4]
.sym 48508 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 48511 bf_stage3_0_1.twid_mult.multiplier_Z.p[3]
.sym 48523 bf_stage3_0_1.twid_mult.multiplier_R.p[3]
.sym 48534 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 48537 bf_stage3_0_1.twid_mult.multiplier_R.p[1]
.sym 48550 bf_stage3_0_1.twid_mult.multiplier_R.p[4]
.sym 48551 bf_stage3_0_1.twid_mult.multiplier_R.p[0]
.sym 48559 bf_stage3_0_1.twid_mult.multiplier_R.p[1]
.sym 48570 bf_stage3_0_1.twid_mult.multiplier_R.p[4]
.sym 48594 bf_stage3_0_1.twid_mult.multiplier_R.p[3]
.sym 48598 bf_stage3_0_1.twid_mult.multiplier_R.p[0]
.sym 48602 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 48603 CLK$SB_IO_IN_$glb_clk
.sym 48605 bf_stage3_0_1.twid_mult.w_mult_z[5]
.sym 48606 bf_stage3_0_1.twid_mult.w_mult_z[4]
.sym 48607 bf_stage3_0_1.twid_mult.w_mult_z[3]
.sym 48608 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 48609 bf_stage3_0_1.twid_mult.w_mult_z[2]
.sym 48610 bf_stage3_0_1.twid_mult.w_mult_z[6]
.sym 48611 bf_stage3_0_1.twid_mult.w_mult_z[0]
.sym 48612 bf_stage3_0_1.twid_mult.w_mult_z[1]
.sym 48615 $PACKER_VCC_NET
.sym 48617 bf_stage3_0_1.twid_mult.multiplier_R.p[3]
.sym 48622 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 48625 bf_stage3_0_1.twid_mult.multiplier_R.p[1]
.sym 48629 bf_stage3_0_1.twid_mult.multiplier_R.p[5]
.sym 48631 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 48632 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 48633 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 48635 $PACKER_VCC_NET
.sym 48636 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 48637 bf_stage3_0_1.twid_mult.multiplier_R.p[0]
.sym 48639 bf_stage3_0_1.twid_mult.multiplier_R.p[6]
.sym 48663 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 48666 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 48673 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 48694 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 48717 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 48725 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 48726 CLK$SB_IO_IN_$glb_clk
.sym 48728 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 48729 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48730 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 48731 bf_stage1_3_7.twid_mult.multiplier_Z.p[14]
.sym 48732 bf_stage1_3_7.twid_mult.multiplier_Z.p[9]
.sym 48733 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 48734 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48735 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48738 bf_stage3_2_3.twid_mult.multiplier_R.t[3]
.sym 48743 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 48746 count[0]
.sym 48749 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 48755 read_data[3]
.sym 48759 bf_stage3_0_1.twid_mult.multiplier_R.p[2]
.sym 48761 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 48762 bf_stage3_0_1.twid_mult.w_mult_z[7]
.sym 48769 bf_stage3_0_1.twid_mult.multiplier_R.p[5]
.sym 48770 bf_stage3_0_1.twid_mult.multiplier_R.t[5]
.sym 48771 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48778 bf_stage3_0_1.twid_mult.multiplier_Z.p[7]
.sym 48779 bf_stage3_0_1.twid_mult.multiplier_R.p[4]
.sym 48780 bf_stage3_0_1.twid_mult.multiplier_R.t[4]
.sym 48787 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 48795 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48811 bf_stage3_0_1.twid_mult.multiplier_Z.p[7]
.sym 48815 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48816 bf_stage3_0_1.twid_mult.multiplier_R.t[4]
.sym 48817 bf_stage3_0_1.twid_mult.multiplier_R.p[4]
.sym 48838 bf_stage3_0_1.twid_mult.multiplier_R.p[5]
.sym 48839 bf_stage3_0_1.twid_mult.multiplier_R.t[5]
.sym 48840 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48848 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 48849 CLK$SB_IO_IN_$glb_clk
.sym 48851 bf_stage3_0_1.twid_mult.multiplier_Z.t[3]
.sym 48852 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48853 bf_stage3_0_1.twid_mult.multiplier_Z.t[2]
.sym 48854 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48855 bf_stage3_0_1.twid_mult.multiplier_Z.t[5]
.sym 48856 bf_stage3_0_1.twid_mult.multiplier_Z.t[1]
.sym 48857 bf_stage3_0_1.twid_mult.multiplier_Z.t[6]
.sym 48858 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48867 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 48868 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48880 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 48883 bf_stage3_2_3.twid_mult.multiplier_I.t[6]
.sym 48886 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48892 bf_stage3_0_1.twid_mult.multiplier_R.t[2]
.sym 48894 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48895 bf_stage3_0_1.twid_mult.multiplier_R.t[4]
.sym 48896 bf_stage3_0_1.twid_mult.multiplier_R.t[1]
.sym 48897 bf_stage3_0_1.twid_mult.multiplier_R.p[6]
.sym 48898 bf_stage3_0_1.twid_mult.multiplier_R.t[6]
.sym 48900 bf_stage3_0_1.twid_mult.multiplier_R.p[5]
.sym 48901 bf_stage3_0_1.twid_mult.multiplier_R.t[5]
.sym 48902 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48903 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 48904 bf_stage3_0_1.twid_mult.multiplier_R.p[0]
.sym 48906 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48911 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48914 bf_stage3_0_1.twid_mult.multiplier_R.p[1]
.sym 48917 bf_stage3_0_1.twid_mult.multiplier_R.p[2]
.sym 48918 bf_stage3_0_1.twid_mult.multiplier_R.p[4]
.sym 48921 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 48922 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 48926 bf_stage3_0_1.twid_mult.multiplier_R.p[5]
.sym 48927 bf_stage3_0_1.twid_mult.multiplier_R.t[5]
.sym 48928 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48932 bf_stage3_0_1.twid_mult.multiplier_R.t[2]
.sym 48933 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48934 bf_stage3_0_1.twid_mult.multiplier_R.p[2]
.sym 48937 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48938 bf_stage3_0_1.twid_mult.multiplier_R.t[4]
.sym 48940 bf_stage3_0_1.twid_mult.multiplier_R.p[4]
.sym 48943 bf_stage3_0_1.twid_mult.multiplier_R.p[0]
.sym 48944 bf_stage3_0_1.twid_mult.multiplier_R.p[1]
.sym 48945 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 48946 bf_stage3_0_1.twid_mult.multiplier_R.t[1]
.sym 48950 bf_stage3_0_1.twid_mult.multiplier_R.p[0]
.sym 48952 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 48955 bf_stage3_0_1.twid_mult.multiplier_R.p[6]
.sym 48957 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48958 bf_stage3_0_1.twid_mult.multiplier_R.t[6]
.sym 48961 bf_stage3_0_1.twid_mult.multiplier_R.p[1]
.sym 48962 bf_stage3_0_1.twid_mult.multiplier_R.p[0]
.sym 48963 bf_stage3_0_1.twid_mult.multiplier_R.t[1]
.sym 48964 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 48967 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48969 bf_stage3_0_1.twid_mult.multiplier_R.p[6]
.sym 48970 bf_stage3_0_1.twid_mult.multiplier_R.t[6]
.sym 48971 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 48972 CLK$SB_IO_IN_$glb_clk
.sym 48973 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 48974 bf_stage3_2_3.twid_mult.multiplier_I.t[3]
.sym 48975 bf_stage3_2_3.twid_mult.multiplier_I.t[1]
.sym 48976 bf_stage3_2_3.twid_mult.multiplier_I.t[6]
.sym 48977 bf_stage3_2_3.twid_mult.multiplier_I.t[4]
.sym 48978 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48979 bf_stage3_2_3.twid_mult.multiplier_I.t[2]
.sym 48980 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48981 bf_stage3_2_3.twid_mult.multiplier_I.t[5]
.sym 48991 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48994 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 48998 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 49000 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49001 bf_stage3_0_1.twid_mult.multiplier_I.p[14]
.sym 49003 bf_stage3_0_1.twid_mult.multiplier_I.p[13]
.sym 49004 bf_stage1_3_7.twid_mult.multiplier_Z.t[6]
.sym 49006 bf_stage1_3_7.twid_mult.multiplier_Z.t[5]
.sym 49007 bf_stage3_0_1.twid_mult.multiplier_I.p[12]
.sym 49008 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 49009 bf_stage1_3_7.twid_mult.multiplier_Z.t[4]
.sym 49017 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 49018 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 49019 count[4]
.sym 49020 count[5]
.sym 49021 count[6]
.sym 49022 count[7]
.sym 49024 count[1]
.sym 49025 count[2]
.sym 49026 count[3]
.sym 49027 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 49028 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 49032 bf_stage3_2_3.twid_mult.multiplier_I.t[1]
.sym 49034 bf_stage3_0_1.twid_mult.w_mult_z[7]
.sym 49040 bf_stage3_2_3.twid_mult.multiplier_I.t[1]
.sym 49042 bf_stage3_2_3.twid_mult.multiplier_I.p[1]
.sym 49044 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 49063 bf_stage3_0_1.twid_mult.w_mult_z[7]
.sym 49066 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 49067 bf_stage3_2_3.twid_mult.multiplier_I.p[1]
.sym 49068 bf_stage3_2_3.twid_mult.multiplier_I.t[1]
.sym 49069 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 49072 count[1]
.sym 49073 count[2]
.sym 49074 count[3]
.sym 49075 count[5]
.sym 49078 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 49079 bf_stage3_2_3.twid_mult.multiplier_I.p[1]
.sym 49080 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 49081 bf_stage3_2_3.twid_mult.multiplier_I.t[1]
.sym 49091 count[4]
.sym 49092 count[7]
.sym 49093 count[6]
.sym 49094 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 49095 CLK$SB_IO_IN_$glb_clk
.sym 49096 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 49097 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49099 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49100 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49101 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49102 bf_stage3_0_1.twid_mult.multiplier_I.t[11]
.sym 49103 bf_stage3_0_1.twid_mult.multiplier_I.t[10]
.sym 49104 bf_stage3_0_1.twid_mult.multiplier_I.t[9]
.sym 49110 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49111 bf_stage3_0_1.twid_mult.w_neg_z[8]
.sym 49114 bf_stage3_2_3.twid_mult.multiplier_I.t[5]
.sym 49115 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 49116 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 49117 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 49119 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 49120 bf_stage3_2_3.twid_mult.multiplier_I.p[3]
.sym 49121 bf_stage3_2_3.twid_mult.w_mult_i[2]
.sym 49122 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 49123 bf_stage3_2_3.twid_mult.w_mult_i[0]
.sym 49124 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49127 bf_stage1_3_7.twid_mult.multiplier_Z.p[3]
.sym 49128 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 49129 bf_stage1_3_7.twid_mult.multiplier_Z.p[6]
.sym 49131 $PACKER_VCC_NET
.sym 49132 bf_stage3_2_3.twid_mult.w_mult_z[3]
.sym 49140 bf_stage3_0_1.twid_mult.multiplier_I.p[12]
.sym 49141 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49143 bf_stage3_0_1.twid_mult.multiplier_I.t[13]
.sym 49148 bf_stage3_0_1.twid_mult.multiplier_I.t[12]
.sym 49149 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 49150 bf_stage3_0_1.twid_mult.multiplier_I.t[14]
.sym 49151 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 49152 bf_stage3_0_1.twid_mult.multiplier_I.p[9]
.sym 49154 bf_stage3_0_1.twid_mult.multiplier_I.p[13]
.sym 49156 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49161 bf_stage3_0_1.twid_mult.multiplier_I.t[9]
.sym 49163 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49168 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49169 bf_stage3_0_1.twid_mult.multiplier_I.p[14]
.sym 49171 bf_stage3_0_1.twid_mult.multiplier_I.p[13]
.sym 49172 bf_stage3_0_1.twid_mult.multiplier_I.t[13]
.sym 49174 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49177 bf_stage3_0_1.twid_mult.multiplier_I.t[13]
.sym 49178 bf_stage3_0_1.twid_mult.multiplier_I.p[13]
.sym 49179 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49183 bf_stage3_0_1.twid_mult.multiplier_I.p[12]
.sym 49184 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49186 bf_stage3_0_1.twid_mult.multiplier_I.t[12]
.sym 49189 bf_stage3_0_1.twid_mult.multiplier_I.t[12]
.sym 49191 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49192 bf_stage3_0_1.twid_mult.multiplier_I.p[12]
.sym 49208 bf_stage3_0_1.twid_mult.multiplier_I.p[9]
.sym 49209 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49210 bf_stage3_0_1.twid_mult.multiplier_I.t[9]
.sym 49214 bf_stage3_0_1.twid_mult.multiplier_I.p[14]
.sym 49215 bf_stage3_0_1.twid_mult.multiplier_I.t[14]
.sym 49216 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49217 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 49218 CLK$SB_IO_IN_$glb_clk
.sym 49219 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 49220 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49221 bf_stage1_3_7.twid_mult.multiplier_Z.p[3]
.sym 49222 bf_stage1_3_7.twid_mult.multiplier_Z.p[6]
.sym 49223 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49224 bf_stage1_3_7.twid_mult.multiplier_Z.p[5]
.sym 49225 bf_stage1_3_7.twid_mult.multiplier_Z.p[4]
.sym 49226 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49227 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49231 bf_stage3_0_1.twid_mult.multiplier_R.p[7]
.sym 49239 bf_stage3_0_1.twid_mult.multiplier_Z.t[7]
.sym 49241 read_data[4]
.sym 49242 read_data[0]
.sym 49245 bf_stage3_2_3.twid_mult.w_mult_i[1]
.sym 49246 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49247 bf_stage3_2_3.twid_mult.multiplier_I.p[5]
.sym 49252 bf_stage3_2_3.twid_mult.w_mult_z[4]
.sym 49253 bf_stage3_2_3.twid_mult.multiplier_I.p[4]
.sym 49265 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 49270 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 49276 bf_stage1_3_7.twid_mult.multiplier_Z.t[6]
.sym 49280 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49283 bf_stage3_2_3.twid_mult.multiplier_R.t[1]
.sym 49286 bf_stage3_2_3.twid_mult.multiplier_R.t[2]
.sym 49287 bf_stage1_3_7.twid_mult.multiplier_Z.p[6]
.sym 49288 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 49294 bf_stage1_3_7.twid_mult.multiplier_Z.t[6]
.sym 49295 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49297 bf_stage1_3_7.twid_mult.multiplier_Z.p[6]
.sym 49303 bf_stage3_2_3.twid_mult.multiplier_R.t[1]
.sym 49330 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 49337 bf_stage3_2_3.twid_mult.multiplier_R.t[2]
.sym 49340 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 49341 CLK$SB_IO_IN_$glb_clk
.sym 49342 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 49343 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49345 bf_stage3_2_3.twid_mult.w_mult_z[4]
.sym 49348 bf_stage3_2_3.twid_mult.w_mult_z[3]
.sym 49350 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 49358 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 49367 bf_stage3_2_3.twid_mult.w_mult_i[4]
.sym 49371 bf_stage3_2_3.twid_mult.multiplier_I.t[6]
.sym 49376 write_addr[2]
.sym 49385 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 49387 bf_stage3_2_3.twid_mult.multiplier_I.p[1]
.sym 49388 write_addr[4]
.sym 49391 write_addr[7]
.sym 49395 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 49397 write_addr[5]
.sym 49398 write_addr[6]
.sym 49399 bf_stage3_2_3.twid_mult.multiplier_R.t[3]
.sym 49405 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49407 bf_stage3_2_3.twid_mult.multiplier_R.p[3]
.sym 49408 bf_stage3_2_3.twid_mult.multiplier_I.p[2]
.sym 49413 bf_stage3_2_3.twid_mult.multiplier_I.p[4]
.sym 49420 bf_stage3_2_3.twid_mult.multiplier_I.p[2]
.sym 49425 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 49429 write_addr[5]
.sym 49430 write_addr[6]
.sym 49431 write_addr[4]
.sym 49432 write_addr[7]
.sym 49441 bf_stage3_2_3.twid_mult.multiplier_I.p[4]
.sym 49456 bf_stage3_2_3.twid_mult.multiplier_I.p[1]
.sym 49459 bf_stage3_2_3.twid_mult.multiplier_R.p[3]
.sym 49460 bf_stage3_2_3.twid_mult.multiplier_R.t[3]
.sym 49461 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49463 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 49464 CLK$SB_IO_IN_$glb_clk
.sym 49466 bf_stage3_2_3.twid_mult.multiplier_I.p[2]
.sym 49467 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49470 bf_stage3_2_3.twid_mult.multiplier_I.p[6]
.sym 49477 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 49480 $PACKER_VCC_NET
.sym 49481 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 49484 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 49489 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 49490 bf_stage3_2_3.twid_mult.w_mult_z[4]
.sym 49491 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 49492 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 49493 bf_stage3_0_1.twid_mult.multiplier_I.p[14]
.sym 49494 write_addr[1]
.sym 49495 bf_stage3_0_1.twid_mult.multiplier_I.p[12]
.sym 49496 bf_stage3_0_1.twid_mult.multiplier_I.p[13]
.sym 49498 bf_stage3_2_3.twid_mult.multiplier_R.p[1]
.sym 49499 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 49500 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 49501 bf_stage3_2_3.twid_mult.multiplier_R.p[2]
.sym 49509 write_addr[2]
.sym 49512 write_addr[1]
.sym 49513 write_addr[6]
.sym 49514 write_addr[7]
.sym 49517 write_addr[0]
.sym 49518 write_addr[3]
.sym 49520 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 49525 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 49527 write_addr[4]
.sym 49528 write_addr[5]
.sym 49539 $nextpnr_ICESTORM_LC_31$O
.sym 49541 write_addr[0]
.sym 49545 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 49548 write_addr[1]
.sym 49551 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 49554 write_addr[2]
.sym 49555 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 49557 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 49559 write_addr[3]
.sym 49561 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 49563 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 49566 write_addr[4]
.sym 49567 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 49569 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 49572 write_addr[5]
.sym 49573 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 49575 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 49578 write_addr[6]
.sym 49579 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 49584 write_addr[7]
.sym 49585 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 49586 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 49587 CLK$SB_IO_IN_$glb_clk
.sym 49588 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 49589 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49590 bf_stage3_2_3.twid_mult.w_mult_r[3]
.sym 49591 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49592 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49593 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 49594 bf_stage3_2_3.twid_mult.w_mult_r[2]
.sym 49595 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_I3[2]
.sym 49596 bf_stage3_2_3.twid_mult.w_mult_r[4]
.sym 49598 stage_1_valid
.sym 49599 stage_1_valid
.sym 49600 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 49602 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 49603 read_data[2]
.sym 49605 read_data[6]
.sym 49607 write_addr[2]
.sym 49610 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49611 write_addr[4]
.sym 49613 bf_stage3_2_3.twid_mult.w_mult_z[3]
.sym 49614 write_addr[2]
.sym 49616 write_addr[3]
.sym 49617 bf_stage3_2_3.twid_mult.multiplier_I.p[6]
.sym 49618 bf_stage3_2_3.twid_mult.w_mult_i[2]
.sym 49619 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 49620 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 49621 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 49622 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 49623 bf_stage3_2_3.twid_mult.w_mult_i[0]
.sym 49631 bf_stage3_0_1.twid_mult.multiplier_R.t[7]
.sym 49632 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 49639 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49645 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49649 bf_stage3_0_1.twid_mult.multiplier_R.p[8]
.sym 49650 bf_stage3_0_1.twid_mult.multiplier_R.t[8]
.sym 49654 bf_stage3_0_1.twid_mult.multiplier_R.p[7]
.sym 49659 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 49664 bf_stage3_0_1.twid_mult.multiplier_R.t[7]
.sym 49665 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49666 bf_stage3_0_1.twid_mult.multiplier_R.p[7]
.sym 49682 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49683 bf_stage3_0_1.twid_mult.multiplier_R.p[8]
.sym 49684 bf_stage3_0_1.twid_mult.multiplier_R.t[8]
.sym 49705 bf_stage3_0_1.twid_mult.multiplier_R.t[7]
.sym 49707 bf_stage3_0_1.twid_mult.multiplier_R.p[7]
.sym 49708 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49709 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 49710 CLK$SB_IO_IN_$glb_clk
.sym 49711 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 49712 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 49713 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49715 bf_stage3_2_3.twid_mult.w_mult_r[0]
.sym 49716 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49717 bf_stage3_2_3.twid_mult.w_mult_r[5]
.sym 49718 bf_stage3_2_3.twid_mult.w_mult_r[6]
.sym 49719 bf_stage3_2_3.twid_mult.w_mult_r[1]
.sym 49722 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 49724 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 49726 bf_stage3_2_3.twid_mult.multiplier_R.p[3]
.sym 49728 write_addr[0]
.sym 49735 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 49737 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 49738 stage_1_valid
.sym 49739 bf_stage3_2_3.twid_mult.multiplier_I.p[5]
.sym 49740 bf_stage3_2_3.twid_mult.w_mult_z[4]
.sym 49741 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 49745 bf_stage3_2_3.twid_mult.w_mult_i[1]
.sym 49746 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49747 stage_1_valid
.sym 49756 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49764 bf_stage3_2_3.twid_mult.multiplier_R.p[4]
.sym 49766 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 49769 bf_stage3_2_3.twid_mult.multiplier_R.t[4]
.sym 49771 stage_1_valid
.sym 49772 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 49775 bf_stage3_2_3.twid_mult.multiplier_R.t[3]
.sym 49780 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 49788 bf_stage3_2_3.twid_mult.multiplier_R.t[3]
.sym 49793 bf_stage3_2_3.twid_mult.multiplier_R.t[4]
.sym 49799 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 49800 stage_1_valid
.sym 49817 bf_stage3_2_3.twid_mult.multiplier_R.p[4]
.sym 49818 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49819 bf_stage3_2_3.twid_mult.multiplier_R.t[4]
.sym 49832 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 49833 CLK$SB_IO_IN_$glb_clk
.sym 49834 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 49835 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 49836 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 49837 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 49838 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 49839 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 49840 bf_stage3_0_1.twid_mult.w_mult_z[8]
.sym 49841 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 49842 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 49849 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 49850 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 49853 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 49854 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 49856 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 49858 bf_stage3_2_3.twid_mult.multiplier_R.p[6]
.sym 49859 bf_stage3_2_3.twid_mult.w_mult_i[4]
.sym 49863 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 49864 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 49865 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 49866 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 49867 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 49868 write_addr[2]
.sym 49869 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 49870 write_addr[0]
.sym 49876 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 49877 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 49878 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 49879 bf_stage3_2_3.twid_mult.multiplier_I.p[3]
.sym 49883 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49887 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 49889 bf_stage3_2_3.twid_mult.multiplier_I.p[6]
.sym 49890 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 49898 stage_1_valid
.sym 49899 bf_stage3_2_3.twid_mult.multiplier_I.p[5]
.sym 49902 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[7]
.sym 49910 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 49911 stage_1_valid
.sym 49917 bf_stage3_2_3.twid_mult.multiplier_I.p[5]
.sym 49922 bf_stage3_2_3.twid_mult.multiplier_I.p[3]
.sym 49928 bf_stage3_2_3.twid_mult.multiplier_I.p[6]
.sym 49939 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 49941 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 49945 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 49946 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49947 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 49948 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[7]
.sym 49955 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 49956 CLK$SB_IO_IN_$glb_clk
.sym 49958 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 49959 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 49960 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 49961 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49963 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 49964 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 49965 bf_stage3_0_1.twid_mult.multiplier_Z.p[8]
.sym 49979 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49981 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 49984 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 49987 bf_stage3_0_1.twid_mult.multiplier_I.p[12]
.sym 49988 bf_stage3_0_1.twid_mult.multiplier_I.p[13]
.sym 49989 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 49990 write_addr[1]
.sym 49992 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 49993 bf_stage3_0_1.twid_mult.multiplier_I.p[14]
.sym 49999 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 50001 write_addr[3]
.sym 50005 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 50007 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 50008 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 50010 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 50011 write_addr[2]
.sym 50013 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 50017 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 50018 bf_stage3_0_1.twid_mult.multiplier_R.p[7]
.sym 50022 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 50023 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 50025 write_addr[1]
.sym 50026 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 50029 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 50030 write_addr[0]
.sym 50032 write_addr[0]
.sym 50033 write_addr[1]
.sym 50035 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 50044 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 50045 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 50046 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 50047 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 50050 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 50051 write_addr[0]
.sym 50052 write_addr[1]
.sym 50057 bf_stage3_0_1.twid_mult.multiplier_R.p[7]
.sym 50062 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 50063 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 50064 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 50065 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 50075 write_addr[3]
.sym 50076 write_addr[2]
.sym 50077 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 50078 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 50079 CLK$SB_IO_IN_$glb_clk
.sym 50081 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 50082 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 50083 write_addr[1]
.sym 50084 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 50085 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 50086 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 50087 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 50088 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 50089 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 50090 $PACKER_VCC_NET
.sym 50094 bf_stage3_0_1.twid_mult.w_mult_z[7]
.sym 50097 bf_stage3_0_1.twid_mult.multiplier_Z.t[8]
.sym 50099 bf_stage3_2_3.twid_mult.multiplier_R.t[5]
.sym 50100 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 50101 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 50103 bf_stage3_0_1.twid_mult.w_mult_r[7]
.sym 50104 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 50106 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50107 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50109 write_addr[3]
.sym 50110 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 50111 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 50112 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 50114 write_addr[2]
.sym 50122 bf_stage3_4_5.twid_mult.multiplier_R.p[3]
.sym 50124 bf_stage3_4_5.twid_mult.multiplier_R.t[0]
.sym 50126 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 50129 bf_stage3_4_5.twid_mult.multiplier_R.t[2]
.sym 50130 bf_stage3_4_5.twid_mult.multiplier_R.t[1]
.sym 50133 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50134 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 50135 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 50137 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 50138 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 50139 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 50140 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 50143 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 50152 bf_stage3_4_5.twid_mult.multiplier_R.t[3]
.sym 50153 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 50155 bf_stage3_4_5.twid_mult.multiplier_R.t[0]
.sym 50162 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 50163 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 50164 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 50167 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 50168 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 50170 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 50173 bf_stage3_4_5.twid_mult.multiplier_R.t[3]
.sym 50179 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 50181 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 50182 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 50185 bf_stage3_4_5.twid_mult.multiplier_R.t[3]
.sym 50186 bf_stage3_4_5.twid_mult.multiplier_R.p[3]
.sym 50188 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50192 bf_stage3_4_5.twid_mult.multiplier_R.t[2]
.sym 50197 bf_stage3_4_5.twid_mult.multiplier_R.t[1]
.sym 50201 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 50202 CLK$SB_IO_IN_$glb_clk
.sym 50203 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 50204 bf_stage3_4_5.twid_mult.w_mult_z[9]
.sym 50205 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 50207 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 50208 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 50209 write_addr[2]
.sym 50210 bf_stage3_4_5.twid_mult.w_mult_z[4]
.sym 50211 bf_stage3_4_5.twid_mult.w_mult_z[5]
.sym 50215 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 50216 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 50217 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 50219 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 50220 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 50222 write_en
.sym 50223 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 50226 top_state_SB_DFFE_Q_D[0]
.sym 50227 write_addr[1]
.sym 50229 write_data_SB_DFFESR_Q_E
.sym 50246 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 50247 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 50248 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 50249 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 50250 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50252 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 50254 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 50255 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 50256 bf_stage3_4_5.twid_mult.multiplier_R.t[4]
.sym 50261 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 50263 bf_stage3_4_5.twid_mult.multiplier_R.p[4]
.sym 50265 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 50266 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50267 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50271 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 50274 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 50276 bf_stage3_4_5.twid_mult.multiplier_Z.t[5]
.sym 50278 bf_stage3_4_5.twid_mult.multiplier_Z.t[5]
.sym 50284 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50285 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 50286 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 50287 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 50293 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 50296 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50297 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 50298 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 50299 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 50302 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50303 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 50304 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 50305 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 50308 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50309 bf_stage3_4_5.twid_mult.multiplier_R.p[4]
.sym 50311 bf_stage3_4_5.twid_mult.multiplier_R.t[4]
.sym 50316 bf_stage3_4_5.twid_mult.multiplier_R.p[4]
.sym 50320 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50321 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 50322 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 50323 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 50324 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 50325 CLK$SB_IO_IN_$glb_clk
.sym 50327 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 50328 bf_stage3_4_5.twid_mult.w_mult_r[3]
.sym 50329 bf_stage3_4_5.twid_mult.w_mult_r[4]
.sym 50330 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 50331 bf_stage3_4_5.twid_mult.w_mult_r[5]
.sym 50332 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 50333 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50334 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50340 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 50342 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 50343 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 50348 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 50350 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 50358 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50361 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 50368 bf_stage3_4_5.twid_mult.w_mult_z[0]
.sym 50370 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 50371 bf_stage3_4_5.twid_mult.multiplier_Z.p[1]
.sym 50372 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 50373 bf_stage3_4_5.twid_mult.multiplier_Z.p[3]
.sym 50375 bf_stage3_4_5.twid_mult.w_mult_z[1]
.sym 50376 bf_stage3_4_5.twid_mult.w_mult_r[1]
.sym 50379 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 50380 bf_stage3_4_5.twid_mult.multiplier_Z.p[2]
.sym 50382 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 50383 bf_stage3_4_5.twid_mult.w_mult_z[1]
.sym 50385 bf_stage3_4_5.twid_mult.w_mult_z[2]
.sym 50389 bf_stage3_4_5.twid_mult.w_mult_z[3]
.sym 50390 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50391 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50393 bf_stage3_4_5.twid_mult.w_mult_r[3]
.sym 50398 bf_stage3_4_5.twid_mult.w_mult_r[2]
.sym 50399 bf_stage3_4_5.twid_mult.w_mult_r[0]
.sym 50401 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 50402 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50403 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50404 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 50407 bf_stage3_4_5.twid_mult.multiplier_Z.p[2]
.sym 50415 bf_stage3_4_5.twid_mult.w_mult_z[1]
.sym 50419 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50420 bf_stage3_4_5.twid_mult.w_mult_r[3]
.sym 50421 bf_stage3_4_5.twid_mult.w_mult_z[3]
.sym 50422 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50425 bf_stage3_4_5.twid_mult.w_mult_r[0]
.sym 50426 bf_stage3_4_5.twid_mult.w_mult_r[1]
.sym 50427 bf_stage3_4_5.twid_mult.w_mult_z[0]
.sym 50428 bf_stage3_4_5.twid_mult.w_mult_z[1]
.sym 50433 bf_stage3_4_5.twid_mult.multiplier_Z.p[3]
.sym 50438 bf_stage3_4_5.twid_mult.w_mult_z[2]
.sym 50439 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 50440 bf_stage3_4_5.twid_mult.w_mult_r[2]
.sym 50443 bf_stage3_4_5.twid_mult.multiplier_Z.p[1]
.sym 50447 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 50448 CLK$SB_IO_IN_$glb_clk
.sym 50451 bf_stage3_4_5.twid_mult.w_neg_z[1]
.sym 50452 bf_stage3_4_5.twid_mult.w_neg_z[2]
.sym 50453 bf_stage3_4_5.twid_mult.w_neg_z[3]
.sym 50454 bf_stage3_4_5.twid_mult.w_neg_z[4]
.sym 50455 bf_stage3_4_5.twid_mult.w_neg_z[5]
.sym 50456 bf_stage3_4_5.twid_mult.w_neg_z[6]
.sym 50457 bf_stage3_4_5.twid_mult.w_neg_z[7]
.sym 50469 write_addr[0]
.sym 50473 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 50475 bf_stage3_4_5.twid_mult.multiplier_Z.p[9]
.sym 50476 bf_stage3_4_5.twid_mult.multiplier_R.p[5]
.sym 50477 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 50478 write_addr[1]
.sym 50480 bf_stage3_4_5.twid_mult.w_neg_z[9]
.sym 50481 bf_stage3_4_5.twid_mult.w_neg_z[7]
.sym 50482 bf_stage3_4_5.twid_mult.w_mult_z[0]
.sym 50485 bf_stage3_4_5.twid_mult.w_neg_z[1]
.sym 50491 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 50493 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 50496 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 50503 bf_stage3_4_5.twid_mult.w_mult_z[7]
.sym 50504 bf_stage3_4_5.twid_mult.w_mult_r[6]
.sym 50505 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 50507 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 50508 bf_stage3_4_5.twid_mult.multiplier_Z.p[0]
.sym 50512 bf_stage3_4_5.twid_mult.w_mult_z[6]
.sym 50514 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 50515 bf_stage3_4_5.twid_mult.w_mult_z[0]
.sym 50520 bf_stage3_4_5.twid_mult.multiplier_Z.p[7]
.sym 50521 bf_stage3_4_5.twid_mult.multiplier_Z.p[6]
.sym 50527 bf_stage3_4_5.twid_mult.multiplier_Z.p[0]
.sym 50530 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 50531 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 50532 bf_stage3_4_5.twid_mult.w_mult_z[6]
.sym 50533 bf_stage3_4_5.twid_mult.w_mult_r[6]
.sym 50537 bf_stage3_4_5.twid_mult.w_mult_z[7]
.sym 50542 bf_stage3_4_5.twid_mult.w_mult_z[0]
.sym 50548 bf_stage3_4_5.twid_mult.multiplier_Z.p[7]
.sym 50554 bf_stage3_4_5.twid_mult.multiplier_Z.p[6]
.sym 50563 bf_stage3_4_5.twid_mult.w_mult_z[6]
.sym 50566 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 50568 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 50569 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 50570 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 50571 CLK$SB_IO_IN_$glb_clk
.sym 50573 bf_stage3_4_5.twid_mult.w_neg_z[8]
.sym 50574 bf_stage3_4_5.twid_mult.w_neg_z[9]
.sym 50575 bf_stage3_4_5.twid_mult.w_neg_z[10]
.sym 50576 bf_stage3_4_5.twid_mult.w_neg_z[11]
.sym 50577 bf_stage3_4_5.twid_mult.w_neg_z[12]
.sym 50578 bf_stage3_4_5.twid_mult.w_neg_z[13]
.sym 50579 bf_stage3_4_5.twid_mult.w_neg_z[14]
.sym 50580 bf_stage3_4_5.twid_mult.multiplier_R.p[5]
.sym 50589 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50595 bf_stage3_4_5.twid_mult.w_mult_z[7]
.sym 50597 bf_stage3_4_5.twid_mult.w_neg_z[2]
.sym 50598 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50599 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 50604 write_addr[0]
.sym 50618 bf_stage3_4_5.twid_mult.multiplier_Z.p[10]
.sym 50620 bf_stage3_4_5.twid_mult.multiplier_R.p[6]
.sym 50623 bf_stage3_4_5.twid_mult.multiplier_R.t[5]
.sym 50624 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50626 bf_stage3_4_5.twid_mult.multiplier_R.t[6]
.sym 50629 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50634 bf_stage3_4_5.twid_mult.multiplier_Z.p[14]
.sym 50637 bf_stage3_4_5.twid_mult.multiplier_R.p[5]
.sym 50640 bf_stage3_4_5.twid_mult.multiplier_Z.p[13]
.sym 50641 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 50642 bf_stage3_4_5.twid_mult.w_mult_z[12]
.sym 50644 bf_stage3_4_5.twid_mult.multiplier_Z.p[12]
.sym 50645 bf_stage3_4_5.twid_mult.w_mult_z[10]
.sym 50649 bf_stage3_4_5.twid_mult.w_mult_z[10]
.sym 50654 bf_stage3_4_5.twid_mult.multiplier_Z.p[14]
.sym 50659 bf_stage3_4_5.twid_mult.multiplier_R.t[5]
.sym 50661 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50662 bf_stage3_4_5.twid_mult.multiplier_R.p[5]
.sym 50665 bf_stage3_4_5.twid_mult.multiplier_Z.p[13]
.sym 50674 bf_stage3_4_5.twid_mult.multiplier_Z.p[12]
.sym 50677 bf_stage3_4_5.twid_mult.multiplier_R.t[6]
.sym 50679 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50680 bf_stage3_4_5.twid_mult.multiplier_R.p[6]
.sym 50684 bf_stage3_4_5.twid_mult.w_mult_z[12]
.sym 50692 bf_stage3_4_5.twid_mult.multiplier_Z.p[10]
.sym 50693 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 50694 CLK$SB_IO_IN_$glb_clk
.sym 50696 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 50697 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 50698 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 50700 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 50701 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 50702 bf_stage3_4_5.twid_mult.w_mult_z[8]
.sym 50703 bf_stage3_4_5.twid_mult.w_mult_z[11]
.sym 50705 bf_stage3_4_5.twid_mult.w_neg_z[13]
.sym 50708 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 50709 bf_stage3_4_5.twid_mult.w_neg_z[14]
.sym 50712 bf_stage3_4_5.twid_mult.w_mult_z[14]
.sym 50713 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 50715 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 50716 bf_stage3_4_5.twid_mult.w_mult_z[13]
.sym 50718 bf_stage3_4_5.twid_mult.w_mult_z[12]
.sym 50720 bf_stage3_4_5.twid_mult.multiplier_R.t[6]
.sym 50727 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50741 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 50742 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 50747 bf_stage3_4_5.twid_mult.multiplier_R.t[4]
.sym 50748 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 50750 write_addr[1]
.sym 50762 bf_stage3_4_5.twid_mult.multiplier_R.t[5]
.sym 50764 write_addr[0]
.sym 50776 bf_stage3_4_5.twid_mult.multiplier_R.t[4]
.sym 50796 bf_stage3_4_5.twid_mult.multiplier_R.t[5]
.sym 50800 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 50801 write_addr[0]
.sym 50803 write_addr[1]
.sym 50806 write_addr[0]
.sym 50807 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 50808 write_addr[1]
.sym 50816 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 50817 CLK$SB_IO_IN_$glb_clk
.sym 50818 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 50820 bf_stage3_4_5.twid_mult.multiplier_R.p[7]
.sym 50823 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50825 bf_stage3_4_5.twid_mult.multiplier_R.p[8]
.sym 50826 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50832 bf_stage3_4_5.twid_mult.w_mult_z[8]
.sym 50836 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 50839 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 50843 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 50845 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 50848 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 50850 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 50851 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[2]
.sym 50852 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 50862 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 50863 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 50866 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50869 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 50874 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50875 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 50876 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 50877 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 50878 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 50879 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 50882 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 50883 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 50884 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 50889 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 50890 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 50893 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 50894 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 50895 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 50899 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 50900 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 50901 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 50902 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50905 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 50906 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 50907 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 50908 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50911 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 50912 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 50913 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 50917 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 50918 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 50919 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 50923 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 50924 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 50925 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 50926 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 50929 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 50930 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 50931 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 50932 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 50935 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 50936 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 50938 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 50942 bf_stage3_4_5.twid_mult.multiplier_R.t[7]
.sym 50943 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 50944 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 50945 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 50946 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 50947 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 50948 bf_stage3_4_5.twid_mult.multiplier_R.t[8]
.sym 50949 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 50953 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 50959 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 50962 bf_stage3_4_5.twid_mult.multiplier_I.p[4]
.sym 50963 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 50964 bf_stage3_4_5.twid_mult.multiplier_I.p[6]
.sym 50966 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 50970 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 50973 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 50974 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 50975 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 50976 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[1]
.sym 50977 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 50984 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 50986 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 50987 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 50988 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 50990 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 50992 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 50993 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 50994 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 50996 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 50997 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 51002 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 51003 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 51005 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 51012 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 51013 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 51014 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 51016 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 51017 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 51018 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 51019 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 51022 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 51023 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 51024 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 51025 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 51029 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 51031 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 51034 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 51036 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 51037 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 51040 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 51041 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 51042 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 51043 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 51046 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 51047 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 51048 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 51049 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 51052 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 51053 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 51054 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 51059 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 51060 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 51061 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 51066 bf_stage3_6_7.w_neg_b_im[1]
.sym 51067 bf_stage3_6_7.w_neg_b_im[2]
.sym 51068 bf_stage3_6_7.w_neg_b_im[3]
.sym 51069 bf_stage3_6_7.w_neg_b_im[4]
.sym 51070 bf_stage3_6_7.w_neg_b_im[5]
.sym 51071 bf_stage3_6_7.w_neg_b_im[6]
.sym 51072 bf_stage3_6_7.w_neg_b_im[7]
.sym 51074 stage_1_valid
.sym 51084 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 51085 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 51088 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 51090 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 51106 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 51108 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 51109 bf_stage2_4_6.twid_mult.w_mult_i[11]
.sym 51110 bf_stage2_4_6.twid_mult.w_neg_z[12]
.sym 51111 bf_stage2_4_6.twid_mult.w_neg_z[13]
.sym 51114 bf_stage2_4_6.twid_mult.multiplier_I.p[12]
.sym 51115 bf_stage2_4_6.twid_mult.w_mult_i[13]
.sym 51116 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 51117 bf_stage2_4_6.twid_mult.w_neg_z[11]
.sym 51118 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 51123 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 51124 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[1]
.sym 51128 bf_stage2_4_6.twid_mult.w_mult_i[12]
.sym 51132 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 51139 bf_stage2_4_6.twid_mult.w_mult_i[12]
.sym 51141 bf_stage2_4_6.twid_mult.w_neg_z[12]
.sym 51142 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 51146 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 51147 bf_stage2_4_6.twid_mult.w_neg_z[13]
.sym 51148 bf_stage2_4_6.twid_mult.w_mult_i[13]
.sym 51152 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 51153 bf_stage2_4_6.twid_mult.w_neg_z[11]
.sym 51154 bf_stage2_4_6.twid_mult.w_mult_i[11]
.sym 51157 bf_stage2_4_6.twid_mult.w_neg_z[13]
.sym 51158 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 51160 bf_stage2_4_6.twid_mult.w_mult_i[13]
.sym 51163 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[1]
.sym 51164 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 51166 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 51169 bf_stage2_4_6.twid_mult.w_mult_i[11]
.sym 51171 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 51172 bf_stage2_4_6.twid_mult.w_neg_z[11]
.sym 51178 bf_stage2_4_6.twid_mult.multiplier_I.p[12]
.sym 51181 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 51182 bf_stage2_4_6.twid_mult.w_neg_z[12]
.sym 51184 bf_stage2_4_6.twid_mult.w_mult_i[12]
.sym 51185 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 51186 CLK$SB_IO_IN_$glb_clk
.sym 51188 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 51189 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 51190 bf_stage3_6_7.w_e_im[1]
.sym 51191 bf_stage3_6_7.w_e_im[4]
.sym 51192 bf_stage3_6_7.w_e_im[6]
.sym 51193 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 51194 bf_stage3_4_5.twid_mult.multiplier_I.t[0]
.sym 51195 bf_stage3_6_7.w_e_im[5]
.sym 51197 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 51211 bf_stage2_4_6.twid_mult.w_mult_i[13]
.sym 51212 bf_stage3_6_7.w_neg_b_im[2]
.sym 51214 bf_stage3_6_7.w_neg_b_im[3]
.sym 51219 bf_stage3_6_7.w_neg_b_re[1]
.sym 51223 bf_stage3_6_7.w_neg_b_re[3]
.sym 51235 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 51238 bf_stage3_6_7.w_neg_b_im[1]
.sym 51239 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[1]
.sym 51241 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 51242 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 51245 bf_stage2_4_6.twid_mult.w_neg_z[8]
.sym 51246 bf_stage2_4_6.twid_mult.w_neg_z[9]
.sym 51250 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 51252 bf_stage2_4_6.twid_mult.w_mult_i[9]
.sym 51254 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 51255 bf_stage2_4_6.twid_mult.w_neg_z[10]
.sym 51258 bf_stage2_4_6.twid_mult.w_mult_i[10]
.sym 51260 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 51262 bf_stage2_4_6.twid_mult.w_neg_z[8]
.sym 51264 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 51265 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[1]
.sym 51268 bf_stage2_4_6.twid_mult.w_neg_z[9]
.sym 51270 bf_stage2_4_6.twid_mult.w_mult_i[9]
.sym 51271 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 51274 bf_stage2_4_6.twid_mult.w_mult_i[10]
.sym 51276 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 51277 bf_stage2_4_6.twid_mult.w_neg_z[10]
.sym 51280 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[1]
.sym 51281 bf_stage3_6_7.w_neg_b_im[1]
.sym 51282 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 51286 bf_stage2_4_6.twid_mult.w_neg_z[8]
.sym 51288 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 51292 bf_stage2_4_6.twid_mult.w_mult_i[9]
.sym 51294 bf_stage2_4_6.twid_mult.w_neg_z[9]
.sym 51295 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 51298 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 51300 bf_stage2_4_6.twid_mult.w_mult_i[10]
.sym 51301 bf_stage2_4_6.twid_mult.w_neg_z[10]
.sym 51305 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 51306 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 51311 bf_stage3_6_7.w_e_im[2]
.sym 51312 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 51313 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 51314 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 51315 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 51316 bf_stage3_6_7.w_e_im[3]
.sym 51317 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[3]
.sym 51318 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 51328 bf_stage3_6_7.w_e_im[5]
.sym 51331 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 51335 bf_stage3_6_7.w_neg_b_re[4]
.sym 51339 bf_stage3_6_7.w_e_im[6]
.sym 51344 bf_stage3_6_7.w_e_re[2]
.sym 51345 bf_stage3_6_7.w_neg_b_re[1]
.sym 51364 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 51368 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 51372 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 51374 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 51378 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 51380 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 51382 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 51383 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 51384 $nextpnr_ICESTORM_LC_43$O
.sym 51387 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 51390 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 51393 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 51394 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 51396 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 51398 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 51400 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 51402 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 51404 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 51406 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 51408 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 51410 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 51412 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 51414 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 51416 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 51418 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 51420 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 51423 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 51424 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 51427 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 51430 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 51434 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 51435 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 51436 bf_stage3_6_7.w_e_re[6]
.sym 51437 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 51438 bf_stage3_6_7.w_e_re[7]
.sym 51439 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 51440 bf_stage3_6_7.w_e_re[8]
.sym 51441 bf_stage3_6_7.w_e_re[5]
.sym 51447 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[3]
.sym 51452 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 51461 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 51465 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 51466 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 51477 bf_stage3_6_7.w_neg_b_re[2]
.sym 51478 bf_stage2_4_6.twid_mult.w_mult_r[12]
.sym 51479 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 51480 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 51481 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 51482 bf_stage2_4_6.twid_mult.w_mult_r[13]
.sym 51485 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 51486 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[0]
.sym 51487 bf_stage2_4_6.twid_mult.w_mult_r[11]
.sym 51488 bf_stage2_4_6.twid_mult.w_mult_r[11]
.sym 51490 bf_stage2_4_6.twid_mult.w_mult_r[13]
.sym 51491 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 51492 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 51493 bf_stage3_6_7.w_neg_b_re[3]
.sym 51494 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 51495 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 51498 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 51501 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 51503 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 51504 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 51508 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[0]
.sym 51509 bf_stage2_4_6.twid_mult.w_mult_r[12]
.sym 51510 bf_stage2_4_6.twid_mult.w_mult_r[11]
.sym 51511 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 51514 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 51515 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 51516 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 51517 bf_stage3_6_7.w_neg_b_re[3]
.sym 51520 bf_stage3_6_7.w_neg_b_re[2]
.sym 51521 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 51522 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 51523 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 51526 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 51527 bf_stage3_6_7.w_neg_b_re[2]
.sym 51528 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 51529 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 51533 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 51534 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[0]
.sym 51535 bf_stage2_4_6.twid_mult.w_mult_r[11]
.sym 51538 bf_stage2_4_6.twid_mult.w_mult_r[13]
.sym 51539 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 51540 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 51541 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 51544 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 51545 bf_stage2_4_6.twid_mult.w_mult_r[12]
.sym 51546 bf_stage2_4_6.twid_mult.w_mult_r[13]
.sym 51547 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 51550 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 51551 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 51552 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 51553 bf_stage3_6_7.w_neg_b_re[3]
.sym 51557 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[5]
.sym 51559 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[1]
.sym 51560 bf_stage3_6_7.w_e_re[4]
.sym 51563 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 51569 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 51570 bf_stage3_6_7.w_e_re[8]
.sym 51572 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 51573 bf_stage3_6_7.twid_mult.multiplier_Z.t[0]
.sym 51578 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 51581 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 51585 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 51607 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 51610 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 51613 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 51616 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 51618 bf_stage2_4_6.twid_mult.multiplier_I.p[10]
.sym 51622 bf_stage2_4_6.twid_mult.w_mult_r[10]
.sym 51625 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 51626 bf_stage2_4_6.twid_mult.w_mult_r[11]
.sym 51627 bf_stage2_4_6.twid_mult.multiplier_I.p[13]
.sym 51628 bf_stage2_4_6.twid_mult.multiplier_I.p[11]
.sym 51633 bf_stage2_4_6.twid_mult.multiplier_I.p[10]
.sym 51645 bf_stage2_4_6.twid_mult.multiplier_I.p[13]
.sym 51650 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 51651 bf_stage2_4_6.twid_mult.w_mult_r[10]
.sym 51652 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 51655 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 51656 bf_stage2_4_6.twid_mult.w_mult_r[10]
.sym 51657 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 51658 bf_stage2_4_6.twid_mult.w_mult_r[11]
.sym 51662 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 51663 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 51673 bf_stage2_4_6.twid_mult.multiplier_I.p[11]
.sym 51677 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 51678 CLK$SB_IO_IN_$glb_clk
.sym 51688 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 51695 bf_stage3_6_7.w_e_re[4]
.sym 51701 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 52365 CLK$SB_IO_IN
.sym 52396 bf_stage3_0_1.twid_mult.multiplier_I.count[1]
.sym 52397 bf_stage3_0_1.twid_mult.multiplier_I.count[2]
.sym 52398 bf_stage3_0_1.twid_mult.multiplier_I.count[3]
.sym 52399 bf_stage3_0_1.twid_mult.multiplier_I.count[4]
.sym 52400 bf_stage3_0_1.twid_mult.multiplier_I.count[0]
.sym 52401 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 52402 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O[2]
.sym 52417 bf_stage3_2_3.twid_mult.multiplier_I.t[2]
.sym 52444 bf_stage1_3_7.twid_mult.multiplier_Z.state[0]
.sym 52455 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 52463 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 52483 bf_stage1_3_7.twid_mult.multiplier_Z.state[0]
.sym 52514 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 52516 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 52517 CLK$SB_IO_IN_$glb_clk
.sym 52523 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 52524 bf_stage3_0_1.twid_mult.multiplier_I.t[6]
.sym 52525 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 52526 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 52527 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 52528 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 52529 bf_stage3_0_1.twid_mult.multiplier_I.t[8]
.sym 52530 bf_stage3_0_1.twid_mult.multiplier_I.t[7]
.sym 52541 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 52544 $PACKER_VCC_NET
.sym 52549 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 52564 bf_stage3_0_1.twid_mult.multiplier_Z.p[1]
.sym 52569 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 52575 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 52581 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 52583 bf_stage3_0_1.twid_mult.multiplier_I.t[8]
.sym 52585 bf_stage3_0_1.twid_mult.multiplier_Z.p[0]
.sym 52586 bf_stage3_0_1.twid_mult.multiplier_Z.p[6]
.sym 52587 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 52588 bf_stage3_0_1.twid_mult.multiplier_Z.p[2]
.sym 52602 bf_stage3_0_1.twid_mult.w_mult_r[4]
.sym 52603 bf_stage3_0_1.twid_mult.multiplier_R.p[2]
.sym 52604 bf_stage3_0_1.twid_mult.w_mult_z[2]
.sym 52605 bf_stage3_0_1.twid_mult.w_mult_z[5]
.sym 52606 bf_stage3_0_1.twid_mult.w_mult_z[0]
.sym 52607 bf_stage3_0_1.twid_mult.w_mult_r[0]
.sym 52608 bf_stage3_0_1.twid_mult.w_mult_r[1]
.sym 52609 bf_stage3_0_1.twid_mult.w_mult_z[4]
.sym 52610 bf_stage3_0_1.twid_mult.w_mult_z[3]
.sym 52611 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 52614 bf_stage3_0_1.twid_mult.w_mult_r[3]
.sym 52615 bf_stage3_0_1.twid_mult.w_mult_z[1]
.sym 52618 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 52621 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 52622 bf_stage3_0_1.twid_mult.multiplier_R.p[6]
.sym 52624 bf_stage3_0_1.twid_mult.w_mult_r[5]
.sym 52625 bf_stage3_0_1.twid_mult.w_mult_r[2]
.sym 52628 bf_stage3_0_1.twid_mult.multiplier_R.p[5]
.sym 52631 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 52634 bf_stage3_0_1.twid_mult.multiplier_R.p[5]
.sym 52639 bf_stage3_0_1.twid_mult.multiplier_R.p[2]
.sym 52645 bf_stage3_0_1.twid_mult.w_mult_r[4]
.sym 52647 bf_stage3_0_1.twid_mult.w_mult_z[4]
.sym 52651 bf_stage3_0_1.twid_mult.w_mult_z[5]
.sym 52652 bf_stage3_0_1.twid_mult.w_mult_r[4]
.sym 52653 bf_stage3_0_1.twid_mult.w_mult_r[5]
.sym 52654 bf_stage3_0_1.twid_mult.w_mult_z[4]
.sym 52657 bf_stage3_0_1.twid_mult.multiplier_R.p[6]
.sym 52663 bf_stage3_0_1.twid_mult.w_mult_r[1]
.sym 52664 bf_stage3_0_1.twid_mult.w_mult_z[1]
.sym 52665 bf_stage3_0_1.twid_mult.w_mult_r[0]
.sym 52666 bf_stage3_0_1.twid_mult.w_mult_z[0]
.sym 52669 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 52670 bf_stage3_0_1.twid_mult.w_mult_z[3]
.sym 52671 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 52672 bf_stage3_0_1.twid_mult.w_mult_r[3]
.sym 52675 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 52676 bf_stage3_0_1.twid_mult.w_mult_r[2]
.sym 52678 bf_stage3_0_1.twid_mult.w_mult_z[2]
.sym 52679 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 52680 CLK$SB_IO_IN_$glb_clk
.sym 52683 bf_stage3_0_1.twid_mult.w_mult_i[3]
.sym 52684 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 52685 bf_stage3_0_1.twid_mult.w_mult_i[1]
.sym 52686 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 52687 bf_stage3_0_1.twid_mult.w_mult_i[0]
.sym 52688 bf_stage3_0_1.twid_mult.w_mult_i[2]
.sym 52689 bf_stage3_0_1.twid_mult.w_mult_i[6]
.sym 52697 bf_stage3_0_1.twid_mult.multiplier_R.p[2]
.sym 52698 read_data[7]
.sym 52700 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 52703 read_data[3]
.sym 52705 read_data[5]
.sym 52707 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 52708 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 52709 bf_stage3_0_1.twid_mult.w_mult_i[0]
.sym 52710 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 52712 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 52714 bf_stage3_0_1.twid_mult.multiplier_I.t[8]
.sym 52717 bf_stage1_3_7.twid_mult.multiplier_Z.p[14]
.sym 52728 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 52729 bf_stage3_0_1.twid_mult.multiplier_Z.p[5]
.sym 52730 bf_stage3_0_1.twid_mult.multiplier_Z.p[4]
.sym 52731 bf_stage3_0_1.twid_mult.multiplier_Z.p[1]
.sym 52737 bf_stage3_0_1.twid_mult.multiplier_Z.p[3]
.sym 52741 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 52750 bf_stage3_0_1.twid_mult.multiplier_Z.p[0]
.sym 52751 bf_stage3_0_1.twid_mult.multiplier_Z.p[6]
.sym 52753 bf_stage3_0_1.twid_mult.multiplier_Z.p[2]
.sym 52758 bf_stage3_0_1.twid_mult.multiplier_Z.p[5]
.sym 52764 bf_stage3_0_1.twid_mult.multiplier_Z.p[4]
.sym 52771 bf_stage3_0_1.twid_mult.multiplier_Z.p[3]
.sym 52774 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 52781 bf_stage3_0_1.twid_mult.multiplier_Z.p[2]
.sym 52786 bf_stage3_0_1.twid_mult.multiplier_Z.p[6]
.sym 52794 bf_stage3_0_1.twid_mult.multiplier_Z.p[0]
.sym 52800 bf_stage3_0_1.twid_mult.multiplier_Z.p[1]
.sym 52802 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 52803 CLK$SB_IO_IN_$glb_clk
.sym 52805 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 52806 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 52807 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 52808 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52809 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52810 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52811 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 52812 bf_stage3_0_1.twid_mult.multiplier_I.p[8]
.sym 52818 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 52819 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 52821 bf_stage3_2_3.twid_mult.multiplier_I.t[6]
.sym 52829 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 52833 bf_stage3_0_1.twid_mult.multiplier_Z.t[0]
.sym 52837 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52838 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 52840 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 52848 bf_stage3_0_1.twid_mult.multiplier_Z.p[5]
.sym 52850 bf_stage3_0_1.twid_mult.multiplier_Z.t[5]
.sym 52852 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52855 bf_stage3_0_1.twid_mult.w_mult_z[4]
.sym 52856 bf_stage3_0_1.twid_mult.w_mult_z[3]
.sym 52857 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 52858 bf_stage3_0_1.twid_mult.w_mult_z[2]
.sym 52860 bf_stage3_0_1.twid_mult.w_mult_z[0]
.sym 52861 bf_stage3_0_1.twid_mult.w_mult_z[1]
.sym 52865 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52866 bf_stage1_3_7.twid_mult.multiplier_Z.p[9]
.sym 52867 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52869 bf_stage1_3_7.twid_mult.multiplier_Z.t[9]
.sym 52873 bf_stage1_3_7.twid_mult.multiplier_Z.p[14]
.sym 52876 bf_stage1_3_7.twid_mult.multiplier_Z.t[14]
.sym 52880 bf_stage3_0_1.twid_mult.w_mult_z[0]
.sym 52887 bf_stage3_0_1.twid_mult.w_mult_z[3]
.sym 52892 bf_stage3_0_1.twid_mult.w_mult_z[2]
.sym 52898 bf_stage1_3_7.twid_mult.multiplier_Z.p[14]
.sym 52899 bf_stage1_3_7.twid_mult.multiplier_Z.t[14]
.sym 52900 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52903 bf_stage1_3_7.twid_mult.multiplier_Z.p[9]
.sym 52904 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52906 bf_stage1_3_7.twid_mult.multiplier_Z.t[9]
.sym 52910 bf_stage3_0_1.twid_mult.w_mult_z[4]
.sym 52917 bf_stage3_0_1.twid_mult.w_mult_z[1]
.sym 52921 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52922 bf_stage3_0_1.twid_mult.multiplier_Z.p[5]
.sym 52924 bf_stage3_0_1.twid_mult.multiplier_Z.t[5]
.sym 52925 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 52926 CLK$SB_IO_IN_$glb_clk
.sym 52927 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O_$glb_sr
.sym 52929 bf_stage3_0_1.twid_mult.w_neg_z[1]
.sym 52930 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 52932 bf_stage3_0_1.twid_mult.w_neg_z[3]
.sym 52933 bf_stage3_0_1.twid_mult.w_neg_z[4]
.sym 52934 bf_stage3_0_1.twid_mult.w_neg_z[5]
.sym 52935 bf_stage3_0_1.twid_mult.w_neg_z[6]
.sym 52942 bf_stage3_0_1.twid_mult.multiplier_Z.p[5]
.sym 52944 bf_stage3_0_1.twid_mult.multiplier_Z.p[4]
.sym 52948 bf_stage3_0_1.twid_mult.multiplier_Z.p[3]
.sym 52954 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 52956 bf_stage3_0_1.twid_mult.multiplier_Z.t[6]
.sym 52957 bf_stage3_0_1.twid_mult.multiplier_Z.p[1]
.sym 52960 bf_stage3_0_1.twid_mult.multiplier_Z.t[3]
.sym 52963 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52969 bf_stage3_0_1.twid_mult.multiplier_Z.t[4]
.sym 52971 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 52973 bf_stage3_0_1.twid_mult.multiplier_Z.p[1]
.sym 52976 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52979 bf_stage3_0_1.twid_mult.multiplier_Z.t[2]
.sym 52983 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52984 bf_stage3_0_1.twid_mult.multiplier_I.p[8]
.sym 52986 bf_stage3_0_1.twid_mult.multiplier_I.t[8]
.sym 52989 bf_stage3_0_1.twid_mult.multiplier_Z.p[6]
.sym 52990 bf_stage3_0_1.twid_mult.multiplier_Z.t[1]
.sym 52991 bf_stage3_0_1.twid_mult.multiplier_Z.p[0]
.sym 52993 bf_stage3_0_1.twid_mult.multiplier_Z.t[0]
.sym 52997 bf_stage3_0_1.twid_mult.multiplier_Z.t[5]
.sym 52998 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 52999 bf_stage3_0_1.twid_mult.multiplier_Z.t[6]
.sym 53003 bf_stage3_0_1.twid_mult.multiplier_Z.t[2]
.sym 53008 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53009 bf_stage3_0_1.twid_mult.multiplier_I.p[8]
.sym 53010 bf_stage3_0_1.twid_mult.multiplier_I.t[8]
.sym 53015 bf_stage3_0_1.twid_mult.multiplier_Z.t[1]
.sym 53020 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53022 bf_stage3_0_1.twid_mult.multiplier_Z.t[6]
.sym 53023 bf_stage3_0_1.twid_mult.multiplier_Z.p[6]
.sym 53028 bf_stage3_0_1.twid_mult.multiplier_Z.t[4]
.sym 53032 bf_stage3_0_1.twid_mult.multiplier_Z.t[0]
.sym 53039 bf_stage3_0_1.twid_mult.multiplier_Z.t[5]
.sym 53044 bf_stage3_0_1.twid_mult.multiplier_Z.t[0]
.sym 53045 bf_stage3_0_1.twid_mult.multiplier_Z.p[0]
.sym 53046 bf_stage3_0_1.twid_mult.multiplier_Z.t[1]
.sym 53047 bf_stage3_0_1.twid_mult.multiplier_Z.p[1]
.sym 53048 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 53049 CLK$SB_IO_IN_$glb_clk
.sym 53050 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 53051 bf_stage3_0_1.twid_mult.w_neg_z[7]
.sym 53052 bf_stage3_0_1.twid_mult.w_neg_z[8]
.sym 53053 bf_stage3_0_1.twid_mult.w_neg_z[9]
.sym 53054 bf_stage3_0_1.twid_mult.w_neg_z[10]
.sym 53055 bf_stage3_0_1.twid_mult.w_neg_z[11]
.sym 53056 bf_stage3_0_1.twid_mult.w_neg_z[12]
.sym 53057 bf_stage3_0_1.twid_mult.w_neg_z[13]
.sym 53058 bf_stage3_0_1.twid_mult.w_neg_z[14]
.sym 53063 bf_stage3_0_1.twid_mult.multiplier_Z.t[4]
.sym 53069 $PACKER_VCC_NET
.sym 53074 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 53075 bf_stage3_0_1.twid_mult.multiplier_Z.p[6]
.sym 53076 bf_stage3_0_1.twid_mult.multiplier_Z.t[2]
.sym 53077 bf_stage3_0_1.twid_mult.multiplier_Z.p[0]
.sym 53078 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53080 bf_stage3_0_1.twid_mult.multiplier_Z.t[5]
.sym 53081 bf_stage3_0_1.twid_mult.multiplier_I.t[8]
.sym 53082 bf_stage3_0_1.twid_mult.multiplier_Z.t[1]
.sym 53084 bf_stage1_3_7.twid_mult.multiplier_Z.t[3]
.sym 53085 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 53086 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53092 bf_stage3_2_3.twid_mult.multiplier_I.p[4]
.sym 53093 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 53094 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53095 bf_stage3_2_3.twid_mult.multiplier_I.t[4]
.sym 53096 bf_stage3_2_3.twid_mult.multiplier_I.p[3]
.sym 53098 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53099 bf_stage3_2_3.twid_mult.multiplier_I.t[5]
.sym 53105 bf_stage3_2_3.twid_mult.multiplier_I.t[2]
.sym 53109 bf_stage3_2_3.twid_mult.multiplier_I.t[1]
.sym 53110 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 53116 bf_stage3_2_3.twid_mult.multiplier_I.t[3]
.sym 53121 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 53125 bf_stage3_2_3.twid_mult.multiplier_I.t[2]
.sym 53133 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 53138 bf_stage3_2_3.twid_mult.multiplier_I.t[5]
.sym 53143 bf_stage3_2_3.twid_mult.multiplier_I.t[3]
.sym 53149 bf_stage3_2_3.twid_mult.multiplier_I.p[4]
.sym 53151 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53152 bf_stage3_2_3.twid_mult.multiplier_I.t[4]
.sym 53157 bf_stage3_2_3.twid_mult.multiplier_I.t[1]
.sym 53161 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53162 bf_stage3_2_3.twid_mult.multiplier_I.t[3]
.sym 53163 bf_stage3_2_3.twid_mult.multiplier_I.p[3]
.sym 53167 bf_stage3_2_3.twid_mult.multiplier_I.t[4]
.sym 53171 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 53172 CLK$SB_IO_IN_$glb_clk
.sym 53173 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 53174 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53175 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 53176 bf_stage3_0_1.twid_mult.multiplier_Z.p[1]
.sym 53177 bf_stage3_0_1.twid_mult.multiplier_Z.p[7]
.sym 53178 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 53179 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 53180 bf_stage3_0_1.twid_mult.multiplier_Z.p[6]
.sym 53181 bf_stage3_0_1.twid_mult.multiplier_Z.p[0]
.sym 53186 bf_stage3_2_3.twid_mult.multiplier_I.t[3]
.sym 53189 bf_stage3_0_1.twid_mult.w_neg_z[10]
.sym 53190 bf_stage3_2_3.twid_mult.multiplier_I.p[5]
.sym 53191 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 53192 count[0]
.sym 53194 bf_stage3_2_3.twid_mult.multiplier_I.t[4]
.sym 53196 bf_stage3_2_3.twid_mult.multiplier_I.p[4]
.sym 53197 count_SB_DFFESR_Q_R
.sym 53198 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53200 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 53201 $PACKER_VCC_NET
.sym 53202 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 53204 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 53205 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 53206 bf_stage3_2_3.w_e_re[5]
.sym 53207 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 53208 bf_stage3_0_1.twid_mult.w_mult_z[8]
.sym 53209 bf_stage1_3_7.twid_mult.multiplier_Z.p[14]
.sym 53217 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53220 bf_stage3_2_3.twid_mult.multiplier_I.t[2]
.sym 53221 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53223 bf_stage3_0_1.twid_mult.multiplier_Z.t[7]
.sym 53226 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 53227 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53228 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 53229 bf_stage3_0_1.twid_mult.multiplier_I.p[9]
.sym 53230 bf_stage3_2_3.twid_mult.multiplier_I.t[5]
.sym 53234 bf_stage3_0_1.twid_mult.multiplier_Z.p[7]
.sym 53235 bf_stage3_2_3.twid_mult.multiplier_I.p[2]
.sym 53237 bf_stage3_0_1.twid_mult.multiplier_I.t[10]
.sym 53238 bf_stage3_2_3.twid_mult.multiplier_I.p[5]
.sym 53241 bf_stage3_0_1.twid_mult.multiplier_I.t[8]
.sym 53244 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53246 bf_stage3_0_1.twid_mult.multiplier_I.t[9]
.sym 53248 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53249 bf_stage3_0_1.twid_mult.multiplier_I.p[9]
.sym 53250 bf_stage3_0_1.twid_mult.multiplier_I.t[9]
.sym 53260 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53262 bf_stage3_2_3.twid_mult.multiplier_I.p[2]
.sym 53263 bf_stage3_2_3.twid_mult.multiplier_I.t[2]
.sym 53266 bf_stage3_0_1.twid_mult.multiplier_Z.p[7]
.sym 53267 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53268 bf_stage3_0_1.twid_mult.multiplier_Z.t[7]
.sym 53272 bf_stage3_2_3.twid_mult.multiplier_I.t[5]
.sym 53273 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53275 bf_stage3_2_3.twid_mult.multiplier_I.p[5]
.sym 53279 bf_stage3_0_1.twid_mult.multiplier_I.t[10]
.sym 53286 bf_stage3_0_1.twid_mult.multiplier_I.t[9]
.sym 53290 bf_stage3_0_1.twid_mult.multiplier_I.t[8]
.sym 53294 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 53295 CLK$SB_IO_IN_$glb_clk
.sym 53296 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 53297 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 53298 bf_stage3_2_3.w_e_re[6]
.sym 53299 bf_stage3_2_3.w_e_re[5]
.sym 53300 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 53301 bf_stage3_0_1.twid_mult.multiplier_I.p[10]
.sym 53302 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 53303 bf_stage3_0_1.twid_mult.multiplier_I.p[11]
.sym 53304 bf_stage3_2_3.w_e_re[1]
.sym 53314 bf_stage3_0_1.twid_mult.w_mult_z[10]
.sym 53321 bf_stage3_2_3.twid_mult.multiplier_I.p[2]
.sym 53322 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53323 bf_stage3_0_1.twid_mult.multiplier_Z.t[0]
.sym 53324 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53325 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 53326 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53327 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 53329 bf_stage3_0_1.twid_mult.multiplier_Z.t[0]
.sym 53330 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 53332 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 53338 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53339 bf_stage1_3_7.twid_mult.multiplier_Z.p[3]
.sym 53340 bf_stage1_3_7.twid_mult.multiplier_Z.t[4]
.sym 53343 bf_stage3_0_1.twid_mult.multiplier_I.t[11]
.sym 53345 bf_stage1_3_7.twid_mult.multiplier_Z.t[6]
.sym 53346 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53347 bf_stage1_3_7.twid_mult.multiplier_Z.t[5]
.sym 53349 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53353 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53354 bf_stage1_3_7.twid_mult.multiplier_Z.t[3]
.sym 53356 bf_stage1_3_7.twid_mult.multiplier_Z.p[6]
.sym 53359 bf_stage1_3_7.twid_mult.multiplier_Z.p[4]
.sym 53360 bf_stage3_0_1.twid_mult.multiplier_I.p[11]
.sym 53365 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 53366 bf_stage1_3_7.twid_mult.multiplier_Z.p[5]
.sym 53369 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53371 bf_stage1_3_7.twid_mult.multiplier_Z.t[4]
.sym 53372 bf_stage1_3_7.twid_mult.multiplier_Z.p[4]
.sym 53373 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53378 bf_stage1_3_7.twid_mult.multiplier_Z.t[3]
.sym 53379 bf_stage1_3_7.twid_mult.multiplier_Z.p[3]
.sym 53380 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53383 bf_stage1_3_7.twid_mult.multiplier_Z.p[6]
.sym 53385 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53386 bf_stage1_3_7.twid_mult.multiplier_Z.t[6]
.sym 53390 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53391 bf_stage1_3_7.twid_mult.multiplier_Z.p[5]
.sym 53392 bf_stage1_3_7.twid_mult.multiplier_Z.t[5]
.sym 53395 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53396 bf_stage1_3_7.twid_mult.multiplier_Z.p[5]
.sym 53397 bf_stage1_3_7.twid_mult.multiplier_Z.t[5]
.sym 53402 bf_stage1_3_7.twid_mult.multiplier_Z.t[4]
.sym 53403 bf_stage1_3_7.twid_mult.multiplier_Z.p[4]
.sym 53404 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53408 bf_stage3_0_1.twid_mult.multiplier_I.t[11]
.sym 53409 bf_stage3_0_1.twid_mult.multiplier_I.p[11]
.sym 53410 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53414 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53415 bf_stage1_3_7.twid_mult.multiplier_Z.p[3]
.sym 53416 bf_stage1_3_7.twid_mult.multiplier_Z.t[3]
.sym 53417 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 53418 CLK$SB_IO_IN_$glb_clk
.sym 53419 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O_$glb_sr
.sym 53420 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53421 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 53422 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53423 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53424 bf_stage3_2_3.twid_mult.multiplier_Z.p[4]
.sym 53425 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53426 bf_stage3_2_3.twid_mult.multiplier_Z.p[3]
.sym 53427 bf_stage3_2_3.twid_mult.multiplier_Z.p[2]
.sym 53432 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53442 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 53443 bf_stage3_2_3.w_e_re[5]
.sym 53449 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 53453 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 53463 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53464 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 53481 bf_stage3_2_3.twid_mult.multiplier_Z.p[4]
.sym 53483 bf_stage3_2_3.twid_mult.multiplier_Z.p[3]
.sym 53488 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 53490 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 53494 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 53495 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 53496 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53506 bf_stage3_2_3.twid_mult.multiplier_Z.p[4]
.sym 53525 bf_stage3_2_3.twid_mult.multiplier_Z.p[3]
.sym 53536 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 53539 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53540 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 53541 CLK$SB_IO_IN_$glb_clk
.sym 53543 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[1]
.sym 53544 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53546 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53547 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[0]
.sym 53548 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 53549 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 53550 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 53557 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53560 bf_stage3_2_3.twid_mult.multiplier_Z.t[3]
.sym 53563 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 53567 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 53569 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 53570 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 53571 bf_stage3_2_3.twid_mult.multiplier_R.p[4]
.sym 53573 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 53574 bf_stage3_2_3.twid_mult.w_mult_z[3]
.sym 53576 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[1]
.sym 53577 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 53588 bf_stage3_2_3.twid_mult.multiplier_I.p[6]
.sym 53592 bf_stage3_2_3.twid_mult.multiplier_I.t[6]
.sym 53594 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53596 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53600 bf_stage3_2_3.twid_mult.multiplier_I.p[2]
.sym 53602 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 53610 bf_stage3_2_3.twid_mult.multiplier_I.t[2]
.sym 53613 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 53618 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53619 bf_stage3_2_3.twid_mult.multiplier_I.p[2]
.sym 53620 bf_stage3_2_3.twid_mult.multiplier_I.t[2]
.sym 53623 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53625 bf_stage3_2_3.twid_mult.multiplier_I.t[6]
.sym 53626 bf_stage3_2_3.twid_mult.multiplier_I.p[6]
.sym 53642 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53643 bf_stage3_2_3.twid_mult.multiplier_I.p[6]
.sym 53644 bf_stage3_2_3.twid_mult.multiplier_I.t[6]
.sym 53663 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 53664 CLK$SB_IO_IN_$glb_clk
.sym 53665 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 53666 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 53667 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 53668 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 53669 bf_stage3_2_3.twid_mult.w_mult_z[5]
.sym 53670 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53671 bf_stage3_2_3.twid_mult.w_mult_z[2]
.sym 53672 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 53673 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 53680 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53682 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53683 read_en
.sym 53684 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 53686 stage_1_valid
.sym 53689 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53691 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 53692 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53693 bf_stage3_2_3.twid_mult.w_mult_z[2]
.sym 53694 bf_stage3_2_3.twid_mult.multiplier_Z.t[1]
.sym 53695 bf_stage3_2_3.twid_mult.multiplier_R.p[5]
.sym 53696 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 53697 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 53698 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 53700 bf_stage3_0_1.twid_mult.w_mult_z[8]
.sym 53701 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 53708 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53709 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 53711 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53714 bf_stage3_2_3.twid_mult.multiplier_R.p[3]
.sym 53715 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53717 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53718 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53719 bf_stage3_2_3.twid_mult.w_mult_z[4]
.sym 53720 bf_stage3_2_3.twid_mult.w_mult_r[5]
.sym 53722 bf_stage3_2_3.twid_mult.multiplier_R.p[2]
.sym 53726 bf_stage3_2_3.twid_mult.w_mult_z[5]
.sym 53727 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 53728 bf_stage3_2_3.twid_mult.w_mult_z[2]
.sym 53730 bf_stage3_2_3.twid_mult.w_mult_r[4]
.sym 53731 bf_stage3_2_3.twid_mult.multiplier_R.p[4]
.sym 53732 bf_stage3_2_3.twid_mult.w_mult_r[3]
.sym 53734 bf_stage3_2_3.twid_mult.w_mult_z[3]
.sym 53736 bf_stage3_2_3.twid_mult.w_mult_r[2]
.sym 53738 bf_stage3_2_3.twid_mult.w_mult_r[4]
.sym 53740 bf_stage3_2_3.twid_mult.w_mult_z[3]
.sym 53741 bf_stage3_2_3.twid_mult.w_mult_z[4]
.sym 53742 bf_stage3_2_3.twid_mult.w_mult_r[3]
.sym 53743 bf_stage3_2_3.twid_mult.w_mult_r[4]
.sym 53746 bf_stage3_2_3.twid_mult.multiplier_R.p[3]
.sym 53752 bf_stage3_2_3.twid_mult.w_mult_r[2]
.sym 53753 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53754 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 53755 bf_stage3_2_3.twid_mult.w_mult_z[2]
.sym 53758 bf_stage3_2_3.twid_mult.w_mult_z[4]
.sym 53759 bf_stage3_2_3.twid_mult.w_mult_r[4]
.sym 53760 bf_stage3_2_3.twid_mult.w_mult_z[5]
.sym 53761 bf_stage3_2_3.twid_mult.w_mult_r[5]
.sym 53764 bf_stage3_2_3.twid_mult.w_mult_r[3]
.sym 53766 bf_stage3_2_3.twid_mult.w_mult_z[3]
.sym 53771 bf_stage3_2_3.twid_mult.multiplier_R.p[2]
.sym 53776 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53777 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53778 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53779 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53782 bf_stage3_2_3.twid_mult.multiplier_R.p[4]
.sym 53786 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 53787 CLK$SB_IO_IN_$glb_clk
.sym 53789 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 53790 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 53791 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 53792 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53793 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[4]
.sym 53794 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[5]
.sym 53795 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[3]
.sym 53796 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53799 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 53803 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 53804 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 53807 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 53808 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 53810 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 53812 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 53813 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 53817 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 53821 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 53832 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 53833 bf_stage3_2_3.twid_mult.w_mult_r[0]
.sym 53834 bf_stage3_2_3.twid_mult.multiplier_R.p[6]
.sym 53836 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 53839 bf_stage3_2_3.twid_mult.multiplier_R.p[1]
.sym 53841 bf_stage3_2_3.twid_mult.w_mult_z[5]
.sym 53844 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_I3[2]
.sym 53845 bf_stage3_2_3.twid_mult.w_mult_r[1]
.sym 53848 bf_stage3_2_3.twid_mult.w_mult_z[6]
.sym 53853 bf_stage3_2_3.twid_mult.w_mult_z[1]
.sym 53855 bf_stage3_2_3.twid_mult.multiplier_R.p[5]
.sym 53856 bf_stage3_2_3.twid_mult.w_mult_z[6]
.sym 53857 bf_stage3_2_3.twid_mult.w_mult_z[0]
.sym 53859 bf_stage3_2_3.twid_mult.w_mult_r[5]
.sym 53860 bf_stage3_2_3.twid_mult.w_mult_r[6]
.sym 53864 bf_stage3_2_3.twid_mult.w_mult_r[6]
.sym 53865 bf_stage3_2_3.twid_mult.w_mult_z[6]
.sym 53866 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_I3[2]
.sym 53869 bf_stage3_2_3.twid_mult.w_mult_z[1]
.sym 53870 bf_stage3_2_3.twid_mult.w_mult_r[1]
.sym 53871 bf_stage3_2_3.twid_mult.w_mult_r[0]
.sym 53872 bf_stage3_2_3.twid_mult.w_mult_z[0]
.sym 53882 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 53887 bf_stage3_2_3.twid_mult.w_mult_r[5]
.sym 53888 bf_stage3_2_3.twid_mult.w_mult_r[6]
.sym 53889 bf_stage3_2_3.twid_mult.w_mult_z[5]
.sym 53890 bf_stage3_2_3.twid_mult.w_mult_z[6]
.sym 53894 bf_stage3_2_3.twid_mult.multiplier_R.p[5]
.sym 53901 bf_stage3_2_3.twid_mult.multiplier_R.p[6]
.sym 53908 bf_stage3_2_3.twid_mult.multiplier_R.p[1]
.sym 53909 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 53910 CLK$SB_IO_IN_$glb_clk
.sym 53912 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53913 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 53914 bf_stage3_2_3.twid_mult.w_mult_z[6]
.sym 53915 bf_stage3_2_3.twid_mult.w_mult_z[0]
.sym 53916 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53917 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 53918 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 53919 bf_stage3_2_3.twid_mult.w_mult_z[1]
.sym 53925 bf_stage3_2_3.w_e_im[6]
.sym 53926 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 53933 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 53934 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 53938 bf_stage3_0_1.twid_mult.w_mult_z[8]
.sym 53939 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 53942 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 53943 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 53945 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 53946 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53953 bf_stage3_2_3.twid_mult.w_mult_z[4]
.sym 53954 bf_stage3_2_3.twid_mult.w_mult_z[3]
.sym 53955 bf_stage3_2_3.twid_mult.w_mult_i[3]
.sym 53957 bf_stage3_2_3.twid_mult.w_mult_i[2]
.sym 53960 bf_stage3_0_1.twid_mult.multiplier_Z.p[8]
.sym 53962 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 53963 bf_stage3_2_3.twid_mult.w_mult_z[2]
.sym 53964 bf_stage3_2_3.twid_mult.w_mult_i[0]
.sym 53965 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 53966 bf_stage3_2_3.twid_mult.w_mult_i[1]
.sym 53970 bf_stage3_2_3.twid_mult.w_neg_z[1]
.sym 53971 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 53972 bf_stage3_2_3.twid_mult.w_mult_z[0]
.sym 53978 bf_stage3_2_3.twid_mult.w_mult_i[4]
.sym 53979 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 53981 bf_stage3_2_3.twid_mult.w_neg_z[3]
.sym 53982 bf_stage3_2_3.twid_mult.w_neg_z[4]
.sym 53983 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 53984 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 53986 bf_stage3_2_3.twid_mult.w_mult_i[3]
.sym 53987 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 53988 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 53989 bf_stage3_2_3.twid_mult.w_neg_z[3]
.sym 53992 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 53993 bf_stage3_2_3.twid_mult.w_mult_i[2]
.sym 53994 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 53995 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 54000 bf_stage3_2_3.twid_mult.w_mult_z[4]
.sym 54004 bf_stage3_2_3.twid_mult.w_mult_z[3]
.sym 54010 bf_stage3_2_3.twid_mult.w_mult_i[1]
.sym 54011 bf_stage3_2_3.twid_mult.w_neg_z[1]
.sym 54012 bf_stage3_2_3.twid_mult.w_mult_i[0]
.sym 54013 bf_stage3_2_3.twid_mult.w_mult_z[0]
.sym 54016 bf_stage3_0_1.twid_mult.multiplier_Z.p[8]
.sym 54022 bf_stage3_2_3.twid_mult.w_mult_i[4]
.sym 54024 bf_stage3_2_3.twid_mult.w_neg_z[4]
.sym 54030 bf_stage3_2_3.twid_mult.w_mult_z[2]
.sym 54032 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 54033 CLK$SB_IO_IN_$glb_clk
.sym 54036 bf_stage3_2_3.twid_mult.w_neg_z[1]
.sym 54037 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 54039 bf_stage3_2_3.twid_mult.w_neg_z[3]
.sym 54040 bf_stage3_2_3.twid_mult.w_neg_z[4]
.sym 54041 bf_stage3_2_3.twid_mult.w_neg_z[5]
.sym 54042 bf_stage3_2_3.twid_mult.w_neg_z[6]
.sym 54051 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 54053 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 54056 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 54058 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 54059 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 54060 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 54061 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 54062 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 54068 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 54070 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 54076 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 54079 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54083 bf_stage3_0_1.twid_mult.multiplier_Z.p[8]
.sym 54084 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 54087 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 54088 bf_stage3_2_3.twid_mult.w_mult_i[4]
.sym 54089 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 54090 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 54091 bf_stage3_0_1.twid_mult.multiplier_Z.t[8]
.sym 54092 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 54093 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 54095 bf_stage3_2_3.twid_mult.w_mult_i[6]
.sym 54096 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 54099 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 54101 bf_stage3_2_3.twid_mult.w_mult_i[5]
.sym 54103 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 54105 bf_stage3_2_3.twid_mult.w_neg_z[4]
.sym 54106 bf_stage3_2_3.twid_mult.w_neg_z[5]
.sym 54107 bf_stage3_2_3.twid_mult.w_neg_z[6]
.sym 54109 bf_stage3_2_3.twid_mult.w_neg_z[4]
.sym 54110 bf_stage3_2_3.twid_mult.w_neg_z[5]
.sym 54111 bf_stage3_2_3.twid_mult.w_mult_i[5]
.sym 54112 bf_stage3_2_3.twid_mult.w_mult_i[4]
.sym 54115 bf_stage3_2_3.twid_mult.w_mult_i[6]
.sym 54116 bf_stage3_2_3.twid_mult.w_neg_z[6]
.sym 54121 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 54122 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 54123 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 54124 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 54127 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54129 bf_stage3_0_1.twid_mult.multiplier_Z.p[8]
.sym 54130 bf_stage3_0_1.twid_mult.multiplier_Z.t[8]
.sym 54139 bf_stage3_2_3.twid_mult.w_neg_z[5]
.sym 54140 bf_stage3_2_3.twid_mult.w_mult_i[5]
.sym 54141 bf_stage3_2_3.twid_mult.w_mult_i[6]
.sym 54142 bf_stage3_2_3.twid_mult.w_neg_z[6]
.sym 54145 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 54146 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 54147 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 54148 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 54151 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54153 bf_stage3_0_1.twid_mult.multiplier_Z.p[8]
.sym 54154 bf_stage3_0_1.twid_mult.multiplier_Z.t[8]
.sym 54155 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 54156 CLK$SB_IO_IN_$glb_clk
.sym 54157 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 54158 bf_stage3_2_3.twid_mult.w_neg_z[7]
.sym 54159 bf_stage3_2_3.twid_mult.w_neg_z[8]
.sym 54160 bf_stage3_2_3.twid_mult.w_neg_z[9]
.sym 54161 bf_stage3_2_3.twid_mult.w_neg_z[10]
.sym 54162 bf_stage3_2_3.twid_mult.w_neg_z[11]
.sym 54163 bf_stage3_2_3.twid_mult.w_neg_z[12]
.sym 54164 bf_stage3_2_3.twid_mult.w_neg_z[13]
.sym 54165 bf_stage3_2_3.twid_mult.w_neg_z[14]
.sym 54178 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54179 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 54182 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 54183 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 54184 bf_stage3_4_5.twid_mult.multiplier_Z.p[4]
.sym 54186 bf_stage3_4_5.twid_mult.multiplier_Z.p[5]
.sym 54190 bf_stage3_0_1.twid_mult.multiplier_Z.t[8]
.sym 54199 write_addr[2]
.sym 54201 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 54202 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 54203 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 54204 write_addr[0]
.sym 54205 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 54207 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 54209 write_addr[1]
.sym 54210 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 54212 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 54213 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 54214 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 54217 write_addr[1]
.sym 54220 write_addr[3]
.sym 54221 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 54222 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 54225 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 54228 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 54229 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 54230 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 54232 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 54233 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 54234 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 54235 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 54238 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 54239 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 54240 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 54241 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 54245 write_addr[0]
.sym 54246 write_addr[1]
.sym 54250 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 54251 write_addr[1]
.sym 54252 write_addr[0]
.sym 54257 write_addr[0]
.sym 54259 write_addr[1]
.sym 54264 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 54265 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 54268 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 54270 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 54274 write_addr[0]
.sym 54275 write_addr[2]
.sym 54276 write_addr[3]
.sym 54277 write_addr[1]
.sym 54278 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 54279 CLK$SB_IO_IN_$glb_clk
.sym 54280 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 54281 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 54282 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 54283 bf_stage3_0_1.twid_mult.w_mult_i[13]
.sym 54284 bf_stage3_0_1.twid_mult.w_mult_i[14]
.sym 54285 bf_stage3_0_1.twid_mult.w_mult_i[11]
.sym 54286 bf_stage3_0_1.twid_mult.w_mult_i[10]
.sym 54287 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54288 bf_stage3_0_1.twid_mult.w_mult_i[12]
.sym 54289 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 54293 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 54294 bf_stage3_2_3.twid_mult.w_neg_z[13]
.sym 54296 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54297 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 54298 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 54299 write_addr[1]
.sym 54300 write_addr[0]
.sym 54301 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 54302 bf_stage3_2_3.twid_mult.w_neg_z[8]
.sym 54303 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 54304 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 54306 write_addr[1]
.sym 54308 bf_stage3_0_1.twid_mult.multiplier_R.t[8]
.sym 54309 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 54311 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 54313 bf_stage3_4_5.twid_mult.w_mult_z[9]
.sym 54315 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 54324 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 54327 write_addr[2]
.sym 54330 write_addr[3]
.sym 54331 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 54332 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 54333 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 54335 bf_stage3_4_5.twid_mult.multiplier_Z.p[9]
.sym 54337 bf_stage3_4_5.twid_mult.w_mult_z[5]
.sym 54344 bf_stage3_4_5.twid_mult.multiplier_Z.p[4]
.sym 54346 bf_stage3_4_5.twid_mult.multiplier_Z.p[5]
.sym 54352 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 54357 bf_stage3_4_5.twid_mult.multiplier_Z.p[9]
.sym 54362 bf_stage3_4_5.twid_mult.w_mult_z[5]
.sym 54373 write_addr[2]
.sym 54374 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 54375 write_addr[3]
.sym 54380 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 54381 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 54382 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 54387 write_addr[2]
.sym 54391 bf_stage3_4_5.twid_mult.multiplier_Z.p[4]
.sym 54397 bf_stage3_4_5.twid_mult.multiplier_Z.p[5]
.sym 54401 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 54402 CLK$SB_IO_IN_$glb_clk
.sym 54405 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 54406 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54408 bf_stage3_0_1.twid_mult.multiplier_Z.t[10]
.sym 54409 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 54410 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54411 bf_stage3_0_1.twid_mult.multiplier_Z.t[9]
.sym 54416 bf_stage3_4_5.twid_mult.w_mult_z[9]
.sym 54417 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 54418 bf_stage3_0_1.twid_mult.multiplier_I.p[12]
.sym 54420 top_state[0]
.sym 54421 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 54422 bf_stage3_0_1.twid_mult.multiplier_I.p[14]
.sym 54423 bf_stage3_4_5.twid_mult.multiplier_Z.p[9]
.sym 54425 bf_stage3_0_1.twid_mult.multiplier_I.p[13]
.sym 54427 write_addr[1]
.sym 54431 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 54433 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54434 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54439 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 54446 bf_stage3_4_5.twid_mult.w_mult_r[3]
.sym 54449 bf_stage3_4_5.twid_mult.w_mult_r[5]
.sym 54452 bf_stage3_4_5.twid_mult.w_mult_z[5]
.sym 54454 bf_stage3_4_5.twid_mult.w_mult_z[2]
.sym 54458 bf_stage3_4_5.twid_mult.w_mult_z[3]
.sym 54459 bf_stage3_4_5.twid_mult.w_mult_z[4]
.sym 54463 bf_stage3_4_5.twid_mult.w_mult_r[4]
.sym 54467 bf_stage3_4_5.twid_mult.multiplier_R.p[4]
.sym 54471 bf_stage3_4_5.twid_mult.multiplier_R.p[3]
.sym 54472 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 54475 bf_stage3_4_5.twid_mult.multiplier_R.p[5]
.sym 54480 bf_stage3_4_5.twid_mult.w_mult_z[2]
.sym 54484 bf_stage3_4_5.twid_mult.multiplier_R.p[3]
.sym 54490 bf_stage3_4_5.twid_mult.multiplier_R.p[4]
.sym 54499 bf_stage3_4_5.twid_mult.w_mult_z[3]
.sym 54503 bf_stage3_4_5.twid_mult.multiplier_R.p[5]
.sym 54509 bf_stage3_4_5.twid_mult.w_mult_r[5]
.sym 54510 bf_stage3_4_5.twid_mult.w_mult_z[5]
.sym 54514 bf_stage3_4_5.twid_mult.w_mult_r[4]
.sym 54515 bf_stage3_4_5.twid_mult.w_mult_r[3]
.sym 54516 bf_stage3_4_5.twid_mult.w_mult_z[3]
.sym 54517 bf_stage3_4_5.twid_mult.w_mult_z[4]
.sym 54520 bf_stage3_4_5.twid_mult.w_mult_z[4]
.sym 54521 bf_stage3_4_5.twid_mult.w_mult_r[5]
.sym 54522 bf_stage3_4_5.twid_mult.w_mult_z[5]
.sym 54523 bf_stage3_4_5.twid_mult.w_mult_r[4]
.sym 54524 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 54525 CLK$SB_IO_IN_$glb_clk
.sym 54527 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54528 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 54529 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 54531 bf_stage3_0_1.twid_mult.multiplier_R.t[10]
.sym 54532 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54534 bf_stage3_0_1.twid_mult.multiplier_R.t[9]
.sym 54544 bf_stage3_0_1.twid_mult.multiplier_Z.t[9]
.sym 54547 write_addr[0]
.sym 54551 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 54553 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 54554 bf_stage3_4_5.twid_mult.w_mult_r[7]
.sym 54555 bf_stage3_4_5.twid_mult.w_neg_z[6]
.sym 54556 bf_stage3_4_5.twid_mult.w_neg_z[8]
.sym 54560 bf_stage3_4_5.twid_mult.w_neg_z[10]
.sym 54562 bf_stage3_4_5.twid_mult.w_neg_z[11]
.sym 54568 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 54569 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 54570 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 54571 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54574 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 54579 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 54587 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 54594 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54600 $nextpnr_ICESTORM_LC_64$O
.sym 54603 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 54606 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 54609 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54610 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 54612 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 54615 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 54616 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 54618 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 54621 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54622 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 54624 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 54626 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 54628 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 54630 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 54633 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 54634 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 54636 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 54639 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 54640 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 54642 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 54644 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 54646 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 54650 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54651 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 54652 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 54653 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54654 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 54655 bf_stage3_0_1.twid_mult.multiplier_R.p[9]
.sym 54656 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 54657 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 54663 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 54664 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 54669 bf_stage3_0_1.twid_mult.w_mult_z[14]
.sym 54675 bf_stage3_4_5.twid_mult.w_mult_i[4]
.sym 54678 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 54681 bf_stage3_4_5.twid_mult.w_mult_i[5]
.sym 54683 bf_stage3_4_5.twid_mult.w_mult_i[3]
.sym 54686 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 54691 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 54692 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 54695 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 54697 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54698 bf_stage3_4_5.twid_mult.multiplier_R.p[5]
.sym 54700 bf_stage3_4_5.twid_mult.w_mult_z[14]
.sym 54701 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 54704 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 54705 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 54709 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 54713 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 54716 bf_stage3_4_5.twid_mult.multiplier_R.t[5]
.sym 54723 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 54725 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 54727 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 54729 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 54732 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 54733 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 54735 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 54738 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 54739 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 54741 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 54743 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 54745 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 54747 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 54749 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 54751 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 54753 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 54755 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 54757 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 54762 bf_stage3_4_5.twid_mult.w_mult_z[14]
.sym 54763 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 54767 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54768 bf_stage3_4_5.twid_mult.multiplier_R.p[5]
.sym 54769 bf_stage3_4_5.twid_mult.multiplier_R.t[5]
.sym 54770 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 54771 CLK$SB_IO_IN_$glb_clk
.sym 54772 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 54773 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 54774 bf_stage3_4_5.twid_mult.w_mult_r[7]
.sym 54775 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 54776 bf_stage3_4_5.twid_mult.w_mult_r[8]
.sym 54777 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 54778 bf_stage3_4_5.twid_mult.w_mult_r[11]
.sym 54779 bf_stage3_4_5.twid_mult.w_mult_r[10]
.sym 54780 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 54789 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 54791 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 54795 bf_stage3_4_5.twid_mult.w_neg_z[12]
.sym 54797 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 54800 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 54802 bf_stage3_4_5.twid_mult.multiplier_I.p[2]
.sym 54803 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 54805 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 54806 bf_stage3_4_5.twid_mult.multiplier_I.p[5]
.sym 54808 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 54814 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 54816 bf_stage3_4_5.twid_mult.w_neg_z[1]
.sym 54820 bf_stage3_4_5.twid_mult.w_mult_z[8]
.sym 54823 bf_stage3_4_5.twid_mult.w_mult_z[0]
.sym 54825 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 54826 bf_stage3_4_5.twid_mult.w_neg_z[2]
.sym 54828 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 54829 bf_stage3_4_5.twid_mult.w_mult_z[11]
.sym 54832 bf_stage3_4_5.twid_mult.multiplier_Z.p[11]
.sym 54838 bf_stage3_4_5.twid_mult.multiplier_Z.p[8]
.sym 54839 bf_stage3_4_5.twid_mult.w_mult_i[2]
.sym 54840 bf_stage3_4_5.twid_mult.w_mult_i[1]
.sym 54841 bf_stage3_4_5.twid_mult.w_mult_z[13]
.sym 54844 bf_stage3_4_5.twid_mult.w_mult_i[0]
.sym 54847 bf_stage3_4_5.twid_mult.w_neg_z[1]
.sym 54848 bf_stage3_4_5.twid_mult.w_mult_i[1]
.sym 54849 bf_stage3_4_5.twid_mult.w_mult_z[0]
.sym 54850 bf_stage3_4_5.twid_mult.w_mult_i[0]
.sym 54854 bf_stage3_4_5.twid_mult.w_mult_z[11]
.sym 54861 bf_stage3_4_5.twid_mult.w_mult_z[8]
.sym 54871 bf_stage3_4_5.twid_mult.w_mult_i[2]
.sym 54872 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 54873 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 54874 bf_stage3_4_5.twid_mult.w_neg_z[2]
.sym 54880 bf_stage3_4_5.twid_mult.w_mult_z[13]
.sym 54886 bf_stage3_4_5.twid_mult.multiplier_Z.p[8]
.sym 54892 bf_stage3_4_5.twid_mult.multiplier_Z.p[11]
.sym 54893 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 54894 CLK$SB_IO_IN_$glb_clk
.sym 54896 bf_stage3_4_5.twid_mult.w_mult_i[4]
.sym 54897 bf_stage3_4_5.twid_mult.w_mult_i[2]
.sym 54898 bf_stage3_4_5.twid_mult.w_mult_i[1]
.sym 54899 bf_stage3_4_5.twid_mult.w_mult_i[5]
.sym 54900 bf_stage3_4_5.twid_mult.w_mult_i[3]
.sym 54901 bf_stage3_4_5.twid_mult.w_mult_i[7]
.sym 54902 bf_stage3_4_5.twid_mult.w_mult_i[0]
.sym 54903 bf_stage3_4_5.twid_mult.w_mult_i[6]
.sym 54908 bf_stage3_0_1.twid_mult.multiplier_R.t[12]
.sym 54909 bf_stage3_4_5.twid_mult.w_neg_z[9]
.sym 54911 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 54913 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 54916 bf_stage3_4_5.twid_mult.w_neg_z[7]
.sym 54922 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 54931 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 54939 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 54943 bf_stage3_4_5.twid_mult.multiplier_R.t[8]
.sym 54944 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54945 bf_stage3_4_5.twid_mult.multiplier_R.t[7]
.sym 54948 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54954 bf_stage3_4_5.twid_mult.multiplier_R.p[7]
.sym 54957 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 54959 bf_stage3_4_5.twid_mult.multiplier_R.p[8]
.sym 54976 bf_stage3_4_5.twid_mult.multiplier_R.t[7]
.sym 54977 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54978 bf_stage3_4_5.twid_mult.multiplier_R.p[7]
.sym 54994 bf_stage3_4_5.twid_mult.multiplier_R.t[8]
.sym 54996 bf_stage3_4_5.twid_mult.multiplier_R.p[8]
.sym 54997 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 55006 bf_stage3_4_5.twid_mult.multiplier_R.p[8]
.sym 55008 bf_stage3_4_5.twid_mult.multiplier_R.t[8]
.sym 55009 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 55012 bf_stage3_4_5.twid_mult.multiplier_R.t[7]
.sym 55013 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 55014 bf_stage3_4_5.twid_mult.multiplier_R.p[7]
.sym 55016 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 55017 CLK$SB_IO_IN_$glb_clk
.sym 55018 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 55021 bf_stage3_4_5.twid_mult.multiplier_R.t[9]
.sym 55039 bf_stage3_4_5.twid_mult.multiplier_I.p[7]
.sym 55041 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 55043 bf_stage3_4_5.twid_mult.multiplier_I.p[0]
.sym 55045 bf_stage3_4_5.twid_mult.multiplier_I.p[1]
.sym 55048 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 55050 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 55052 bf_stage3_4_5.twid_mult.multiplier_I.p[3]
.sym 55063 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 55064 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[2]
.sym 55065 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 55069 bf_stage3_4_5.twid_mult.multiplier_R.t[6]
.sym 55071 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 55073 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 55077 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 55078 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 55079 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[1]
.sym 55081 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 55082 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 55084 bf_stage3_4_5.twid_mult.multiplier_R.t[7]
.sym 55085 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 55086 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 55088 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[0]
.sym 55089 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55091 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 55095 bf_stage3_4_5.twid_mult.multiplier_R.t[6]
.sym 55099 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 55100 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 55102 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 55105 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[2]
.sym 55106 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[1]
.sym 55108 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[0]
.sym 55111 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 55112 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 55113 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 55114 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 55117 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 55118 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 55119 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55120 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 55123 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 55124 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 55125 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 55130 bf_stage3_4_5.twid_mult.multiplier_R.t[7]
.sym 55135 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[0]
.sym 55136 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[2]
.sym 55137 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[1]
.sym 55138 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 55139 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 55140 CLK$SB_IO_IN_$glb_clk
.sym 55141 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 55144 bf_stage3_4_5.twid_mult.multiplier_I.t[2]
.sym 55147 bf_stage3_4_5.twid_mult.multiplier_I.t[1]
.sym 55148 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 55149 bf_stage3_4_5.twid_mult.multiplier_I.t[3]
.sym 55166 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 55167 bf_stage3_4_5.twid_mult.multiplier_I.t[0]
.sym 55168 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 55170 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 55174 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 55177 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 55186 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 55188 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[2]
.sym 55191 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 55195 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 55199 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 55203 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 55208 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 55211 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 55215 $nextpnr_ICESTORM_LC_39$O
.sym 55218 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 55221 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 55224 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 55225 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 55227 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 55229 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[2]
.sym 55231 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 55233 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 55236 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 55237 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 55239 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 55242 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 55243 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 55245 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 55248 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 55249 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 55251 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 55254 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 55255 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 55258 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 55261 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 55265 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 55266 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 55267 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 55268 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 55269 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 55270 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 55271 bf_stage3_4_5.twid_mult.multiplier_I.p[2]
.sym 55272 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 55283 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 55284 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[2]
.sym 55294 bf_stage3_4_5.twid_mult.multiplier_I.p[2]
.sym 55300 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 55306 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 55311 bf_stage3_6_7.w_neg_b_im[5]
.sym 55314 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 55315 bf_stage3_6_7.w_neg_b_im[1]
.sym 55317 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 55318 bf_stage3_6_7.w_neg_b_im[4]
.sym 55320 bf_stage3_6_7.w_neg_b_im[6]
.sym 55321 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 55327 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55331 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 55333 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 55335 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 55337 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 55339 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 55341 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 55342 bf_stage3_6_7.w_neg_b_im[6]
.sym 55345 bf_stage3_6_7.w_neg_b_im[5]
.sym 55346 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 55348 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 55351 bf_stage3_6_7.w_neg_b_im[1]
.sym 55352 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 55357 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55358 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 55359 bf_stage3_6_7.w_neg_b_im[4]
.sym 55363 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 55365 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 55366 bf_stage3_6_7.w_neg_b_im[6]
.sym 55369 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 55370 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 55371 bf_stage3_6_7.w_neg_b_im[4]
.sym 55375 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 55381 bf_stage3_6_7.w_neg_b_im[5]
.sym 55382 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 55384 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 55385 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 55386 CLK$SB_IO_IN_$glb_clk
.sym 55389 bf_stage3_6_7.twid_mult.w_neg_y[1]
.sym 55390 bf_stage3_6_7.twid_mult.w_neg_y[2]
.sym 55391 bf_stage3_6_7.twid_mult.w_neg_y[3]
.sym 55392 bf_stage3_6_7.twid_mult.w_neg_y[4]
.sym 55393 bf_stage3_6_7.twid_mult.w_neg_y[5]
.sym 55394 bf_stage3_6_7.twid_mult.w_neg_y[6]
.sym 55395 bf_stage3_6_7.twid_mult.w_neg_y[7]
.sym 55406 bf_stage3_6_7.w_e_im[1]
.sym 55410 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 55412 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 55413 bf_stage3_6_7.w_e_im[1]
.sym 55415 bf_stage3_6_7.twid_mult.w_neg_y[5]
.sym 55419 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 55420 bf_stage3_6_7.w_e_im[2]
.sym 55422 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 55423 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 55433 bf_stage3_6_7.w_e_im[6]
.sym 55435 bf_stage3_6_7.w_neg_b_im[3]
.sym 55438 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 55439 bf_stage3_6_7.w_e_im[1]
.sym 55440 bf_stage3_6_7.w_e_im[4]
.sym 55441 bf_stage3_6_7.w_neg_b_im[2]
.sym 55448 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 55456 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 55458 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[1]
.sym 55459 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 55463 bf_stage3_6_7.w_neg_b_im[2]
.sym 55464 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[1]
.sym 55465 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 55468 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 55469 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[1]
.sym 55470 bf_stage3_6_7.w_neg_b_im[2]
.sym 55474 bf_stage3_6_7.w_e_im[4]
.sym 55482 bf_stage3_6_7.w_e_im[1]
.sym 55486 bf_stage3_6_7.w_e_im[6]
.sym 55492 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 55493 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 55495 bf_stage3_6_7.w_neg_b_im[3]
.sym 55498 bf_stage3_6_7.w_e_im[4]
.sym 55505 bf_stage3_6_7.w_neg_b_im[3]
.sym 55506 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 55507 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 55508 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 55509 CLK$SB_IO_IN_$glb_clk
.sym 55511 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 55512 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 55513 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 55514 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 55515 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 55516 bf_stage3_6_7.twid_mult.multiplier_Z.t[0]
.sym 55517 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 55518 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 55525 bf_stage3_6_7.twid_mult.multiplier_Z.t[11]
.sym 55531 bf_stage3_6_7.twid_mult.multiplier_Z.t[12]
.sym 55536 bf_stage3_4_5.twid_mult.multiplier_I.p[1]
.sym 55538 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 55544 bf_stage3_4_5.twid_mult.multiplier_I.p[3]
.sym 55546 bf_stage3_4_5.twid_mult.multiplier_I.p[0]
.sym 55552 bf_stage3_6_7.w_e_im[2]
.sym 55554 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 55557 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 55558 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 55560 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 55563 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 55565 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 55566 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 55572 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 55573 bf_stage3_6_7.w_neg_b_re[5]
.sym 55574 bf_stage3_6_7.w_neg_b_re[6]
.sym 55576 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 55580 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 55583 bf_stage3_6_7.w_neg_b_re[7]
.sym 55585 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 55586 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 55587 bf_stage3_6_7.w_neg_b_re[6]
.sym 55588 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 55592 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 55597 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 55598 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 55599 bf_stage3_6_7.w_neg_b_re[6]
.sym 55600 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 55603 bf_stage3_6_7.w_neg_b_re[5]
.sym 55604 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 55605 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 55606 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 55610 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 55611 bf_stage3_6_7.w_neg_b_re[7]
.sym 55612 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 55616 bf_stage3_6_7.w_e_im[2]
.sym 55621 bf_stage3_6_7.w_neg_b_re[7]
.sym 55622 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 55624 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 55627 bf_stage3_6_7.w_neg_b_re[5]
.sym 55628 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 55629 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 55630 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 55631 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 55632 CLK$SB_IO_IN_$glb_clk
.sym 55634 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[5]
.sym 55635 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 55636 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[1]
.sym 55638 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[4]
.sym 55639 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[0]
.sym 55640 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[10]
.sym 55641 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[6]
.sym 55650 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 55654 bf_stage3_6_7.w_neg_b_re[1]
.sym 55656 bf_stage3_6_7.w_e_re[7]
.sym 55658 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 55659 bf_stage3_4_5.twid_mult.multiplier_I.t[0]
.sym 55660 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 55676 bf_stage3_6_7.w_neg_b_re[4]
.sym 55677 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 55679 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 55688 bf_stage3_6_7.w_e_im[6]
.sym 55692 bf_stage3_6_7.w_e_im[2]
.sym 55696 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 55706 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 55708 bf_stage3_6_7.w_e_im[6]
.sym 55721 bf_stage3_6_7.w_e_im[2]
.sym 55726 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 55727 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 55728 bf_stage3_6_7.w_neg_b_re[4]
.sym 55729 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 55744 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 55745 bf_stage3_6_7.w_neg_b_re[4]
.sym 55746 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 55747 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 55754 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 55755 CLK$SB_IO_IN_$glb_clk
.sym 55757 bf_stage3_4_5.twid_mult.multiplier_I.p[1]
.sym 55761 bf_stage3_4_5.twid_mult.multiplier_I.p[3]
.sym 55762 bf_stage3_4_5.twid_mult.multiplier_I.p[0]
.sym 55769 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[5]
.sym 55770 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[10]
.sym 55772 bf_stage3_6_7.w_neg_b_re[1]
.sym 55774 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 55778 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 55779 bf_stage3_6_7.w_e_re[2]
.sym 56475 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 56476 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 56479 bf_stage3_0_1.twid_mult.multiplier_I.t[0]
.sym 56516 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 56518 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 56525 bf_stage3_0_1.twid_mult.multiplier_I.count[3]
.sym 56526 bf_stage3_0_1.twid_mult.multiplier_I.count[4]
.sym 56531 bf_stage3_0_1.twid_mult.multiplier_I.count[1]
.sym 56532 bf_stage3_0_1.twid_mult.multiplier_I.count[2]
.sym 56541 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 56543 bf_stage3_0_1.twid_mult.multiplier_I.count[0]
.sym 56546 $nextpnr_ICESTORM_LC_77$O
.sym 56549 bf_stage3_0_1.twid_mult.multiplier_I.count[0]
.sym 56552 bf_stage3_0_1.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 56555 bf_stage3_0_1.twid_mult.multiplier_I.count[1]
.sym 56556 bf_stage3_0_1.twid_mult.multiplier_I.count[0]
.sym 56558 bf_stage3_0_1.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 56561 bf_stage3_0_1.twid_mult.multiplier_I.count[2]
.sym 56562 bf_stage3_0_1.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 56564 bf_stage3_0_1.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 56566 bf_stage3_0_1.twid_mult.multiplier_I.count[3]
.sym 56568 bf_stage3_0_1.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 56572 bf_stage3_0_1.twid_mult.multiplier_I.count[4]
.sym 56574 bf_stage3_0_1.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 56578 bf_stage3_0_1.twid_mult.multiplier_I.count[0]
.sym 56583 bf_stage3_0_1.twid_mult.multiplier_I.count[2]
.sym 56584 bf_stage3_0_1.twid_mult.multiplier_I.count[4]
.sym 56585 bf_stage3_0_1.twid_mult.multiplier_I.count[3]
.sym 56586 bf_stage3_0_1.twid_mult.multiplier_I.count[1]
.sym 56589 bf_stage3_0_1.twid_mult.multiplier_I.count[1]
.sym 56590 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 56591 bf_stage3_0_1.twid_mult.multiplier_I.count[4]
.sym 56592 bf_stage3_0_1.twid_mult.multiplier_I.count[0]
.sym 56593 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 56594 CLK$SB_IO_IN_$glb_clk
.sym 56595 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 56600 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56601 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56602 bf_stage3_0_1.twid_mult.multiplier_I.p[2]
.sym 56603 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56604 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56605 bf_stage3_0_1.twid_mult.multiplier_I.p[4]
.sym 56606 bf_stage3_0_1.twid_mult.multiplier_I.p[3]
.sym 56607 bf_stage3_0_1.twid_mult.multiplier_I.p[5]
.sym 56615 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 56628 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 56639 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 56645 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 56648 bf_stage3_0_1.twid_mult.multiplier_I.t[0]
.sym 56651 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 56652 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 56656 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 56659 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 56662 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 56665 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 56677 bf_stage3_0_1.twid_mult.multiplier_I.t[5]
.sym 56679 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 56680 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 56681 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 56683 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 56684 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O[2]
.sym 56685 bf_stage3_0_1.twid_mult.w_mult_r[5]
.sym 56687 bf_stage3_0_1.twid_mult.multiplier_I.count[2]
.sym 56688 bf_stage3_0_1.twid_mult.multiplier_I.count[3]
.sym 56689 bf_stage3_0_1.twid_mult.w_mult_r[6]
.sym 56691 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 56692 stage_2_valid
.sym 56693 bf_stage3_0_1.twid_mult.w_mult_z[5]
.sym 56695 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 56696 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 56701 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 56702 bf_stage3_0_1.twid_mult.multiplier_I.t[6]
.sym 56704 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 56706 bf_stage3_0_1.twid_mult.w_mult_z[6]
.sym 56708 bf_stage3_0_1.twid_mult.multiplier_I.t[7]
.sym 56711 bf_stage3_0_1.twid_mult.multiplier_I.count[2]
.sym 56712 bf_stage3_0_1.twid_mult.multiplier_I.count[3]
.sym 56713 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O[2]
.sym 56717 bf_stage3_0_1.twid_mult.multiplier_I.t[5]
.sym 56722 bf_stage3_0_1.twid_mult.w_mult_z[6]
.sym 56723 bf_stage3_0_1.twid_mult.w_mult_r[5]
.sym 56724 bf_stage3_0_1.twid_mult.w_mult_z[5]
.sym 56725 bf_stage3_0_1.twid_mult.w_mult_r[6]
.sym 56728 bf_stage3_0_1.twid_mult.w_mult_r[6]
.sym 56729 bf_stage3_0_1.twid_mult.w_mult_z[6]
.sym 56734 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 56735 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 56736 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 56737 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 56740 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 56741 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 56742 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 56743 stage_2_valid
.sym 56746 bf_stage3_0_1.twid_mult.multiplier_I.t[7]
.sym 56753 bf_stage3_0_1.twid_mult.multiplier_I.t[6]
.sym 56756 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 56757 CLK$SB_IO_IN_$glb_clk
.sym 56758 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 56759 bf_stage3_0_1.twid_mult.multiplier_I.p[0]
.sym 56760 bf_stage3_0_1.twid_mult.multiplier_I.p[7]
.sym 56761 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 56762 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56763 bf_stage3_0_1.twid_mult.multiplier_I.p[1]
.sym 56764 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56765 bf_stage3_0_1.twid_mult.multiplier_I.p[6]
.sym 56766 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56777 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 56780 stage_2_valid
.sym 56781 bf_stage3_0_1.twid_mult.multiplier_I.t[5]
.sym 56783 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 56786 bf_stage3_0_1.twid_mult.multiplier_Z.t[3]
.sym 56789 bf_stage3_0_1.twid_mult.multiplier_I.p[4]
.sym 56790 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 56792 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 56793 bf_stage3_0_1.twid_mult.multiplier_I.p[5]
.sym 56800 bf_stage3_0_1.twid_mult.w_mult_z[5]
.sym 56810 bf_stage3_0_1.twid_mult.multiplier_I.p[2]
.sym 56811 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 56813 bf_stage3_0_1.twid_mult.w_mult_z[6]
.sym 56814 bf_stage3_0_1.twid_mult.multiplier_I.p[3]
.sym 56822 bf_stage3_0_1.twid_mult.multiplier_I.p[6]
.sym 56824 bf_stage3_0_1.twid_mult.multiplier_I.p[0]
.sym 56828 bf_stage3_0_1.twid_mult.multiplier_I.p[1]
.sym 56841 bf_stage3_0_1.twid_mult.multiplier_I.p[3]
.sym 56847 bf_stage3_0_1.twid_mult.w_mult_z[6]
.sym 56851 bf_stage3_0_1.twid_mult.multiplier_I.p[1]
.sym 56859 bf_stage3_0_1.twid_mult.w_mult_z[5]
.sym 56865 bf_stage3_0_1.twid_mult.multiplier_I.p[0]
.sym 56872 bf_stage3_0_1.twid_mult.multiplier_I.p[2]
.sym 56876 bf_stage3_0_1.twid_mult.multiplier_I.p[6]
.sym 56879 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 56880 CLK$SB_IO_IN_$glb_clk
.sym 56882 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 56883 bf_stage3_0_1.twid_mult.multiplier_Z.p[5]
.sym 56884 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 56885 bf_stage3_0_1.twid_mult.multiplier_Z.p[2]
.sym 56886 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 56887 bf_stage3_0_1.twid_mult.multiplier_Z.p[4]
.sym 56888 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 56889 bf_stage3_0_1.twid_mult.multiplier_Z.p[3]
.sym 56894 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 56896 stage_1_valid
.sym 56897 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 56898 stage_2_valid
.sym 56901 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 56905 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 56907 stage_2_valid
.sym 56911 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 56912 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 56917 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 56924 bf_stage3_0_1.twid_mult.w_neg_z[1]
.sym 56925 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 56926 bf_stage3_0_1.twid_mult.w_mult_i[1]
.sym 56927 bf_stage3_0_1.twid_mult.multiplier_I.t[8]
.sym 56928 bf_stage3_0_1.twid_mult.w_neg_z[4]
.sym 56929 bf_stage3_0_1.twid_mult.w_mult_i[2]
.sym 56930 bf_stage3_0_1.twid_mult.multiplier_I.p[8]
.sym 56932 bf_stage3_0_1.twid_mult.w_mult_i[3]
.sym 56933 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 56934 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 56935 bf_stage3_0_1.twid_mult.w_neg_z[3]
.sym 56936 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56938 bf_stage3_0_1.twid_mult.w_mult_i[0]
.sym 56939 bf_stage3_0_1.twid_mult.multiplier_Z.t[3]
.sym 56940 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 56941 bf_stage3_0_1.twid_mult.w_mult_i[4]
.sym 56942 bf_stage3_0_1.twid_mult.multiplier_Z.p[2]
.sym 56943 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 56944 bf_stage3_0_1.twid_mult.multiplier_Z.p[4]
.sym 56945 bf_stage3_0_1.twid_mult.w_mult_z[0]
.sym 56946 bf_stage3_0_1.twid_mult.multiplier_Z.p[3]
.sym 56947 bf_stage3_0_1.twid_mult.multiplier_Z.t[4]
.sym 56949 bf_stage3_0_1.twid_mult.multiplier_Z.t[2]
.sym 56950 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56951 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56952 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 56953 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 56954 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56956 bf_stage3_0_1.twid_mult.w_mult_i[3]
.sym 56957 bf_stage3_0_1.twid_mult.w_neg_z[3]
.sym 56958 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 56959 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 56962 bf_stage3_0_1.twid_mult.w_neg_z[1]
.sym 56963 bf_stage3_0_1.twid_mult.w_mult_z[0]
.sym 56964 bf_stage3_0_1.twid_mult.w_mult_i[1]
.sym 56965 bf_stage3_0_1.twid_mult.w_mult_i[0]
.sym 56968 bf_stage3_0_1.twid_mult.w_mult_i[4]
.sym 56969 bf_stage3_0_1.twid_mult.w_neg_z[4]
.sym 56974 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56976 bf_stage3_0_1.twid_mult.multiplier_Z.p[3]
.sym 56977 bf_stage3_0_1.twid_mult.multiplier_Z.t[3]
.sym 56980 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56981 bf_stage3_0_1.twid_mult.multiplier_Z.t[2]
.sym 56983 bf_stage3_0_1.twid_mult.multiplier_Z.p[2]
.sym 56986 bf_stage3_0_1.twid_mult.multiplier_Z.p[4]
.sym 56988 bf_stage3_0_1.twid_mult.multiplier_Z.t[4]
.sym 56989 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56992 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 56993 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 56994 bf_stage3_0_1.twid_mult.w_mult_i[2]
.sym 56995 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 56999 bf_stage3_0_1.twid_mult.multiplier_I.t[8]
.sym 57000 bf_stage3_0_1.twid_mult.multiplier_I.p[8]
.sym 57001 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57002 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 57003 CLK$SB_IO_IN_$glb_clk
.sym 57004 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 57006 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 57007 bf_stage3_0_1.twid_mult.w_mult_i[4]
.sym 57008 bf_stage3_0_1.twid_mult.w_mult_i[8]
.sym 57009 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57010 bf_stage3_0_1.twid_mult.w_mult_i[7]
.sym 57011 bf_stage3_0_1.twid_mult.w_mult_i[5]
.sym 57020 bf_stage3_0_1.twid_mult.multiplier_Z.p[2]
.sym 57021 w_tx_ready
.sym 57022 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57023 bf_stage3_0_1.twid_mult.multiplier_Z.t[5]
.sym 57024 bf_stage3_0_1.twid_mult.multiplier_Z.t[2]
.sym 57030 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57032 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 57033 bf_stage3_0_1.twid_mult.multiplier_Z.t[4]
.sym 57034 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 57038 bf_stage3_0_1.twid_mult.w_neg_z[9]
.sym 57040 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 57046 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 57050 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 57055 $PACKER_VCC_NET
.sym 57062 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 57064 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 57067 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 57071 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 57076 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57078 $nextpnr_ICESTORM_LC_18$O
.sym 57081 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 57084 $nextpnr_ICESTORM_LC_19$I3
.sym 57087 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57088 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 57090 $nextpnr_ICESTORM_LC_19$COUT
.sym 57093 $PACKER_VCC_NET
.sym 57094 $nextpnr_ICESTORM_LC_19$I3
.sym 57096 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 57098 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 57102 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 57105 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 57106 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 57108 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 57111 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 57112 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 57114 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 57117 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 57118 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 57120 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 57122 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 57124 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 57128 bf_stage3_2_3.twid_mult.multiplier_I.p[4]
.sym 57129 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 57130 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 57131 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 57132 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 57133 bf_stage3_2_3.twid_mult.multiplier_I.p[5]
.sym 57134 bf_stage3_2_3.twid_mult.multiplier_I.p[3]
.sym 57135 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 57140 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 57144 $PACKER_VCC_NET
.sym 57152 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57154 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 57156 bf_stage3_0_1.twid_mult.w_neg_z[13]
.sym 57157 bf_stage3_2_3.w_neg_b_re[2]
.sym 57159 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 57160 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 57163 bf_stage3_0_1.twid_mult.multiplier_Z.p[7]
.sym 57164 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 57170 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 57174 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 57178 bf_stage3_0_1.twid_mult.w_mult_z[14]
.sym 57186 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 57188 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 57195 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 57197 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 57199 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 57201 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 57203 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 57205 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 57207 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 57210 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 57211 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 57213 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 57215 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 57217 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 57219 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 57222 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 57223 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 57225 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 57227 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 57229 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 57231 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 57234 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 57235 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 57237 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 57239 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 57241 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 57245 bf_stage3_0_1.twid_mult.w_mult_z[14]
.sym 57247 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 57251 bf_stage3_2_3.w_e_re[4]
.sym 57252 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 57253 bf_stage3_2_3.w_e_re[8]
.sym 57254 bf_stage3_2_3.w_e_re[2]
.sym 57255 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 57256 bf_stage3_2_3.w_e_re[7]
.sym 57257 bf_stage3_2_3.w_e_re[3]
.sym 57258 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 57263 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57264 bf_stage3_0_1.twid_mult.w_mult_z[14]
.sym 57265 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57268 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57273 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 57275 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57277 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 57278 bf_stage3_2_3.w_e_re[1]
.sym 57279 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 57280 bf_stage3_0_1.twid_mult.w_neg_z[11]
.sym 57282 bf_stage3_0_1.twid_mult.w_neg_z[12]
.sym 57285 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 57286 bf_stage3_0_1.twid_mult.w_neg_z[14]
.sym 57295 bf_stage3_0_1.twid_mult.multiplier_Z.p[7]
.sym 57296 bf_stage3_0_1.twid_mult.multiplier_I.p[10]
.sym 57297 bf_stage3_0_1.twid_mult.multiplier_Z.t[6]
.sym 57298 bf_stage3_0_1.twid_mult.multiplier_I.t[10]
.sym 57299 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57300 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57302 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57303 bf_stage3_0_1.twid_mult.multiplier_Z.t[1]
.sym 57305 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 57306 bf_stage3_0_1.twid_mult.w_mult_z[10]
.sym 57307 bf_stage3_0_1.twid_mult.multiplier_Z.p[0]
.sym 57309 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57310 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 57314 bf_stage3_0_1.twid_mult.multiplier_Z.p[6]
.sym 57317 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 57318 bf_stage3_0_1.twid_mult.multiplier_Z.p[1]
.sym 57319 bf_stage3_0_1.twid_mult.w_mult_z[8]
.sym 57320 bf_stage3_2_3.w_neg_b_re[4]
.sym 57321 bf_stage3_0_1.twid_mult.multiplier_Z.t[7]
.sym 57322 bf_stage3_0_1.twid_mult.multiplier_Z.t[0]
.sym 57325 bf_stage3_0_1.twid_mult.multiplier_I.t[10]
.sym 57327 bf_stage3_0_1.twid_mult.multiplier_I.p[10]
.sym 57328 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57334 bf_stage3_0_1.twid_mult.w_mult_z[8]
.sym 57337 bf_stage3_0_1.twid_mult.multiplier_Z.p[0]
.sym 57338 bf_stage3_0_1.twid_mult.multiplier_Z.t[0]
.sym 57339 bf_stage3_0_1.twid_mult.multiplier_Z.t[1]
.sym 57340 bf_stage3_0_1.twid_mult.multiplier_Z.p[1]
.sym 57343 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57345 bf_stage3_0_1.twid_mult.multiplier_Z.p[7]
.sym 57346 bf_stage3_0_1.twid_mult.multiplier_Z.t[7]
.sym 57349 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 57350 bf_stage3_2_3.w_neg_b_re[4]
.sym 57352 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57355 bf_stage3_0_1.twid_mult.w_mult_z[10]
.sym 57362 bf_stage3_0_1.twid_mult.multiplier_Z.t[6]
.sym 57363 bf_stage3_0_1.twid_mult.multiplier_Z.p[6]
.sym 57364 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57368 bf_stage3_0_1.twid_mult.multiplier_Z.p[0]
.sym 57369 bf_stage3_0_1.twid_mult.multiplier_Z.t[0]
.sym 57371 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 57372 CLK$SB_IO_IN_$glb_clk
.sym 57373 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 57375 bf_stage3_2_3.w_neg_b_re[1]
.sym 57376 bf_stage3_2_3.w_neg_b_re[2]
.sym 57377 bf_stage3_2_3.w_neg_b_re[3]
.sym 57378 bf_stage3_2_3.w_neg_b_re[4]
.sym 57379 bf_stage3_2_3.w_neg_b_re[5]
.sym 57380 bf_stage3_2_3.w_neg_b_re[6]
.sym 57381 bf_stage3_2_3.w_neg_b_re[7]
.sym 57383 $PACKER_GND_NET
.sym 57389 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57391 bf_stage3_0_1.twid_mult.multiplier_Z.t[3]
.sym 57393 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 57396 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 57397 bf_stage3_2_3.w_e_re[8]
.sym 57400 bf_stage3_2_3.w_e_re[2]
.sym 57404 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 57405 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 57406 bf_stage3_2_3.w_e_re[3]
.sym 57407 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57408 bf_stage3_2_3.w_e_re[6]
.sym 57415 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57417 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 57418 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57419 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 57420 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57423 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57425 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 57427 bf_stage3_0_1.twid_mult.multiplier_I.p[10]
.sym 57428 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 57429 bf_stage3_0_1.twid_mult.multiplier_I.p[11]
.sym 57431 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 57435 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57436 bf_stage3_2_3.w_neg_b_re[5]
.sym 57437 bf_stage3_0_1.twid_mult.multiplier_I.t[10]
.sym 57438 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57439 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57440 bf_stage3_2_3.w_neg_b_re[1]
.sym 57444 bf_stage3_0_1.twid_mult.multiplier_I.t[11]
.sym 57445 bf_stage3_2_3.w_neg_b_re[6]
.sym 57449 bf_stage3_2_3.w_neg_b_re[5]
.sym 57450 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 57451 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57454 bf_stage3_2_3.w_neg_b_re[6]
.sym 57456 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57457 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 57461 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57462 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 57463 bf_stage3_2_3.w_neg_b_re[5]
.sym 57466 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57468 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57469 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57473 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57474 bf_stage3_0_1.twid_mult.multiplier_I.t[10]
.sym 57475 bf_stage3_0_1.twid_mult.multiplier_I.p[10]
.sym 57478 bf_stage3_2_3.w_neg_b_re[6]
.sym 57479 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 57480 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57484 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57486 bf_stage3_0_1.twid_mult.multiplier_I.t[11]
.sym 57487 bf_stage3_0_1.twid_mult.multiplier_I.p[11]
.sym 57490 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 57493 bf_stage3_2_3.w_neg_b_re[1]
.sym 57494 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 57495 CLK$SB_IO_IN_$glb_clk
.sym 57496 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 57497 bf_stage3_2_3.twid_mult.multiplier_Z.t[1]
.sym 57498 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57499 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 57500 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57501 bf_stage3_2_3.twid_mult.multiplier_Z.t[2]
.sym 57502 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 57503 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 57504 bf_stage3_2_3.twid_mult.multiplier_Z.t[5]
.sym 57505 bf_stage3_0_1.twid_mult.multiplier_I.p[10]
.sym 57508 bf_stage3_0_1.twid_mult.multiplier_I.p[10]
.sym 57510 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57511 bf_stage2_0_2.twid_mult.w_neg_z[11]
.sym 57513 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 57515 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57516 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 57517 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 57519 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57522 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57523 bf_stage3_2_3.twid_mult.w_neg_y[7]
.sym 57525 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57526 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57528 bf_stage3_0_1.twid_mult.multiplier_I.p[9]
.sym 57531 bf_stage3_0_1.twid_mult.w_neg_z[9]
.sym 57532 bf_stage3_2_3.w_e_re[1]
.sym 57540 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57542 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 57544 bf_stage3_2_3.twid_mult.multiplier_Z.p[3]
.sym 57548 bf_stage3_2_3.twid_mult.multiplier_Z.t[4]
.sym 57549 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57550 bf_stage3_2_3.twid_mult.multiplier_Z.p[4]
.sym 57552 bf_stage3_2_3.twid_mult.multiplier_Z.t[3]
.sym 57553 bf_stage3_2_3.twid_mult.multiplier_Z.p[2]
.sym 57555 bf_stage3_2_3.twid_mult.w_neg_y[1]
.sym 57557 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57560 bf_stage3_2_3.w_e_re[2]
.sym 57565 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57566 bf_stage3_2_3.twid_mult.multiplier_Z.t[2]
.sym 57568 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 57572 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 57573 bf_stage3_2_3.w_e_re[2]
.sym 57574 bf_stage3_2_3.twid_mult.w_neg_y[1]
.sym 57577 bf_stage3_2_3.twid_mult.w_neg_y[1]
.sym 57579 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 57580 bf_stage3_2_3.w_e_re[2]
.sym 57583 bf_stage3_2_3.twid_mult.multiplier_Z.p[3]
.sym 57584 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57586 bf_stage3_2_3.twid_mult.multiplier_Z.t[3]
.sym 57589 bf_stage3_2_3.twid_mult.multiplier_Z.t[2]
.sym 57590 bf_stage3_2_3.twid_mult.multiplier_Z.p[2]
.sym 57592 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57596 bf_stage3_2_3.twid_mult.multiplier_Z.p[4]
.sym 57597 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57598 bf_stage3_2_3.twid_mult.multiplier_Z.t[4]
.sym 57601 bf_stage3_2_3.twid_mult.multiplier_Z.t[4]
.sym 57602 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57603 bf_stage3_2_3.twid_mult.multiplier_Z.p[4]
.sym 57608 bf_stage3_2_3.twid_mult.multiplier_Z.t[3]
.sym 57609 bf_stage3_2_3.twid_mult.multiplier_Z.p[3]
.sym 57610 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57614 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57615 bf_stage3_2_3.twid_mult.multiplier_Z.t[2]
.sym 57616 bf_stage3_2_3.twid_mult.multiplier_Z.p[2]
.sym 57617 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57618 CLK$SB_IO_IN_$glb_clk
.sym 57619 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 57621 bf_stage3_2_3.twid_mult.w_neg_y[1]
.sym 57622 bf_stage3_2_3.twid_mult.w_neg_y[2]
.sym 57623 bf_stage3_2_3.twid_mult.w_neg_y[3]
.sym 57624 bf_stage3_2_3.twid_mult.w_neg_y[4]
.sym 57625 bf_stage3_2_3.twid_mult.w_neg_y[5]
.sym 57626 bf_stage3_2_3.twid_mult.w_neg_y[6]
.sym 57627 bf_stage3_2_3.twid_mult.w_neg_y[7]
.sym 57633 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57634 bf_stage3_2_3.twid_mult.multiplier_Z.t[4]
.sym 57636 $PACKER_VCC_NET
.sym 57637 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57638 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 57639 bf_stage3_2_3.twid_mult.multiplier_Z.t[1]
.sym 57643 bf_stage3_2_3.w_e_re[5]
.sym 57644 bf_stage3_2_3.twid_mult.multiplier_Z.t[0]
.sym 57648 bf_stage3_0_1.twid_mult.w_neg_z[13]
.sym 57651 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57652 bf_stage3_0_1.twid_mult.multiplier_I.p[11]
.sym 57655 bf_stage3_2_3.twid_mult.multiplier_Z.p[2]
.sym 57661 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57665 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57668 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57670 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57673 bf_stage3_2_3.w_e_im[1]
.sym 57680 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 57685 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57686 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57687 bf_stage3_2_3.w_e_im[5]
.sym 57688 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 57692 bf_stage3_2_3.w_e_im[2]
.sym 57694 bf_stage3_2_3.w_e_im[2]
.sym 57703 bf_stage3_2_3.w_e_im[2]
.sym 57712 bf_stage3_2_3.w_e_im[5]
.sym 57721 bf_stage3_2_3.w_e_im[1]
.sym 57724 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 57725 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57726 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57727 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57730 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57732 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57733 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57736 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57737 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57738 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 57739 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57740 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 57741 CLK$SB_IO_IN_$glb_clk
.sym 57743 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 57744 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57745 bf_stage3_2_3.w_e_im[5]
.sym 57746 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 57747 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57748 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 57749 bf_stage3_2_3.twid_mult.multiplier_Z.t[0]
.sym 57750 bf_stage3_2_3.w_e_im[2]
.sym 57758 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 57759 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57760 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 57761 bf_stage3_2_3.w_e_im[1]
.sym 57764 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57765 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57767 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 57768 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[3]
.sym 57769 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 57770 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57772 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[0]
.sym 57773 bf_stage3_0_1.twid_mult.w_neg_z[11]
.sym 57774 bf_stage3_0_1.twid_mult.w_neg_z[14]
.sym 57775 bf_stage3_0_1.twid_mult.w_neg_z[12]
.sym 57776 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 57777 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57778 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 57784 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57786 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57790 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 57792 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 57793 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 57795 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 57796 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 57798 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 57799 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 57800 bf_stage3_2_3.w_e_im[4]
.sym 57810 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 57811 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 57814 bf_stage3_2_3.twid_mult.multiplier_Z.p[5]
.sym 57815 bf_stage3_2_3.twid_mult.multiplier_Z.p[2]
.sym 57818 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 57819 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 57823 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 57824 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 57825 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 57826 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 57829 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 57830 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 57831 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 57837 bf_stage3_2_3.twid_mult.multiplier_Z.p[5]
.sym 57843 bf_stage3_2_3.w_e_im[4]
.sym 57848 bf_stage3_2_3.twid_mult.multiplier_Z.p[2]
.sym 57853 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57854 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 57855 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 57859 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 57860 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 57862 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 57863 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57864 CLK$SB_IO_IN_$glb_clk
.sym 57866 bf_stage3_2_3.w_e_im[4]
.sym 57867 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57868 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 57869 bf_stage3_2_3.twid_mult.multiplier_Z.p[1]
.sym 57870 bf_stage3_2_3.twid_mult.multiplier_Z.p[6]
.sym 57871 bf_stage3_2_3.twid_mult.multiplier_Z.p[0]
.sym 57872 bf_stage3_2_3.twid_mult.multiplier_Z.p[5]
.sym 57873 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 57874 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57878 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 57883 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 57884 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57888 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 57890 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 57892 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57893 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57895 write_addr[3]
.sym 57896 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 57898 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 57899 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57901 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 57907 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[1]
.sym 57909 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 57910 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 57913 bf_stage3_2_3.twid_mult.multiplier_Z.t[0]
.sym 57914 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 57915 bf_stage3_2_3.twid_mult.multiplier_Z.t[1]
.sym 57917 bf_stage3_2_3.w_e_im[5]
.sym 57918 bf_stage3_2_3.twid_mult.w_mult_z[5]
.sym 57919 bf_stage3_2_3.w_e_im[6]
.sym 57922 bf_stage3_2_3.twid_mult.multiplier_R.count[2]
.sym 57923 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 57925 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 57926 bf_stage3_2_3.twid_mult.multiplier_Z.p[1]
.sym 57928 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[5]
.sym 57931 bf_stage3_2_3.w_e_im[4]
.sym 57932 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[0]
.sym 57935 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[4]
.sym 57936 bf_stage3_2_3.twid_mult.multiplier_Z.p[0]
.sym 57938 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 57940 bf_stage3_2_3.twid_mult.multiplier_R.count[2]
.sym 57941 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[5]
.sym 57942 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[1]
.sym 57943 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 57946 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 57947 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 57949 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 57952 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[0]
.sym 57953 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[4]
.sym 57954 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 57955 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 57961 bf_stage3_2_3.twid_mult.w_mult_z[5]
.sym 57965 bf_stage3_2_3.w_e_im[5]
.sym 57970 bf_stage3_2_3.w_e_im[6]
.sym 57979 bf_stage3_2_3.w_e_im[4]
.sym 57982 bf_stage3_2_3.twid_mult.multiplier_Z.p[1]
.sym 57983 bf_stage3_2_3.twid_mult.multiplier_Z.t[0]
.sym 57984 bf_stage3_2_3.twid_mult.multiplier_Z.t[1]
.sym 57985 bf_stage3_2_3.twid_mult.multiplier_Z.p[0]
.sym 57986 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 57987 CLK$SB_IO_IN_$glb_clk
.sym 57989 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57990 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 57991 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 57992 bf_stage3_2_3.twid_mult.multiplier_R.p[5]
.sym 57993 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 57994 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 57995 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57996 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 58003 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 58004 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 58005 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 58007 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 58009 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 58013 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 58014 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 58015 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 58016 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 58018 bf_stage3_2_3.twid_mult.w_mult_z[14]
.sym 58019 bf_stage3_0_1.twid_mult.w_neg_z[9]
.sym 58020 bf_stage3_0_1.twid_mult.multiplier_I.p[9]
.sym 58021 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 58022 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 58023 bf_stage3_0_1.twid_mult.multiplier_R.p[8]
.sym 58024 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 58030 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 58032 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 58035 bf_stage3_2_3.twid_mult.multiplier_Z.p[0]
.sym 58037 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 58040 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 58041 bf_stage3_2_3.twid_mult.multiplier_Z.p[1]
.sym 58042 bf_stage3_2_3.twid_mult.multiplier_Z.p[6]
.sym 58045 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 58046 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 58048 bf_stage3_2_3.twid_mult.w_mult_z[6]
.sym 58057 bf_stage3_2_3.twid_mult.w_mult_z[0]
.sym 58059 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 58061 bf_stage3_2_3.twid_mult.w_mult_z[1]
.sym 58065 bf_stage3_2_3.twid_mult.w_mult_z[1]
.sym 58072 bf_stage3_2_3.twid_mult.w_mult_z[0]
.sym 58076 bf_stage3_2_3.twid_mult.multiplier_Z.p[6]
.sym 58083 bf_stage3_2_3.twid_mult.multiplier_Z.p[0]
.sym 58087 bf_stage3_2_3.twid_mult.w_mult_z[6]
.sym 58094 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 58096 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 58099 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 58100 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 58101 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 58102 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 58106 bf_stage3_2_3.twid_mult.multiplier_Z.p[1]
.sym 58109 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 58110 CLK$SB_IO_IN_$glb_clk
.sym 58112 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58113 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 58114 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 58115 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 58116 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 58117 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 58118 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 58119 bf_stage3_0_1.twid_mult.w_mult_i[9]
.sym 58124 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 58125 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58127 bf_stage3_2_3.twid_mult.multiplier_R.p[5]
.sym 58129 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 58131 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 58134 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 58136 bf_stage3_0_1.twid_mult.w_neg_z[13]
.sym 58138 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 58139 bf_stage3_2_3.twid_mult.w_neg_z[14]
.sym 58142 bf_stage3_2_3.twid_mult.multiplier_R.t[5]
.sym 58144 bf_stage3_0_1.twid_mult.multiplier_I.p[11]
.sym 58147 bf_stage3_2_3.twid_mult.w_neg_z[10]
.sym 58153 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58154 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 58157 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58162 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 58166 $PACKER_VCC_NET
.sym 58176 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 58179 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58180 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58184 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 58185 $nextpnr_ICESTORM_LC_28$O
.sym 58187 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 58191 $nextpnr_ICESTORM_LC_29$I3
.sym 58193 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58195 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 58197 $nextpnr_ICESTORM_LC_29$COUT
.sym 58200 $PACKER_VCC_NET
.sym 58201 $nextpnr_ICESTORM_LC_29$I3
.sym 58203 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 58205 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 58209 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 58212 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58213 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 58215 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 58218 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58219 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 58221 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 58223 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 58225 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 58227 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 58229 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58231 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 58235 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 58236 top_state_SB_DFFE_Q_E
.sym 58237 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 58238 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 58239 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 58240 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 58241 top_state[1]
.sym 58242 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 58247 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 58248 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 58250 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 58253 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 58255 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 58256 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 58258 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 58261 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 58262 bf_stage3_0_1.twid_mult.w_neg_z[14]
.sym 58263 bf_stage3_0_1.twid_mult.w_neg_z[12]
.sym 58265 bf_stage3_0_1.twid_mult.w_neg_z[11]
.sym 58266 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 58269 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 58270 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 58271 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 58276 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 58281 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 58284 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 58285 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 58287 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 58288 bf_stage3_2_3.twid_mult.w_mult_z[14]
.sym 58294 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 58302 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 58308 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 58311 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 58312 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 58314 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 58316 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 58318 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 58320 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 58322 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 58324 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 58326 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 58328 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 58330 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 58332 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 58334 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 58336 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 58338 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 58340 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 58342 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 58344 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 58346 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 58348 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 58351 bf_stage3_2_3.twid_mult.w_mult_z[14]
.sym 58354 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 58358 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 58359 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58360 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 58361 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 58362 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 58363 top_state[0]
.sym 58364 top_state_SB_DFFE_Q_D[0]
.sym 58365 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 58366 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 58367 PIN_1$SB_IO_OUT
.sym 58368 PIN_1$SB_IO_OUT
.sym 58371 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 58372 bf_stage3_2_3.twid_mult.w_neg_z[12]
.sym 58374 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 58375 bf_stage3_0_1.twid_mult.w_mult_z[8]
.sym 58376 bf_stage3_2_3.twid_mult.w_neg_z[9]
.sym 58377 PIN_20$SB_IO_OUT
.sym 58378 bf_stage3_2_3.twid_mult.w_neg_z[10]
.sym 58380 bf_stage3_2_3.twid_mult.w_neg_z[11]
.sym 58383 write_addr[3]
.sym 58384 bf_stage3_0_1.twid_mult.w_mult_r[8]
.sym 58386 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 58390 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 58392 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 58401 bf_stage3_0_1.twid_mult.multiplier_I.p[13]
.sym 58402 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 58404 write_addr[2]
.sym 58405 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 58406 bf_stage3_0_1.twid_mult.multiplier_I.p[12]
.sym 58407 write_addr[3]
.sym 58408 bf_stage3_0_1.twid_mult.multiplier_I.p[14]
.sym 58410 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 58416 bf_stage3_0_1.twid_mult.multiplier_I.p[11]
.sym 58419 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 58423 bf_stage3_0_1.twid_mult.multiplier_I.p[10]
.sym 58433 write_addr[2]
.sym 58434 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 58435 write_addr[3]
.sym 58440 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 58441 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 58446 bf_stage3_0_1.twid_mult.multiplier_I.p[13]
.sym 58451 bf_stage3_0_1.twid_mult.multiplier_I.p[14]
.sym 58457 bf_stage3_0_1.twid_mult.multiplier_I.p[11]
.sym 58462 bf_stage3_0_1.twid_mult.multiplier_I.p[10]
.sym 58469 write_addr[3]
.sym 58470 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 58471 write_addr[2]
.sym 58474 bf_stage3_0_1.twid_mult.multiplier_I.p[12]
.sym 58478 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 58479 CLK$SB_IO_IN_$glb_clk
.sym 58481 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 58482 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 58483 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58484 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 58485 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 58486 bf_stage3_0_1.twid_mult.w_mult_r[9]
.sym 58487 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 58488 bf_stage3_0_1.twid_mult.w_mult_r[8]
.sym 58491 bf_stage3_4_5.twid_mult.multiplier_I.t[1]
.sym 58493 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 58495 bf_stage3_0_1.twid_mult.w_mult_i[10]
.sym 58500 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 58503 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 58505 bf_stage3_0_1.twid_mult.multiplier_Z.t[10]
.sym 58507 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 58511 top_state_SB_DFFE_Q_E
.sym 58512 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 58513 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 58514 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 58515 bf_stage3_0_1.twid_mult.multiplier_R.p[8]
.sym 58524 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 58526 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 58527 write_addr[1]
.sym 58529 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 58530 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 58531 bf_stage3_0_1.twid_mult.multiplier_Z.t[8]
.sym 58532 bf_stage3_0_1.twid_mult.w_neg_z[14]
.sym 58533 bf_stage3_0_1.twid_mult.w_mult_i[14]
.sym 58535 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 58537 bf_stage3_0_1.twid_mult.multiplier_R.t[8]
.sym 58541 bf_stage3_0_1.twid_mult.multiplier_R.p[8]
.sym 58544 bf_stage3_4_5.twid_mult.w_mult_z[4]
.sym 58545 bf_stage3_0_1.twid_mult.multiplier_Z.t[9]
.sym 58551 write_addr[0]
.sym 58553 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58562 bf_stage3_4_5.twid_mult.w_mult_z[4]
.sym 58567 bf_stage3_0_1.twid_mult.w_mult_i[14]
.sym 58568 bf_stage3_0_1.twid_mult.w_neg_z[14]
.sym 58569 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 58570 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 58582 bf_stage3_0_1.twid_mult.multiplier_Z.t[9]
.sym 58585 write_addr[1]
.sym 58587 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 58588 write_addr[0]
.sym 58591 bf_stage3_0_1.twid_mult.multiplier_R.t[8]
.sym 58592 bf_stage3_0_1.twid_mult.multiplier_R.p[8]
.sym 58593 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58598 bf_stage3_0_1.twid_mult.multiplier_Z.t[8]
.sym 58601 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 58602 CLK$SB_IO_IN_$glb_clk
.sym 58603 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 58604 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58606 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 58607 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 58608 bf_stage3_0_1.twid_mult.w_mult_r[10]
.sym 58609 bf_stage3_0_1.twid_mult.w_mult_r[11]
.sym 58610 bf_stage3_0_1.twid_mult.w_mult_r[14]
.sym 58611 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 58616 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 58619 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 58620 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 58623 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 58625 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 58626 bf_stage3_0_1.twid_mult.multiplier_Z.t[10]
.sym 58631 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 58633 bf_stage3_4_5.twid_mult.w_mult_z[8]
.sym 58635 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 58636 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58637 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 58639 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58649 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 58650 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 58651 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58654 bf_stage3_4_5.twid_mult.w_mult_z[9]
.sym 58655 bf_stage3_0_1.twid_mult.multiplier_R.t[8]
.sym 58658 bf_stage3_0_1.twid_mult.multiplier_R.p[9]
.sym 58661 bf_stage3_4_5.twid_mult.w_mult_z[7]
.sym 58663 bf_stage3_4_5.twid_mult.w_mult_r[7]
.sym 58668 bf_stage3_0_1.twid_mult.multiplier_R.t[9]
.sym 58669 bf_stage3_4_5.twid_mult.w_mult_z[7]
.sym 58671 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58672 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 58679 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58680 bf_stage3_4_5.twid_mult.w_mult_r[7]
.sym 58681 bf_stage3_4_5.twid_mult.w_mult_z[7]
.sym 58687 bf_stage3_4_5.twid_mult.w_mult_z[9]
.sym 58690 bf_stage3_4_5.twid_mult.w_mult_z[7]
.sym 58691 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58692 bf_stage3_4_5.twid_mult.w_mult_r[7]
.sym 58693 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 58705 bf_stage3_0_1.twid_mult.multiplier_R.t[9]
.sym 58709 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58710 bf_stage3_0_1.twid_mult.multiplier_R.t[9]
.sym 58711 bf_stage3_0_1.twid_mult.multiplier_R.p[9]
.sym 58722 bf_stage3_0_1.twid_mult.multiplier_R.t[8]
.sym 58724 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 58725 CLK$SB_IO_IN_$glb_clk
.sym 58726 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 58727 bf_stage3_0_1.twid_mult.multiplier_R.p[12]
.sym 58728 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 58729 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 58730 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58731 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58732 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58733 bf_stage3_0_1.twid_mult.multiplier_R.p[10]
.sym 58734 bf_stage3_0_1.twid_mult.multiplier_R.p[11]
.sym 58737 bf_stage3_4_5.twid_mult.multiplier_I.t[3]
.sym 58743 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 58744 bf_stage3_0_1.twid_mult.multiplier_R.p[14]
.sym 58750 bf_stage3_4_5.twid_mult.w_mult_z[9]
.sym 58753 bf_stage3_0_1.twid_mult.multiplier_R.p[9]
.sym 58756 bf_stage3_0_1.twid_mult.multiplier_R.t[10]
.sym 58757 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 58758 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 58759 bf_stage3_4_5.twid_mult.w_mult_i[3]
.sym 58761 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 58762 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 58770 bf_stage3_4_5.twid_mult.w_mult_i[3]
.sym 58771 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 58772 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 58776 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58779 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 58780 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58781 bf_stage3_4_5.twid_mult.w_mult_r[11]
.sym 58782 bf_stage3_4_5.twid_mult.w_mult_r[10]
.sym 58783 bf_stage3_0_1.twid_mult.multiplier_R.t[9]
.sym 58784 bf_stage3_4_5.twid_mult.w_mult_i[4]
.sym 58787 bf_stage3_4_5.twid_mult.w_neg_z[3]
.sym 58789 bf_stage3_4_5.twid_mult.w_neg_z[5]
.sym 58790 bf_stage3_4_5.twid_mult.w_mult_z[10]
.sym 58791 bf_stage3_4_5.twid_mult.w_mult_z[11]
.sym 58792 bf_stage3_4_5.twid_mult.w_mult_i[3]
.sym 58795 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 58796 bf_stage3_4_5.twid_mult.w_neg_z[4]
.sym 58797 bf_stage3_0_1.twid_mult.multiplier_R.p[9]
.sym 58798 bf_stage3_4_5.twid_mult.w_mult_i[5]
.sym 58799 bf_stage3_4_5.twid_mult.w_mult_i[5]
.sym 58802 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 58803 bf_stage3_4_5.twid_mult.w_mult_z[10]
.sym 58804 bf_stage3_4_5.twid_mult.w_mult_r[10]
.sym 58807 bf_stage3_4_5.twid_mult.w_mult_z[11]
.sym 58808 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 58809 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58810 bf_stage3_4_5.twid_mult.w_mult_r[11]
.sym 58813 bf_stage3_4_5.twid_mult.w_mult_i[4]
.sym 58814 bf_stage3_4_5.twid_mult.w_neg_z[4]
.sym 58815 bf_stage3_4_5.twid_mult.w_mult_i[5]
.sym 58816 bf_stage3_4_5.twid_mult.w_neg_z[5]
.sym 58819 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58821 bf_stage3_4_5.twid_mult.w_mult_z[11]
.sym 58822 bf_stage3_4_5.twid_mult.w_mult_r[11]
.sym 58825 bf_stage3_4_5.twid_mult.w_mult_i[4]
.sym 58826 bf_stage3_4_5.twid_mult.w_neg_z[4]
.sym 58827 bf_stage3_4_5.twid_mult.w_mult_i[3]
.sym 58828 bf_stage3_4_5.twid_mult.w_neg_z[3]
.sym 58831 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58832 bf_stage3_0_1.twid_mult.multiplier_R.p[9]
.sym 58834 bf_stage3_0_1.twid_mult.multiplier_R.t[9]
.sym 58838 bf_stage3_4_5.twid_mult.w_mult_i[3]
.sym 58840 bf_stage3_4_5.twid_mult.w_neg_z[3]
.sym 58843 bf_stage3_4_5.twid_mult.w_neg_z[5]
.sym 58845 bf_stage3_4_5.twid_mult.w_mult_i[5]
.sym 58847 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 58848 CLK$SB_IO_IN_$glb_clk
.sym 58849 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 58850 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 58852 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 58853 bf_stage3_0_1.twid_mult.multiplier_R.t[11]
.sym 58854 bf_stage3_0_1.twid_mult.multiplier_R.t[12]
.sym 58855 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 58857 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 58859 $PACKER_GND_NET
.sym 58867 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 58872 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 58873 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 58885 bf_stage3_4_5.twid_mult.w_mult_i[5]
.sym 58891 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 58894 bf_stage3_4_5.twid_mult.w_neg_z[7]
.sym 58895 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 58896 bf_stage3_4_5.twid_mult.w_neg_z[6]
.sym 58898 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 58901 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 58902 bf_stage3_4_5.twid_mult.w_neg_z[7]
.sym 58903 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 58904 bf_stage3_4_5.twid_mult.w_mult_i[7]
.sym 58906 bf_stage3_4_5.twid_mult.w_mult_i[6]
.sym 58908 bf_stage3_4_5.twid_mult.multiplier_R.p[11]
.sym 58909 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 58916 bf_stage3_4_5.twid_mult.multiplier_R.p[7]
.sym 58918 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 58919 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 58920 bf_stage3_4_5.twid_mult.multiplier_R.p[10]
.sym 58921 bf_stage3_4_5.twid_mult.multiplier_R.p[8]
.sym 58924 bf_stage3_4_5.twid_mult.w_neg_z[7]
.sym 58926 bf_stage3_4_5.twid_mult.w_mult_i[7]
.sym 58927 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 58933 bf_stage3_4_5.twid_mult.multiplier_R.p[7]
.sym 58936 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 58937 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 58939 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 58942 bf_stage3_4_5.twid_mult.multiplier_R.p[8]
.sym 58948 bf_stage3_4_5.twid_mult.w_mult_i[6]
.sym 58949 bf_stage3_4_5.twid_mult.w_neg_z[6]
.sym 58950 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 58951 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 58956 bf_stage3_4_5.twid_mult.multiplier_R.p[11]
.sym 58960 bf_stage3_4_5.twid_mult.multiplier_R.p[10]
.sym 58966 bf_stage3_4_5.twid_mult.w_neg_z[7]
.sym 58967 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 58968 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 58969 bf_stage3_4_5.twid_mult.w_mult_i[7]
.sym 58970 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 58971 CLK$SB_IO_IN_$glb_clk
.sym 58973 bf_stage3_4_5.twid_mult.multiplier_R.p[9]
.sym 58974 bf_stage3_4_5.twid_mult.multiplier_R.p[11]
.sym 58975 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58976 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58977 bf_stage3_4_5.twid_mult.multiplier_R.p[12]
.sym 58978 bf_stage3_4_5.twid_mult.multiplier_R.p[10]
.sym 58979 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58980 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58985 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 58986 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 58987 bf_stage3_4_5.twid_mult.w_neg_z[8]
.sym 58988 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 58989 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 58991 bf_stage3_4_5.twid_mult.w_neg_z[11]
.sym 58993 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 58994 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 58995 bf_stage3_4_5.twid_mult.w_neg_z[10]
.sym 59008 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 59017 bf_stage3_4_5.twid_mult.multiplier_I.p[7]
.sym 59019 bf_stage3_4_5.twid_mult.multiplier_I.p[5]
.sym 59023 bf_stage3_4_5.twid_mult.multiplier_I.p[2]
.sym 59030 bf_stage3_4_5.twid_mult.multiplier_I.p[6]
.sym 59034 bf_stage3_4_5.twid_mult.multiplier_I.p[0]
.sym 59035 bf_stage3_4_5.twid_mult.multiplier_I.p[3]
.sym 59036 bf_stage3_4_5.twid_mult.multiplier_I.p[1]
.sym 59041 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 59044 bf_stage3_4_5.twid_mult.multiplier_I.p[4]
.sym 59048 bf_stage3_4_5.twid_mult.multiplier_I.p[4]
.sym 59056 bf_stage3_4_5.twid_mult.multiplier_I.p[2]
.sym 59061 bf_stage3_4_5.twid_mult.multiplier_I.p[1]
.sym 59065 bf_stage3_4_5.twid_mult.multiplier_I.p[5]
.sym 59072 bf_stage3_4_5.twid_mult.multiplier_I.p[3]
.sym 59079 bf_stage3_4_5.twid_mult.multiplier_I.p[7]
.sym 59085 bf_stage3_4_5.twid_mult.multiplier_I.p[0]
.sym 59092 bf_stage3_4_5.twid_mult.multiplier_I.p[6]
.sym 59093 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 59094 CLK$SB_IO_IN_$glb_clk
.sym 59096 bf_stage3_4_5.twid_mult.multiplier_R.t[12]
.sym 59097 bf_stage3_4_5.twid_mult.multiplier_R.t[14]
.sym 59099 bf_stage3_4_5.twid_mult.multiplier_R.t[13]
.sym 59102 bf_stage3_4_5.twid_mult.multiplier_R.t[10]
.sym 59103 bf_stage3_4_5.twid_mult.multiplier_R.t[11]
.sym 59123 bf_stage3_4_5.twid_mult.multiplier_I.t[3]
.sym 59124 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 59129 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 59131 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 59139 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 59150 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 59151 bf_stage3_4_5.twid_mult.multiplier_R.t[8]
.sym 59183 bf_stage3_4_5.twid_mult.multiplier_R.t[8]
.sym 59216 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 59217 CLK$SB_IO_IN_$glb_clk
.sym 59218 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 59223 bf_stage3_6_7.twid_mult.multiplier_Z.p[14]
.sym 59224 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59226 bf_stage3_6_7.twid_mult.multiplier_Z.p[13]
.sym 59240 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 59241 bf_stage3_4_5.twid_mult.multiplier_I.p[5]
.sym 59246 bf_stage3_6_7.w_e_im[3]
.sym 59249 bf_stage3_6_7.w_neg_b_re[1]
.sym 59250 bf_stage3_6_7.twid_mult.multiplier_Z.t[13]
.sym 59252 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 59262 bf_stage3_4_5.twid_mult.multiplier_I.t[2]
.sym 59264 bf_stage3_4_5.twid_mult.multiplier_I.p[0]
.sym 59271 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 59273 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 59274 bf_stage3_4_5.twid_mult.multiplier_I.p[1]
.sym 59281 bf_stage3_4_5.twid_mult.multiplier_I.t[1]
.sym 59282 bf_stage3_4_5.twid_mult.multiplier_I.t[0]
.sym 59308 bf_stage3_4_5.twid_mult.multiplier_I.t[1]
.sym 59326 bf_stage3_4_5.twid_mult.multiplier_I.t[0]
.sym 59329 bf_stage3_4_5.twid_mult.multiplier_I.p[0]
.sym 59330 bf_stage3_4_5.twid_mult.multiplier_I.p[1]
.sym 59331 bf_stage3_4_5.twid_mult.multiplier_I.t[0]
.sym 59332 bf_stage3_4_5.twid_mult.multiplier_I.t[1]
.sym 59336 bf_stage3_4_5.twid_mult.multiplier_I.t[2]
.sym 59339 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 59340 CLK$SB_IO_IN_$glb_clk
.sym 59341 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 59342 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[4]
.sym 59344 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[6]
.sym 59345 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[2]
.sym 59346 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[0]
.sym 59347 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 59349 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 59357 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 59360 bf_stage3_6_7.twid_mult.multiplier_Z.p[2]
.sym 59361 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 59362 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 59366 bf_stage3_6_7.w_e_re[3]
.sym 59374 bf_stage3_6_7.w_e_re[2]
.sym 59375 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 59384 bf_stage3_6_7.twid_mult.w_neg_y[1]
.sym 59385 bf_stage3_6_7.w_e_im[1]
.sym 59387 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 59389 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59391 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 59393 bf_stage3_4_5.twid_mult.multiplier_I.t[2]
.sym 59396 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 59398 bf_stage3_6_7.w_e_im[5]
.sym 59400 bf_stage3_6_7.w_e_re[2]
.sym 59401 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 59402 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 59403 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 59409 bf_stage3_6_7.w_neg_b_re[1]
.sym 59413 bf_stage3_4_5.twid_mult.multiplier_I.p[2]
.sym 59414 bf_stage3_6_7.w_neg_b_im[7]
.sym 59417 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 59418 bf_stage3_6_7.w_neg_b_im[7]
.sym 59419 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 59422 bf_stage3_6_7.w_e_re[2]
.sym 59423 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 59424 bf_stage3_6_7.twid_mult.w_neg_y[1]
.sym 59429 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 59430 bf_stage3_6_7.w_neg_b_im[7]
.sym 59431 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 59434 bf_stage3_6_7.w_e_re[2]
.sym 59436 bf_stage3_6_7.twid_mult.w_neg_y[1]
.sym 59437 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 59440 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 59442 bf_stage3_6_7.w_e_im[1]
.sym 59443 bf_stage3_6_7.w_neg_b_re[1]
.sym 59449 bf_stage3_6_7.w_e_im[5]
.sym 59452 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59453 bf_stage3_4_5.twid_mult.multiplier_I.t[2]
.sym 59455 bf_stage3_4_5.twid_mult.multiplier_I.p[2]
.sym 59458 bf_stage3_4_5.twid_mult.multiplier_I.t[2]
.sym 59459 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59460 bf_stage3_4_5.twid_mult.multiplier_I.p[2]
.sym 59462 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 59463 CLK$SB_IO_IN_$glb_clk
.sym 59464 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 59465 bf_stage3_6_7.twid_mult.multiplier_Z.t[10]
.sym 59466 bf_stage3_6_7.twid_mult.multiplier_Z.t[11]
.sym 59467 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 59468 bf_stage3_6_7.twid_mult.multiplier_Z.t[13]
.sym 59469 bf_stage3_6_7.twid_mult.multiplier_Z.t[14]
.sym 59470 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 59471 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 59472 bf_stage3_6_7.twid_mult.multiplier_Z.t[12]
.sym 59474 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 59481 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 59483 bf_stage3_4_5.twid_mult.multiplier_I.t[5]
.sym 59486 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 59495 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 59496 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 59507 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 59508 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 59514 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 59516 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 59517 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 59518 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 59519 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 59535 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 59538 $nextpnr_ICESTORM_LC_46$O
.sym 59541 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 59544 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 59546 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 59548 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 59550 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 59553 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 59554 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 59556 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 59559 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 59560 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 59562 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 59565 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 59566 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 59568 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 59571 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 59572 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 59574 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 59576 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 59578 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 59580 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 59583 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 59584 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 59588 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 59589 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 59590 bf_stage3_6_7.twid_mult.multiplier_Z.t[8]
.sym 59591 bf_stage3_6_7.twid_mult.multiplier_Z.t[9]
.sym 59592 bf_stage3_6_7.twid_mult.multiplier_Z.t[5]
.sym 59593 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 59594 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 59595 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 59600 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 59607 bf_stage3_6_7.twid_mult.multiplier_Z.t[10]
.sym 59614 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 59621 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 59623 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 59624 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 59631 bf_stage3_6_7.w_e_re[6]
.sym 59632 bf_stage3_6_7.w_neg_b_re[1]
.sym 59633 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 59634 bf_stage3_6_7.w_e_im[1]
.sym 59636 bf_stage3_6_7.twid_mult.w_neg_y[5]
.sym 59639 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 59640 bf_stage3_6_7.twid_mult.w_neg_y[3]
.sym 59641 bf_stage3_6_7.twid_mult.w_neg_y[4]
.sym 59642 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 59644 bf_stage3_6_7.w_e_re[5]
.sym 59646 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 59648 bf_stage3_6_7.w_e_re[4]
.sym 59649 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 59652 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 59656 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 59658 bf_stage3_6_7.w_e_im[3]
.sym 59664 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 59665 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 59668 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 59669 bf_stage3_6_7.w_e_re[5]
.sym 59670 bf_stage3_6_7.twid_mult.w_neg_y[4]
.sym 59676 bf_stage3_6_7.w_e_im[3]
.sym 59680 bf_stage3_6_7.twid_mult.w_neg_y[5]
.sym 59682 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 59683 bf_stage3_6_7.w_e_re[6]
.sym 59687 bf_stage3_6_7.twid_mult.w_neg_y[4]
.sym 59688 bf_stage3_6_7.w_e_re[5]
.sym 59689 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 59692 bf_stage3_6_7.w_neg_b_re[1]
.sym 59694 bf_stage3_6_7.w_e_im[1]
.sym 59695 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 59698 bf_stage3_6_7.w_e_re[6]
.sym 59699 bf_stage3_6_7.twid_mult.w_neg_y[5]
.sym 59701 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 59704 bf_stage3_6_7.w_e_re[4]
.sym 59705 bf_stage3_6_7.twid_mult.w_neg_y[3]
.sym 59706 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 59708 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 59709 CLK$SB_IO_IN_$glb_clk
.sym 59710 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 59711 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[1]
.sym 59712 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[3]
.sym 59713 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[0]
.sym 59714 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 59715 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[2]
.sym 59716 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[1]
.sym 59717 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[2]
.sym 59718 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 59724 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 59725 bf_stage3_6_7.twid_mult.multiplier_Z.t[0]
.sym 59729 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 59730 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 59732 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 59733 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 59744 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 59754 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 59763 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59764 bf_stage3_4_5.twid_mult.multiplier_I.p[3]
.sym 59765 bf_stage3_6_7.w_e_re[2]
.sym 59766 bf_stage3_6_7.w_neg_b_re[1]
.sym 59769 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 59770 bf_stage3_6_7.w_e_re[6]
.sym 59774 bf_stage3_4_5.twid_mult.multiplier_I.t[3]
.sym 59775 bf_stage3_6_7.w_e_re[5]
.sym 59780 bf_stage3_6_7.w_e_re[7]
.sym 59782 bf_stage3_6_7.w_e_re[8]
.sym 59787 bf_stage3_6_7.w_e_re[6]
.sym 59791 bf_stage3_4_5.twid_mult.multiplier_I.p[3]
.sym 59792 bf_stage3_4_5.twid_mult.multiplier_I.t[3]
.sym 59794 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59799 bf_stage3_6_7.w_e_re[2]
.sym 59810 bf_stage3_6_7.w_e_re[5]
.sym 59815 bf_stage3_6_7.w_neg_b_re[1]
.sym 59817 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 59822 bf_stage3_6_7.w_e_re[8]
.sym 59829 bf_stage3_6_7.w_e_re[7]
.sym 59831 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 59832 CLK$SB_IO_IN_$glb_clk
.sym 59847 bf_stage3_6_7.twid_mult.multiplier_I.count[2]
.sym 59848 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59850 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 59852 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[1]
.sym 59853 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 59856 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[4]
.sym 59864 bf_stage3_6_7.w_e_re[3]
.sym 59880 bf_stage3_4_5.twid_mult.multiplier_I.t[0]
.sym 59881 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59888 bf_stage3_4_5.twid_mult.multiplier_I.p[0]
.sym 59893 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 59895 bf_stage3_4_5.twid_mult.multiplier_I.p[3]
.sym 59896 bf_stage3_4_5.twid_mult.multiplier_I.t[3]
.sym 59899 bf_stage3_4_5.twid_mult.multiplier_I.p[1]
.sym 59900 bf_stage3_4_5.twid_mult.multiplier_I.t[1]
.sym 59904 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 59908 bf_stage3_4_5.twid_mult.multiplier_I.p[0]
.sym 59909 bf_stage3_4_5.twid_mult.multiplier_I.t[0]
.sym 59910 bf_stage3_4_5.twid_mult.multiplier_I.t[1]
.sym 59911 bf_stage3_4_5.twid_mult.multiplier_I.p[1]
.sym 59932 bf_stage3_4_5.twid_mult.multiplier_I.p[3]
.sym 59933 bf_stage3_4_5.twid_mult.multiplier_I.t[3]
.sym 59934 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59938 bf_stage3_4_5.twid_mult.multiplier_I.t[0]
.sym 59941 bf_stage3_4_5.twid_mult.multiplier_I.p[0]
.sym 59954 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 59955 CLK$SB_IO_IN_$glb_clk
.sym 59956 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 60577 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 60583 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O
.sym 60594 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 60609 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 60610 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 60644 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 60651 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 60668 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 60670 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 60671 CLK$SB_IO_IN_$glb_clk
.sym 60677 bf_stage3_0_1.twid_mult.multiplier_I.t[5]
.sym 60679 bf_stage3_0_1.twid_mult.multiplier_I.t[2]
.sym 60680 bf_stage3_0_1.twid_mult.multiplier_I.t[4]
.sym 60681 bf_stage3_0_1.twid_mult.multiplier_I.t[1]
.sym 60682 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 60683 bf_stage3_0_1.twid_mult.multiplier_I.t[3]
.sym 60687 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 60717 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 60734 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 60757 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60761 bf_stage3_0_1.twid_mult.multiplier_I.p[5]
.sym 60765 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 60767 bf_stage3_0_1.twid_mult.multiplier_I.p[4]
.sym 60770 bf_stage3_0_1.twid_mult.multiplier_I.t[5]
.sym 60771 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60772 bf_stage3_0_1.twid_mult.multiplier_I.t[2]
.sym 60773 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60776 bf_stage3_0_1.twid_mult.multiplier_I.p[3]
.sym 60780 bf_stage3_0_1.twid_mult.multiplier_I.p[2]
.sym 60781 bf_stage3_0_1.twid_mult.multiplier_I.t[4]
.sym 60782 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60783 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 60784 bf_stage3_0_1.twid_mult.multiplier_I.t[3]
.sym 60788 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60789 bf_stage3_0_1.twid_mult.multiplier_I.t[5]
.sym 60790 bf_stage3_0_1.twid_mult.multiplier_I.p[5]
.sym 60793 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60794 bf_stage3_0_1.twid_mult.multiplier_I.p[3]
.sym 60795 bf_stage3_0_1.twid_mult.multiplier_I.t[3]
.sym 60800 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60801 bf_stage3_0_1.twid_mult.multiplier_I.t[2]
.sym 60802 bf_stage3_0_1.twid_mult.multiplier_I.p[2]
.sym 60806 bf_stage3_0_1.twid_mult.multiplier_I.p[4]
.sym 60807 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60808 bf_stage3_0_1.twid_mult.multiplier_I.t[4]
.sym 60811 bf_stage3_0_1.twid_mult.multiplier_I.t[2]
.sym 60812 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60814 bf_stage3_0_1.twid_mult.multiplier_I.p[2]
.sym 60818 bf_stage3_0_1.twid_mult.multiplier_I.p[4]
.sym 60819 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60820 bf_stage3_0_1.twid_mult.multiplier_I.t[4]
.sym 60824 bf_stage3_0_1.twid_mult.multiplier_I.t[3]
.sym 60825 bf_stage3_0_1.twid_mult.multiplier_I.p[3]
.sym 60826 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60829 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60831 bf_stage3_0_1.twid_mult.multiplier_I.p[5]
.sym 60832 bf_stage3_0_1.twid_mult.multiplier_I.t[5]
.sym 60833 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 60834 CLK$SB_IO_IN_$glb_clk
.sym 60835 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 60838 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 60839 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[2]
.sym 60840 count[0]
.sym 60842 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_1_I1[0]
.sym 60846 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 60856 stage_2_valid
.sym 60862 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60870 bf_stage3_0_1.twid_mult.multiplier_I.p[7]
.sym 60878 bf_stage3_0_1.twid_mult.multiplier_I.p[7]
.sym 60881 bf_stage3_0_1.twid_mult.multiplier_I.p[1]
.sym 60883 bf_stage3_0_1.twid_mult.multiplier_I.t[0]
.sym 60884 stage_2_valid
.sym 60885 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60888 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 60889 bf_stage3_0_1.twid_mult.multiplier_I.t[1]
.sym 60890 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 60894 bf_stage3_0_1.twid_mult.multiplier_I.t[6]
.sym 60895 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 60899 bf_stage3_0_1.twid_mult.multiplier_I.p[6]
.sym 60900 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60901 bf_stage3_0_1.twid_mult.multiplier_I.p[0]
.sym 60908 bf_stage3_0_1.twid_mult.multiplier_I.t[7]
.sym 60911 bf_stage3_0_1.twid_mult.multiplier_I.p[0]
.sym 60912 bf_stage3_0_1.twid_mult.multiplier_I.t[0]
.sym 60916 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60918 bf_stage3_0_1.twid_mult.multiplier_I.p[7]
.sym 60919 bf_stage3_0_1.twid_mult.multiplier_I.t[7]
.sym 60923 stage_2_valid
.sym 60924 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 60928 bf_stage3_0_1.twid_mult.multiplier_I.t[1]
.sym 60929 bf_stage3_0_1.twid_mult.multiplier_I.p[1]
.sym 60930 bf_stage3_0_1.twid_mult.multiplier_I.p[0]
.sym 60931 bf_stage3_0_1.twid_mult.multiplier_I.t[0]
.sym 60934 bf_stage3_0_1.twid_mult.multiplier_I.t[0]
.sym 60935 bf_stage3_0_1.twid_mult.multiplier_I.p[0]
.sym 60936 bf_stage3_0_1.twid_mult.multiplier_I.p[1]
.sym 60937 bf_stage3_0_1.twid_mult.multiplier_I.t[1]
.sym 60940 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60942 bf_stage3_0_1.twid_mult.multiplier_I.p[7]
.sym 60943 bf_stage3_0_1.twid_mult.multiplier_I.t[7]
.sym 60947 bf_stage3_0_1.twid_mult.multiplier_I.t[6]
.sym 60948 bf_stage3_0_1.twid_mult.multiplier_I.p[6]
.sym 60949 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60952 bf_stage3_0_1.twid_mult.multiplier_I.t[6]
.sym 60954 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60955 bf_stage3_0_1.twid_mult.multiplier_I.p[6]
.sym 60956 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 60957 CLK$SB_IO_IN_$glb_clk
.sym 60958 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 60959 spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 60960 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 60961 spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 60963 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 60964 spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 60965 spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 60966 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 60969 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 60977 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 60982 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 60983 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 60984 read_data[2]
.sym 60985 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[2]
.sym 60990 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 60991 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 60993 read_data[6]
.sym 61000 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 61001 bf_stage3_0_1.twid_mult.multiplier_Z.t[5]
.sym 61002 bf_stage3_0_1.twid_mult.w_mult_i[4]
.sym 61003 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61004 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61005 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61006 bf_stage3_0_1.twid_mult.w_mult_i[5]
.sym 61007 bf_stage3_0_1.twid_mult.multiplier_Z.p[3]
.sym 61008 bf_stage3_0_1.twid_mult.multiplier_Z.t[2]
.sym 61009 bf_stage3_0_1.twid_mult.multiplier_Z.p[5]
.sym 61011 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 61013 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 61014 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61015 bf_stage3_0_1.twid_mult.multiplier_Z.t[3]
.sym 61016 bf_stage3_0_1.twid_mult.multiplier_Z.t[4]
.sym 61018 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 61021 bf_stage3_0_1.twid_mult.w_neg_z[4]
.sym 61023 bf_stage3_0_1.twid_mult.w_mult_i[6]
.sym 61024 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 61027 bf_stage3_0_1.twid_mult.multiplier_Z.p[2]
.sym 61028 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 61029 bf_stage3_0_1.twid_mult.multiplier_Z.p[4]
.sym 61030 bf_stage3_0_1.twid_mult.w_neg_z[5]
.sym 61031 bf_stage3_0_1.twid_mult.w_neg_z[6]
.sym 61035 bf_stage3_0_1.twid_mult.w_neg_z[6]
.sym 61036 bf_stage3_0_1.twid_mult.w_mult_i[6]
.sym 61039 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61040 bf_stage3_0_1.twid_mult.multiplier_Z.p[5]
.sym 61041 bf_stage3_0_1.twid_mult.multiplier_Z.t[5]
.sym 61045 bf_stage3_0_1.twid_mult.w_mult_i[5]
.sym 61046 bf_stage3_0_1.twid_mult.w_neg_z[4]
.sym 61047 bf_stage3_0_1.twid_mult.w_mult_i[4]
.sym 61048 bf_stage3_0_1.twid_mult.w_neg_z[5]
.sym 61051 bf_stage3_0_1.twid_mult.multiplier_Z.t[2]
.sym 61052 bf_stage3_0_1.twid_mult.multiplier_Z.p[2]
.sym 61053 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61057 bf_stage3_0_1.twid_mult.w_mult_i[5]
.sym 61058 bf_stage3_0_1.twid_mult.w_neg_z[5]
.sym 61059 bf_stage3_0_1.twid_mult.w_neg_z[6]
.sym 61060 bf_stage3_0_1.twid_mult.w_mult_i[6]
.sym 61064 bf_stage3_0_1.twid_mult.multiplier_Z.p[4]
.sym 61065 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61066 bf_stage3_0_1.twid_mult.multiplier_Z.t[4]
.sym 61069 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 61070 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 61071 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 61072 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 61075 bf_stage3_0_1.twid_mult.multiplier_Z.p[3]
.sym 61076 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61078 bf_stage3_0_1.twid_mult.multiplier_Z.t[3]
.sym 61079 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 61080 CLK$SB_IO_IN_$glb_clk
.sym 61081 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 61082 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[1]
.sym 61084 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[0]
.sym 61085 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 61086 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[1]
.sym 61087 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[2]
.sym 61088 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[0]
.sym 61089 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[0]
.sym 61092 bf_stage3_0_1.twid_mult.w_mult_i[8]
.sym 61095 spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 61102 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 61103 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 61106 read_data[4]
.sym 61109 bf_stage3_0_1.twid_mult.w_mult_z[12]
.sym 61112 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 61115 read_data[0]
.sym 61117 bf_stage3_0_1.twid_mult.w_mult_z[9]
.sym 61126 bf_stage3_0_1.twid_mult.multiplier_I.p[5]
.sym 61128 bf_stage3_0_1.twid_mult.w_mult_i[7]
.sym 61130 bf_stage3_0_1.twid_mult.multiplier_I.p[4]
.sym 61134 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 61137 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 61139 bf_stage3_0_1.twid_mult.w_neg_z[7]
.sym 61141 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 61142 bf_stage3_0_1.twid_mult.multiplier_I.p[7]
.sym 61154 bf_stage3_0_1.twid_mult.multiplier_I.p[8]
.sym 61162 bf_stage3_0_1.twid_mult.w_mult_i[7]
.sym 61163 bf_stage3_0_1.twid_mult.w_neg_z[7]
.sym 61164 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 61165 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 61171 bf_stage3_0_1.twid_mult.multiplier_I.p[4]
.sym 61175 bf_stage3_0_1.twid_mult.multiplier_I.p[8]
.sym 61180 bf_stage3_0_1.twid_mult.w_neg_z[7]
.sym 61181 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 61183 bf_stage3_0_1.twid_mult.w_mult_i[7]
.sym 61186 bf_stage3_0_1.twid_mult.multiplier_I.p[7]
.sym 61195 bf_stage3_0_1.twid_mult.multiplier_I.p[5]
.sym 61202 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 61203 CLK$SB_IO_IN_$glb_clk
.sym 61205 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[6]
.sym 61206 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61207 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[1]
.sym 61208 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[5]
.sym 61209 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[4]
.sym 61210 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[10]
.sym 61211 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[3]
.sym 61212 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[2]
.sym 61216 bf_stage3_2_3.twid_mult.multiplier_Z.t[1]
.sym 61217 count_SB_DFFESR_Q_E
.sym 61220 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 61221 bf_stage3_2_3.w_e_re[1]
.sym 61223 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 61225 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 61233 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 61240 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61250 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 61251 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61252 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61254 stage_2_valid
.sym 61255 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 61259 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 61260 bf_stage3_2_3.twid_mult.multiplier_I.p[3]
.sym 61261 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 61262 bf_stage3_2_3.twid_mult.multiplier_I.t[3]
.sym 61264 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61266 bf_stage3_0_1.twid_mult.w_mult_z[11]
.sym 61268 bf_stage3_2_3.twid_mult.multiplier_I.t[4]
.sym 61269 bf_stage3_0_1.twid_mult.w_mult_z[12]
.sym 61270 bf_stage3_2_3.twid_mult.multiplier_I.p[4]
.sym 61272 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 61274 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61275 bf_stage3_2_3.twid_mult.multiplier_I.p[5]
.sym 61276 bf_stage3_2_3.twid_mult.multiplier_I.t[5]
.sym 61277 bf_stage3_0_1.twid_mult.w_mult_z[9]
.sym 61280 bf_stage3_2_3.twid_mult.multiplier_I.p[4]
.sym 61281 bf_stage3_2_3.twid_mult.multiplier_I.t[4]
.sym 61282 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61285 bf_stage3_0_1.twid_mult.w_mult_z[12]
.sym 61293 bf_stage3_0_1.twid_mult.w_mult_z[11]
.sym 61298 bf_stage3_0_1.twid_mult.w_mult_z[9]
.sym 61303 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 61306 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 61309 bf_stage3_2_3.twid_mult.multiplier_I.t[5]
.sym 61310 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61312 bf_stage3_2_3.twid_mult.multiplier_I.p[5]
.sym 61316 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61317 bf_stage3_2_3.twid_mult.multiplier_I.t[3]
.sym 61318 bf_stage3_2_3.twid_mult.multiplier_I.p[3]
.sym 61321 stage_2_valid
.sym 61322 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 61324 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 61325 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61326 CLK$SB_IO_IN_$glb_clk
.sym 61327 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 61329 bf_stage2_0_2.twid_mult.w_neg_z[3]
.sym 61330 bf_stage2_0_2.twid_mult.w_neg_z[4]
.sym 61331 bf_stage2_0_2.twid_mult.w_neg_z[5]
.sym 61332 bf_stage2_0_2.twid_mult.w_neg_z[6]
.sym 61333 bf_stage2_0_2.twid_mult.w_neg_z[7]
.sym 61334 bf_stage2_0_2.twid_mult.w_neg_z[8]
.sym 61335 bf_stage2_0_2.twid_mult.w_neg_z[9]
.sym 61344 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 61345 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 61346 bf_stage3_2_3.w_e_re[6]
.sym 61347 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 61348 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 61349 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61352 bf_stage3_0_1.twid_mult.w_mult_z[11]
.sym 61353 bf_stage2_0_2.twid_mult.w_mult_i[14]
.sym 61354 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 61355 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61357 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 61360 bf_stage3_2_3.w_e_re[4]
.sym 61371 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61372 bf_stage3_2_3.w_neg_b_re[3]
.sym 61373 bf_stage3_2_3.w_neg_b_re[4]
.sym 61378 bf_stage3_2_3.w_neg_b_re[2]
.sym 61379 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 61380 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 61381 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61383 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61384 bf_stage3_2_3.w_neg_b_re[7]
.sym 61386 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 61389 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 61392 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 61393 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 61398 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61402 bf_stage3_2_3.w_neg_b_re[4]
.sym 61403 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 61404 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61408 bf_stage3_2_3.w_neg_b_re[3]
.sym 61409 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 61410 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61414 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61416 bf_stage3_2_3.w_neg_b_re[7]
.sym 61417 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61420 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 61421 bf_stage3_2_3.w_neg_b_re[2]
.sym 61422 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 61427 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 61428 bf_stage3_2_3.w_neg_b_re[2]
.sym 61429 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 61433 bf_stage3_2_3.w_neg_b_re[7]
.sym 61434 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61435 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61438 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 61439 bf_stage3_2_3.w_neg_b_re[3]
.sym 61441 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61444 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 61448 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 61449 CLK$SB_IO_IN_$glb_clk
.sym 61451 bf_stage2_0_2.twid_mult.w_neg_z[10]
.sym 61452 bf_stage2_0_2.twid_mult.w_neg_z[11]
.sym 61453 bf_stage2_0_2.twid_mult.w_neg_z[12]
.sym 61454 bf_stage2_0_2.twid_mult.w_neg_z[13]
.sym 61455 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61456 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 61457 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 61458 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 61463 bf_stage3_0_1.twid_mult.multiplier_Z.t[4]
.sym 61465 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 61469 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 61475 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 61476 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61478 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61480 read_data[2]
.sym 61482 bf_stage3_2_3.w_e_re[7]
.sym 61484 read_data[6]
.sym 61485 bf_stage2_0_2.twid_mult.w_neg_z[9]
.sym 61486 bf_stage3_0_1.twid_mult.w_neg_z[8]
.sym 61492 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 61500 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 61503 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 61504 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 61505 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 61506 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 61510 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 61516 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 61524 $nextpnr_ICESTORM_LC_40$O
.sym 61527 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 61530 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61533 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 61534 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 61536 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61539 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 61540 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61542 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61544 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 61546 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61548 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61550 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 61552 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61554 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61556 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 61558 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61560 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61562 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 61564 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61569 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 61570 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61574 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61575 bf_stage3_2_3.twid_mult.multiplier_Z.t[4]
.sym 61576 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61577 bf_stage3_2_3.twid_mult.multiplier_Z.t[3]
.sym 61578 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 61579 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 61580 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61581 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61589 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 61590 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 61591 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 61596 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61597 bf_stage2_0_2.twid_mult.w_mult_z[8]
.sym 61601 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 61602 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61603 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 61604 bf_stage3_2_3.twid_mult.multiplier_Z.t[5]
.sym 61608 bf_stage3_0_1.twid_mult.w_mult_z[12]
.sym 61609 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61615 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61616 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61617 bf_stage3_2_3.twid_mult.w_neg_y[2]
.sym 61625 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61626 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 61627 bf_stage3_2_3.w_e_re[3]
.sym 61628 bf_stage3_2_3.twid_mult.w_neg_y[5]
.sym 61629 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 61631 bf_stage3_2_3.twid_mult.multiplier_Z.t[1]
.sym 61632 bf_stage3_2_3.w_e_re[6]
.sym 61633 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61635 bf_stage3_2_3.twid_mult.multiplier_Z.t[0]
.sym 61636 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 61638 bf_stage3_2_3.w_neg_b_im[1]
.sym 61640 bf_stage3_2_3.twid_mult.multiplier_Z.t[4]
.sym 61644 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61646 bf_stage3_2_3.w_e_re[1]
.sym 61649 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61650 bf_stage3_2_3.twid_mult.multiplier_Z.t[0]
.sym 61651 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 61655 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61656 bf_stage3_2_3.w_e_re[6]
.sym 61657 bf_stage3_2_3.twid_mult.w_neg_y[5]
.sym 61660 bf_stage3_2_3.twid_mult.w_neg_y[2]
.sym 61662 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61663 bf_stage3_2_3.w_e_re[3]
.sym 61667 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61668 bf_stage3_2_3.w_e_re[3]
.sym 61669 bf_stage3_2_3.twid_mult.w_neg_y[2]
.sym 61672 bf_stage3_2_3.twid_mult.multiplier_Z.t[1]
.sym 61673 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61675 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 61678 bf_stage3_2_3.w_e_re[6]
.sym 61679 bf_stage3_2_3.twid_mult.w_neg_y[5]
.sym 61681 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61684 bf_stage3_2_3.w_e_re[1]
.sym 61685 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 61687 bf_stage3_2_3.w_neg_b_im[1]
.sym 61690 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 61691 bf_stage3_2_3.twid_mult.multiplier_Z.t[4]
.sym 61693 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61694 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 61695 CLK$SB_IO_IN_$glb_clk
.sym 61697 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 61698 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61699 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 61700 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 61701 bf_stage3_2_3.twid_mult.multiplier_Z.t[6]
.sym 61702 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61703 bf_stage3_2_3.w_e_im[1]
.sym 61704 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61710 bf_stage2_0_2.twid_mult.w_mult_z[11]
.sym 61712 bf_stage3_2_3.twid_mult.multiplier_Z.t[3]
.sym 61714 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 61716 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 61719 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61722 bf_stage3_2_3.twid_mult.multiplier_Z.t[0]
.sym 61724 bf_stage3_2_3.w_neg_b_im[1]
.sym 61726 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 61727 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 61732 bf_stage3_2_3.twid_mult.multiplier_Z.t[5]
.sym 61739 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61741 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61742 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61743 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61747 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61766 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61767 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61769 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61770 $nextpnr_ICESTORM_LC_41$O
.sym 61773 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61776 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61779 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61780 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61782 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61785 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61786 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61788 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61791 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61792 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61794 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61796 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61798 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61800 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61803 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61804 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61806 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61809 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61810 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61812 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61814 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61816 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61820 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61821 bf_stage3_2_3.w_e_im[3]
.sym 61822 bf_stage3_2_3.w_e_im[6]
.sym 61823 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61824 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61825 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 61826 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61827 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61833 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61836 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61837 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61841 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61844 bf_stage3_0_1.twid_mult.w_mult_z[11]
.sym 61845 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 61846 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 61848 bf_stage3_2_3.twid_mult.multiplier_Z.t[6]
.sym 61849 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 61851 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61852 bf_stage2_0_2.twid_mult.w_mult_i[14]
.sym 61853 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61855 bf_stage3_2_3.w_e_im[3]
.sym 61856 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61863 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 61864 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 61865 bf_stage3_2_3.w_e_re[1]
.sym 61867 bf_stage3_2_3.w_e_im[1]
.sym 61869 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 61870 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61871 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 61872 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 61874 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61875 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61878 bf_stage3_2_3.w_neg_b_im[1]
.sym 61879 bf_stage3_2_3.w_e_im[6]
.sym 61881 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 61882 bf_stage3_2_3.w_neg_b_im[5]
.sym 61886 bf_stage3_2_3.w_e_im[3]
.sym 61887 bf_stage3_2_3.w_neg_b_im[2]
.sym 61889 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61890 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 61894 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61897 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61901 bf_stage3_2_3.w_e_im[1]
.sym 61907 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61908 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61909 bf_stage3_2_3.w_neg_b_im[5]
.sym 61912 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61914 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 61915 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 61920 bf_stage3_2_3.w_e_im[3]
.sym 61925 bf_stage3_2_3.w_e_im[6]
.sym 61930 bf_stage3_2_3.w_e_re[1]
.sym 61931 bf_stage3_2_3.w_neg_b_im[1]
.sym 61933 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 61936 bf_stage3_2_3.w_neg_b_im[2]
.sym 61937 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 61938 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 61940 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 61941 CLK$SB_IO_IN_$glb_clk
.sym 61942 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 61944 bf_stage3_2_3.w_neg_b_im[1]
.sym 61945 bf_stage3_2_3.w_neg_b_im[2]
.sym 61946 bf_stage3_2_3.w_neg_b_im[3]
.sym 61947 bf_stage3_2_3.w_neg_b_im[4]
.sym 61948 bf_stage3_2_3.w_neg_b_im[5]
.sym 61949 bf_stage3_2_3.w_neg_b_im[6]
.sym 61950 bf_stage3_2_3.w_neg_b_im[7]
.sym 61960 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 61961 bf_stage3_2_3.w_e_re[1]
.sym 61962 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 61963 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61965 bf_stage3_2_3.twid_mult.multiplier_Z.t[7]
.sym 61966 bf_stage3_2_3.twid_mult.w_neg_y[7]
.sym 61968 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61969 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61970 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61971 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61972 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61978 bf_stage3_0_1.twid_mult.w_neg_z[8]
.sym 61988 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 61990 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61991 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61992 bf_stage3_2_3.twid_mult.multiplier_Z.t[0]
.sym 61993 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 61995 bf_stage3_2_3.twid_mult.multiplier_Z.p[1]
.sym 61998 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61999 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 62002 bf_stage3_2_3.twid_mult.multiplier_Z.t[5]
.sym 62003 bf_stage3_2_3.twid_mult.multiplier_Z.t[1]
.sym 62004 bf_stage3_2_3.w_neg_b_im[4]
.sym 62007 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 62008 bf_stage3_2_3.twid_mult.multiplier_Z.t[6]
.sym 62009 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62011 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62012 bf_stage3_2_3.twid_mult.multiplier_Z.p[6]
.sym 62013 bf_stage3_2_3.twid_mult.multiplier_Z.p[0]
.sym 62014 bf_stage3_2_3.twid_mult.multiplier_Z.p[5]
.sym 62018 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 62019 bf_stage3_2_3.w_neg_b_im[4]
.sym 62020 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62023 bf_stage3_2_3.twid_mult.multiplier_Z.p[5]
.sym 62024 bf_stage3_2_3.twid_mult.multiplier_Z.t[5]
.sym 62026 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62029 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 62030 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 62031 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 62032 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 62035 bf_stage3_2_3.twid_mult.multiplier_Z.t[1]
.sym 62036 bf_stage3_2_3.twid_mult.multiplier_Z.p[1]
.sym 62037 bf_stage3_2_3.twid_mult.multiplier_Z.t[0]
.sym 62038 bf_stage3_2_3.twid_mult.multiplier_Z.p[0]
.sym 62041 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62042 bf_stage3_2_3.twid_mult.multiplier_Z.t[6]
.sym 62044 bf_stage3_2_3.twid_mult.multiplier_Z.p[6]
.sym 62047 bf_stage3_2_3.twid_mult.multiplier_Z.t[0]
.sym 62048 bf_stage3_2_3.twid_mult.multiplier_Z.p[0]
.sym 62053 bf_stage3_2_3.twid_mult.multiplier_Z.t[5]
.sym 62054 bf_stage3_2_3.twid_mult.multiplier_Z.p[5]
.sym 62055 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62059 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 62060 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 62061 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 62063 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62064 CLK$SB_IO_IN_$glb_clk
.sym 62065 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 62066 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]
.sym 62067 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 62068 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[10]
.sym 62069 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[6]
.sym 62070 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 62071 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 62072 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 62073 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[2]
.sym 62076 top_state_SB_DFFE_Q_E
.sym 62085 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 62090 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 62091 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 62093 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 62094 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 62095 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62096 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 62099 write_addr[0]
.sym 62100 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 62108 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 62109 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 62111 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 62112 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 62113 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 62114 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62115 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 62116 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62118 bf_stage3_2_3.twid_mult.multiplier_R.p[5]
.sym 62119 bf_stage3_2_3.twid_mult.multiplier_Z.p[6]
.sym 62120 bf_stage3_2_3.twid_mult.multiplier_Z.t[6]
.sym 62121 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62122 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 62125 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 62127 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 62128 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62132 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 62133 bf_stage3_2_3.twid_mult.multiplier_R.t[5]
.sym 62140 bf_stage3_2_3.twid_mult.multiplier_Z.t[6]
.sym 62142 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62143 bf_stage3_2_3.twid_mult.multiplier_Z.p[6]
.sym 62146 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 62147 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 62148 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62149 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 62153 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 62154 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 62155 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62158 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62160 bf_stage3_2_3.twid_mult.multiplier_R.t[5]
.sym 62161 bf_stage3_2_3.twid_mult.multiplier_R.p[5]
.sym 62164 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 62165 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 62166 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 62171 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 62173 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 62176 bf_stage3_2_3.twid_mult.multiplier_R.p[5]
.sym 62177 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62179 bf_stage3_2_3.twid_mult.multiplier_R.t[5]
.sym 62182 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 62183 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 62184 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62186 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 62187 CLK$SB_IO_IN_$glb_clk
.sym 62188 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 62189 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 62190 bf_stage3_2_3.twid_mult.w_mult_i[8]
.sym 62191 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 62192 bf_stage3_2_3.twid_mult.w_mult_i[7]
.sym 62193 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 62194 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 62196 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 62198 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 62201 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[3]
.sym 62203 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 62205 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 62209 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 62211 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 62212 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 62217 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 62220 top_state_SB_DFFE_Q_E
.sym 62221 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 62223 top_state[0]
.sym 62230 top_state[0]
.sym 62231 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 62232 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 62235 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62236 top_state[1]
.sym 62239 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62240 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62241 bf_stage3_0_1.twid_mult.multiplier_I.p[9]
.sym 62244 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 62245 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 62248 bf_stage3_0_1.twid_mult.w_neg_z[8]
.sym 62249 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62250 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 62251 bf_stage3_0_1.twid_mult.w_mult_i[8]
.sym 62252 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 62258 bf_stage3_0_1.twid_mult.w_mult_z[7]
.sym 62259 bf_stage3_0_1.twid_mult.w_mult_r[7]
.sym 62263 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62265 bf_stage3_0_1.twid_mult.w_mult_r[7]
.sym 62266 bf_stage3_0_1.twid_mult.w_mult_z[7]
.sym 62269 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62270 bf_stage3_0_1.twid_mult.w_neg_z[8]
.sym 62271 bf_stage3_0_1.twid_mult.w_mult_i[8]
.sym 62272 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 62276 bf_stage3_0_1.twid_mult.w_mult_i[8]
.sym 62277 bf_stage3_0_1.twid_mult.w_neg_z[8]
.sym 62278 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62281 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 62282 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 62283 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62284 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 62287 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 62288 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62289 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 62290 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 62293 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62294 bf_stage3_0_1.twid_mult.w_mult_r[7]
.sym 62295 bf_stage3_0_1.twid_mult.w_mult_z[7]
.sym 62296 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62299 top_state[1]
.sym 62301 top_state[0]
.sym 62308 bf_stage3_0_1.twid_mult.multiplier_I.p[9]
.sym 62309 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 62310 CLK$SB_IO_IN_$glb_clk
.sym 62312 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62313 write_en_SB_DFFE_Q_E[3]
.sym 62314 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 62315 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 62316 write_addr[0]
.sym 62317 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 62318 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 62319 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62322 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 62329 bf_stage3_2_3.twid_mult.multiplier_I.p[8]
.sym 62333 bf_stage3_2_3.twid_mult.multiplier_I.p[7]
.sym 62335 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 62337 write_addr[0]
.sym 62338 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 62347 bf_stage3_0_1.twid_mult.w_mult_z[11]
.sym 62353 bf_stage3_2_3.twid_mult.w_neg_z[7]
.sym 62354 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62355 PIN_1$SB_IO_OUT
.sym 62356 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 62357 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 62358 top_state[0]
.sym 62359 bf_stage3_0_1.twid_mult.w_mult_z[8]
.sym 62360 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 62361 bf_stage3_2_3.twid_mult.w_neg_z[7]
.sym 62362 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 62364 bf_stage3_2_3.twid_mult.w_mult_i[7]
.sym 62365 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62366 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 62367 bf_stage3_0_1.twid_mult.w_mult_z[8]
.sym 62368 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 62370 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62372 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62375 bf_stage3_0_1.twid_mult.w_mult_r[8]
.sym 62377 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 62378 write_en_SB_DFFE_Q_E[3]
.sym 62380 top_state_SB_DFFE_Q_E
.sym 62382 top_state_SB_DFFE_Q_D[0]
.sym 62383 top_state[1]
.sym 62386 bf_stage3_0_1.twid_mult.w_mult_r[8]
.sym 62387 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62389 bf_stage3_0_1.twid_mult.w_mult_z[8]
.sym 62392 top_state[1]
.sym 62393 PIN_1$SB_IO_OUT
.sym 62394 top_state[0]
.sym 62395 write_en_SB_DFFE_Q_E[3]
.sym 62398 bf_stage3_2_3.twid_mult.w_neg_z[7]
.sym 62399 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 62400 bf_stage3_2_3.twid_mult.w_mult_i[7]
.sym 62404 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62405 bf_stage3_2_3.twid_mult.w_mult_i[7]
.sym 62406 bf_stage3_2_3.twid_mult.w_neg_z[7]
.sym 62407 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 62410 bf_stage3_0_1.twid_mult.w_mult_r[8]
.sym 62413 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62416 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 62417 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 62418 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 62419 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 62423 top_state[0]
.sym 62425 top_state[1]
.sym 62428 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62429 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 62430 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62431 bf_stage3_0_1.twid_mult.w_mult_z[8]
.sym 62432 top_state_SB_DFFE_Q_E
.sym 62433 CLK$SB_IO_IN_$glb_clk
.sym 62434 top_state_SB_DFFE_Q_D[0]
.sym 62435 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 62436 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62437 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 62438 bf_stage3_0_1.twid_mult.multiplier_Z.p[9]
.sym 62439 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 62440 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62441 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62442 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 62445 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 62448 bf_stage3_0_1.twid_mult.w_neg_z[9]
.sym 62449 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62452 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 62453 bf_stage3_2_3.twid_mult.w_mult_z[14]
.sym 62454 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 62456 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 62457 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 62461 top_state[0]
.sym 62464 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 62467 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 62468 top_state[1]
.sym 62476 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 62477 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62480 write_addr[0]
.sym 62481 bf_stage3_0_1.twid_mult.w_mult_r[9]
.sym 62482 top_state[1]
.sym 62483 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 62484 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 62485 bf_stage3_0_1.twid_mult.w_neg_z[13]
.sym 62486 bf_stage3_0_1.twid_mult.w_mult_i[13]
.sym 62488 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62489 bf_stage3_0_1.twid_mult.w_mult_r[9]
.sym 62490 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 62491 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 62492 bf_stage3_0_1.twid_mult.w_mult_z[9]
.sym 62494 top_state_SB_DFFE_Q_E
.sym 62497 top_state[0]
.sym 62499 write_addr[1]
.sym 62503 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 62506 top_state_SB_DFFE_Q_D[0]
.sym 62507 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 62509 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 62510 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 62511 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 62512 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 62515 bf_stage3_0_1.twid_mult.w_mult_r[9]
.sym 62516 bf_stage3_0_1.twid_mult.w_mult_z[9]
.sym 62517 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 62521 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 62522 bf_stage3_0_1.twid_mult.w_mult_i[13]
.sym 62523 bf_stage3_0_1.twid_mult.w_neg_z[13]
.sym 62524 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62527 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62528 bf_stage3_0_1.twid_mult.w_mult_z[9]
.sym 62529 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 62530 bf_stage3_0_1.twid_mult.w_mult_r[9]
.sym 62534 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62535 bf_stage3_0_1.twid_mult.w_neg_z[13]
.sym 62536 bf_stage3_0_1.twid_mult.w_mult_i[13]
.sym 62541 top_state_SB_DFFE_Q_D[0]
.sym 62545 top_state[1]
.sym 62548 top_state[0]
.sym 62551 write_addr[1]
.sym 62552 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 62554 write_addr[0]
.sym 62555 top_state_SB_DFFE_Q_E
.sym 62556 CLK$SB_IO_IN_$glb_clk
.sym 62558 bf_stage3_0_1.twid_mult.w_mult_z[9]
.sym 62560 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62561 bf_stage3_0_1.twid_mult.w_mult_z[12]
.sym 62562 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 62563 bf_stage3_0_1.twid_mult.w_mult_z[11]
.sym 62564 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 62565 bf_stage3_0_1.twid_mult.w_mult_z[10]
.sym 62573 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 62574 bf_stage3_2_3.twid_mult.w_neg_z[14]
.sym 62576 bf_stage3_2_3.twid_mult.w_neg_z[10]
.sym 62580 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 62584 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 62585 write_addr[1]
.sym 62586 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 62589 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 62591 top_state_SB_DFFE_Q_D[0]
.sym 62592 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 62600 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62601 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 62603 bf_stage3_0_1.twid_mult.w_mult_r[10]
.sym 62606 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 62607 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62608 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62610 bf_stage3_0_1.twid_mult.multiplier_R.p[9]
.sym 62612 bf_stage3_0_1.twid_mult.w_neg_z[12]
.sym 62614 bf_stage3_0_1.twid_mult.w_neg_z[11]
.sym 62616 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62619 bf_stage3_0_1.twid_mult.w_mult_i[11]
.sym 62622 bf_stage3_0_1.twid_mult.w_mult_z[10]
.sym 62626 bf_stage3_0_1.twid_mult.multiplier_R.p[8]
.sym 62630 bf_stage3_0_1.twid_mult.w_mult_i[12]
.sym 62632 bf_stage3_0_1.twid_mult.w_mult_i[11]
.sym 62633 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62634 bf_stage3_0_1.twid_mult.w_neg_z[11]
.sym 62638 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62639 bf_stage3_0_1.twid_mult.w_neg_z[12]
.sym 62640 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 62641 bf_stage3_0_1.twid_mult.w_mult_i[12]
.sym 62644 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62646 bf_stage3_0_1.twid_mult.w_mult_r[10]
.sym 62647 bf_stage3_0_1.twid_mult.w_mult_z[10]
.sym 62650 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62651 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62652 bf_stage3_0_1.twid_mult.w_mult_z[10]
.sym 62653 bf_stage3_0_1.twid_mult.w_mult_r[10]
.sym 62656 bf_stage3_0_1.twid_mult.w_neg_z[12]
.sym 62658 bf_stage3_0_1.twid_mult.w_mult_i[12]
.sym 62659 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62663 bf_stage3_0_1.twid_mult.multiplier_R.p[9]
.sym 62668 bf_stage3_0_1.twid_mult.w_neg_z[11]
.sym 62669 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62670 bf_stage3_0_1.twid_mult.w_mult_i[11]
.sym 62671 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 62677 bf_stage3_0_1.twid_mult.multiplier_R.p[8]
.sym 62678 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 62679 CLK$SB_IO_IN_$glb_clk
.sym 62681 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 62682 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 62683 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 62684 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 62685 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 62686 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62687 bf_stage3_0_1.twid_mult.w_mult_r[13]
.sym 62688 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 62693 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62696 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 62698 bf_stage3_0_1.twid_mult.multiplier_R.p[9]
.sym 62708 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 62709 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 62711 bf_stage3_0_1.twid_mult.multiplier_R.t[11]
.sym 62714 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62724 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 62725 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62726 bf_stage3_0_1.twid_mult.multiplier_R.t[10]
.sym 62728 bf_stage3_0_1.twid_mult.multiplier_R.p[14]
.sym 62729 bf_stage3_0_1.twid_mult.multiplier_R.p[11]
.sym 62731 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 62734 bf_stage3_4_5.twid_mult.w_mult_z[9]
.sym 62735 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62736 bf_stage3_0_1.twid_mult.multiplier_R.p[10]
.sym 62737 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 62740 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 62743 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 62744 bf_stage3_0_1.twid_mult.w_mult_r[14]
.sym 62746 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 62748 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 62751 bf_stage3_0_1.twid_mult.w_mult_z[14]
.sym 62753 bf_stage3_4_5.twid_mult.w_mult_r[9]
.sym 62755 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62757 bf_stage3_0_1.twid_mult.multiplier_R.t[10]
.sym 62758 bf_stage3_0_1.twid_mult.multiplier_R.p[10]
.sym 62767 bf_stage3_0_1.twid_mult.w_mult_z[14]
.sym 62768 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62769 bf_stage3_0_1.twid_mult.w_mult_r[14]
.sym 62770 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 62773 bf_stage3_4_5.twid_mult.w_mult_z[9]
.sym 62774 bf_stage3_4_5.twid_mult.w_mult_r[9]
.sym 62776 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 62782 bf_stage3_0_1.twid_mult.multiplier_R.p[10]
.sym 62787 bf_stage3_0_1.twid_mult.multiplier_R.p[11]
.sym 62791 bf_stage3_0_1.twid_mult.multiplier_R.p[14]
.sym 62797 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 62798 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 62799 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 62800 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 62801 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 62802 CLK$SB_IO_IN_$glb_clk
.sym 62804 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 62805 bf_stage3_0_1.twid_mult.w_mult_r[12]
.sym 62806 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62807 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 62808 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 62809 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 62810 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62811 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 62816 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 62821 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 62823 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62831 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 62833 bf_stage3_4_5.twid_mult.w_mult_r[14]
.sym 62837 bf_stage3_4_5.twid_mult.w_mult_r[12]
.sym 62839 bf_stage3_4_5.twid_mult.w_mult_r[9]
.sym 62845 bf_stage3_0_1.twid_mult.multiplier_R.p[12]
.sym 62848 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 62849 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62850 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 62852 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62853 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62854 bf_stage3_4_5.twid_mult.w_mult_z[8]
.sym 62856 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 62857 bf_stage3_0_1.twid_mult.multiplier_R.t[12]
.sym 62858 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 62859 bf_stage3_4_5.twid_mult.w_mult_z[10]
.sym 62860 bf_stage3_0_1.twid_mult.multiplier_R.p[11]
.sym 62861 bf_stage3_4_5.twid_mult.w_mult_r[12]
.sym 62863 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 62864 bf_stage3_4_5.twid_mult.w_mult_r[8]
.sym 62865 bf_stage3_0_1.twid_mult.multiplier_R.t[10]
.sym 62866 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62867 bf_stage3_4_5.twid_mult.w_mult_r[10]
.sym 62869 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62871 bf_stage3_0_1.twid_mult.multiplier_R.t[11]
.sym 62874 bf_stage3_4_5.twid_mult.w_mult_z[12]
.sym 62875 bf_stage3_0_1.twid_mult.multiplier_R.p[10]
.sym 62878 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62880 bf_stage3_0_1.twid_mult.multiplier_R.p[12]
.sym 62881 bf_stage3_0_1.twid_mult.multiplier_R.t[12]
.sym 62884 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62885 bf_stage3_4_5.twid_mult.w_mult_z[8]
.sym 62886 bf_stage3_4_5.twid_mult.w_mult_r[8]
.sym 62890 bf_stage3_4_5.twid_mult.w_mult_r[10]
.sym 62891 bf_stage3_4_5.twid_mult.w_mult_z[10]
.sym 62892 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 62893 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 62896 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62897 bf_stage3_4_5.twid_mult.w_mult_r[12]
.sym 62899 bf_stage3_4_5.twid_mult.w_mult_z[12]
.sym 62902 bf_stage3_0_1.twid_mult.multiplier_R.p[11]
.sym 62903 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62905 bf_stage3_0_1.twid_mult.multiplier_R.t[11]
.sym 62908 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62909 bf_stage3_4_5.twid_mult.w_mult_z[12]
.sym 62910 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 62911 bf_stage3_4_5.twid_mult.w_mult_r[12]
.sym 62914 bf_stage3_0_1.twid_mult.multiplier_R.t[10]
.sym 62915 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62917 bf_stage3_0_1.twid_mult.multiplier_R.p[10]
.sym 62920 bf_stage3_0_1.twid_mult.multiplier_R.t[11]
.sym 62922 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62923 bf_stage3_0_1.twid_mult.multiplier_R.p[11]
.sym 62924 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 62925 CLK$SB_IO_IN_$glb_clk
.sym 62926 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 62927 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62928 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 62930 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 62931 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62932 bf_stage3_4_5.twid_mult.w_mult_i[8]
.sym 62933 bf_stage3_4_5.twid_mult.w_mult_i[12]
.sym 62934 bf_stage3_4_5.twid_mult.w_mult_i[14]
.sym 62940 bf_stage3_0_1.twid_mult.multiplier_Z.t[10]
.sym 62945 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 62947 bf_stage3_4_5.twid_mult.w_mult_z[10]
.sym 62949 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 62957 bf_stage3_4_5.twid_mult.w_mult_r[13]
.sym 62969 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62970 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 62971 bf_stage3_4_5.twid_mult.w_mult_r[8]
.sym 62972 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 62975 bf_stage3_4_5.twid_mult.w_neg_z[8]
.sym 62976 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 62977 bf_stage3_0_1.twid_mult.multiplier_R.t[10]
.sym 62978 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62979 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 62982 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 62983 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 62988 bf_stage3_4_5.twid_mult.w_mult_z[8]
.sym 62995 bf_stage3_0_1.twid_mult.multiplier_R.t[11]
.sym 62997 bf_stage3_4_5.twid_mult.w_mult_i[8]
.sym 63002 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 63003 bf_stage3_4_5.twid_mult.w_mult_i[8]
.sym 63004 bf_stage3_4_5.twid_mult.w_neg_z[8]
.sym 63013 bf_stage3_4_5.twid_mult.w_mult_i[8]
.sym 63014 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 63015 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 63016 bf_stage3_4_5.twid_mult.w_neg_z[8]
.sym 63022 bf_stage3_0_1.twid_mult.multiplier_R.t[10]
.sym 63027 bf_stage3_0_1.twid_mult.multiplier_R.t[11]
.sym 63031 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 63032 bf_stage3_4_5.twid_mult.w_mult_z[8]
.sym 63033 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 63034 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 63043 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 63045 bf_stage3_4_5.twid_mult.w_mult_r[8]
.sym 63047 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 63048 CLK$SB_IO_IN_$glb_clk
.sym 63049 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 63051 bf_stage3_4_5.twid_mult.w_mult_r[13]
.sym 63052 bf_stage3_4_5.twid_mult.w_mult_r[14]
.sym 63054 bf_stage3_4_5.twid_mult.w_mult_r[12]
.sym 63055 bf_stage3_4_5.twid_mult.w_mult_r[9]
.sym 63066 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 63073 bf_stage3_4_5.twid_mult.multiplier_I.p[14]
.sym 63075 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 63078 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 63083 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 63091 bf_stage3_4_5.twid_mult.multiplier_R.t[12]
.sym 63093 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 63097 bf_stage3_4_5.twid_mult.multiplier_R.t[10]
.sym 63098 bf_stage3_4_5.twid_mult.multiplier_R.t[11]
.sym 63100 bf_stage3_4_5.twid_mult.multiplier_R.p[11]
.sym 63103 bf_stage3_4_5.twid_mult.multiplier_R.p[12]
.sym 63104 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 63107 bf_stage3_4_5.twid_mult.multiplier_R.p[9]
.sym 63109 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63112 bf_stage3_4_5.twid_mult.multiplier_R.p[10]
.sym 63114 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63115 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63117 bf_stage3_4_5.twid_mult.multiplier_R.t[9]
.sym 63118 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63124 bf_stage3_4_5.twid_mult.multiplier_R.p[9]
.sym 63125 bf_stage3_4_5.twid_mult.multiplier_R.t[9]
.sym 63127 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63130 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63132 bf_stage3_4_5.twid_mult.multiplier_R.t[11]
.sym 63133 bf_stage3_4_5.twid_mult.multiplier_R.p[11]
.sym 63136 bf_stage3_4_5.twid_mult.multiplier_R.p[11]
.sym 63137 bf_stage3_4_5.twid_mult.multiplier_R.t[11]
.sym 63139 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63142 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63144 bf_stage3_4_5.twid_mult.multiplier_R.t[9]
.sym 63145 bf_stage3_4_5.twid_mult.multiplier_R.p[9]
.sym 63148 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63149 bf_stage3_4_5.twid_mult.multiplier_R.p[12]
.sym 63150 bf_stage3_4_5.twid_mult.multiplier_R.t[12]
.sym 63155 bf_stage3_4_5.twid_mult.multiplier_R.t[10]
.sym 63156 bf_stage3_4_5.twid_mult.multiplier_R.p[10]
.sym 63157 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63160 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63162 bf_stage3_4_5.twid_mult.multiplier_R.t[12]
.sym 63163 bf_stage3_4_5.twid_mult.multiplier_R.p[12]
.sym 63167 bf_stage3_4_5.twid_mult.multiplier_R.t[10]
.sym 63168 bf_stage3_4_5.twid_mult.multiplier_R.p[10]
.sym 63169 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63170 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 63171 CLK$SB_IO_IN_$glb_clk
.sym 63172 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 63174 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63178 bf_stage3_4_5.twid_mult.multiplier_R.p[14]
.sym 63179 bf_stage3_4_5.twid_mult.multiplier_R.p[13]
.sym 63186 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 63187 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 63189 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 63199 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 63200 bf_stage3_4_5.twid_mult.multiplier_I.t[7]
.sym 63206 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 63216 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 63220 bf_stage3_4_5.twid_mult.multiplier_R.t[10]
.sym 63224 bf_stage3_4_5.twid_mult.multiplier_R.t[9]
.sym 63237 bf_stage3_4_5.twid_mult.multiplier_R.t[11]
.sym 63238 bf_stage3_4_5.twid_mult.multiplier_R.t[12]
.sym 63241 bf_stage3_4_5.twid_mult.multiplier_R.t[13]
.sym 63243 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 63250 bf_stage3_4_5.twid_mult.multiplier_R.t[11]
.sym 63256 bf_stage3_4_5.twid_mult.multiplier_R.t[13]
.sym 63265 bf_stage3_4_5.twid_mult.multiplier_R.t[12]
.sym 63284 bf_stage3_4_5.twid_mult.multiplier_R.t[9]
.sym 63290 bf_stage3_4_5.twid_mult.multiplier_R.t[10]
.sym 63293 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 63294 CLK$SB_IO_IN_$glb_clk
.sym 63295 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 63296 bf_stage3_6_7.twid_mult.multiplier_Z.p[3]
.sym 63297 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63298 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63299 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63300 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63301 bf_stage3_6_7.twid_mult.multiplier_Z.p[0]
.sym 63302 bf_stage3_6_7.twid_mult.multiplier_Z.p[2]
.sym 63303 bf_stage3_6_7.twid_mult.multiplier_Z.p[1]
.sym 63326 bf_stage3_6_7.twid_mult.multiplier_Z.p[13]
.sym 63327 bf_stage3_4_5.twid_mult.multiplier_I.p[4]
.sym 63328 bf_stage3_6_7.twid_mult.multiplier_Z.t[14]
.sym 63329 bf_stage3_4_5.twid_mult.multiplier_I.p[6]
.sym 63339 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 63341 bf_stage3_6_7.twid_mult.multiplier_Z.p[14]
.sym 63344 bf_stage3_6_7.twid_mult.multiplier_Z.p[13]
.sym 63350 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63354 bf_stage3_6_7.twid_mult.multiplier_Z.t[14]
.sym 63356 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63359 bf_stage3_6_7.twid_mult.multiplier_Z.t[13]
.sym 63366 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 63394 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63396 bf_stage3_6_7.twid_mult.multiplier_Z.p[14]
.sym 63397 bf_stage3_6_7.twid_mult.multiplier_Z.t[14]
.sym 63400 bf_stage3_6_7.twid_mult.multiplier_Z.p[13]
.sym 63402 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63403 bf_stage3_6_7.twid_mult.multiplier_Z.t[13]
.sym 63412 bf_stage3_6_7.twid_mult.multiplier_Z.p[13]
.sym 63413 bf_stage3_6_7.twid_mult.multiplier_Z.t[13]
.sym 63414 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63416 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 63417 CLK$SB_IO_IN_$glb_clk
.sym 63418 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 63419 bf_stage3_4_5.twid_mult.multiplier_I.t[6]
.sym 63420 bf_stage3_4_5.twid_mult.multiplier_I.t[7]
.sym 63421 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 63422 bf_stage3_4_5.twid_mult.multiplier_I.t[9]
.sym 63423 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1[1]
.sym 63424 bf_stage3_4_5.twid_mult.multiplier_I.t[8]
.sym 63425 bf_stage3_4_5.twid_mult.multiplier_I.t[5]
.sym 63426 bf_stage3_4_5.twid_mult.multiplier_I.t[4]
.sym 63431 bf_stage3_4_5.twid_mult.multiplier_I.p[11]
.sym 63432 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 63433 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 63435 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 63436 bf_stage3_6_7.twid_mult.multiplier_Z.p[1]
.sym 63438 bf_stage3_6_7.twid_mult.multiplier_Z.p[3]
.sym 63440 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 63441 bf_stage3_6_7.twid_mult.multiplier_Z.p[14]
.sym 63446 bf_stage3_6_7.twid_mult.multiplier_Z.t[12]
.sym 63449 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 63450 bf_stage3_6_7.twid_mult.multiplier_Z.t[2]
.sym 63452 bf_stage3_6_7.twid_mult.multiplier_Z.t[0]
.sym 63462 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 63463 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 63466 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 63468 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 63475 bf_stage3_6_7.w_e_im[3]
.sym 63478 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[6]
.sym 63479 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[2]
.sym 63480 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[0]
.sym 63484 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[4]
.sym 63487 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 63488 bf_stage3_6_7.w_e_im[1]
.sym 63490 bf_stage3_6_7.w_e_im[5]
.sym 63496 bf_stage3_6_7.w_e_im[5]
.sym 63506 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 63512 bf_stage3_6_7.w_e_im[3]
.sym 63518 bf_stage3_6_7.w_e_im[1]
.sym 63523 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[2]
.sym 63524 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 63525 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 63526 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[6]
.sym 63535 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 63536 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[0]
.sym 63537 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[4]
.sym 63538 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 63539 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 63540 CLK$SB_IO_IN_$glb_clk
.sym 63543 bf_stage3_6_7.twid_mult.multiplier_R.count[1]
.sym 63544 bf_stage3_6_7.twid_mult.multiplier_R.count[2]
.sym 63545 bf_stage3_6_7.twid_mult.multiplier_R.count[3]
.sym 63546 bf_stage3_6_7.twid_mult.multiplier_R.count[4]
.sym 63547 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I0[0]
.sym 63548 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I0_SB_LUT4_O_I2[2]
.sym 63549 bf_stage3_6_7.twid_mult.multiplier_Z.t[5]
.sym 63557 bf_stage3_4_5.twid_mult.multiplier_I.t[9]
.sym 63559 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 63564 bf_stage3_4_5.twid_mult.multiplier_I.t[3]
.sym 63568 bf_stage3_6_7.twid_mult.multiplier_Z.t[3]
.sym 63572 bf_stage3_4_5.twid_mult.multiplier_I.t[8]
.sym 63574 bf_stage3_4_5.twid_mult.multiplier_I.t[5]
.sym 63576 bf_stage3_6_7.w_e_re[4]
.sym 63583 bf_stage3_6_7.twid_mult.multiplier_Z.t[10]
.sym 63585 bf_stage3_6_7.twid_mult.w_neg_y[2]
.sym 63586 bf_stage3_6_7.twid_mult.multiplier_Z.t[9]
.sym 63588 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 63590 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 63592 bf_stage3_6_7.twid_mult.multiplier_Z.t[11]
.sym 63594 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 63595 bf_stage3_6_7.w_e_re[3]
.sym 63596 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 63599 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 63601 bf_stage3_6_7.twid_mult.multiplier_R.count[2]
.sym 63602 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 63603 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[3]
.sym 63609 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 63610 bf_stage3_6_7.twid_mult.multiplier_Z.t[13]
.sym 63613 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 63614 bf_stage3_6_7.twid_mult.multiplier_Z.t[12]
.sym 63616 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 63617 bf_stage3_6_7.twid_mult.multiplier_Z.t[9]
.sym 63618 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 63619 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 63622 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 63623 bf_stage3_6_7.twid_mult.multiplier_Z.t[10]
.sym 63624 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 63625 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 63629 bf_stage3_6_7.w_e_re[3]
.sym 63630 bf_stage3_6_7.twid_mult.w_neg_y[2]
.sym 63631 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 63634 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 63635 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 63636 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 63637 bf_stage3_6_7.twid_mult.multiplier_Z.t[12]
.sym 63640 bf_stage3_6_7.twid_mult.multiplier_Z.t[13]
.sym 63641 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 63642 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 63643 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 63646 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 63648 bf_stage3_6_7.w_e_re[3]
.sym 63649 bf_stage3_6_7.twid_mult.w_neg_y[2]
.sym 63652 bf_stage3_6_7.twid_mult.multiplier_R.count[2]
.sym 63653 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 63654 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[3]
.sym 63655 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 63658 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 63659 bf_stage3_6_7.twid_mult.multiplier_Z.t[11]
.sym 63660 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 63661 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 63662 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 63663 CLK$SB_IO_IN_$glb_clk
.sym 63665 bf_stage3_6_7.twid_mult.multiplier_Z.t[7]
.sym 63666 bf_stage3_6_7.twid_mult.multiplier_Z.t[1]
.sym 63667 bf_stage3_6_7.twid_mult.multiplier_Z.t[4]
.sym 63668 bf_stage3_6_7.twid_mult.multiplier_Z.t[2]
.sym 63669 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63670 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63671 bf_stage3_6_7.twid_mult.multiplier_Z.t[6]
.sym 63672 bf_stage3_6_7.twid_mult.multiplier_Z.t[3]
.sym 63677 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 63679 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 63680 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 63681 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 63682 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 63685 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 63689 bf_stage3_6_7.twid_mult.multiplier_R.count[2]
.sym 63693 bf_stage3_4_5.twid_mult.multiplier_I.t[7]
.sym 63696 bf_stage3_4_5.twid_mult.multiplier_I.t[6]
.sym 63706 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 63708 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 63709 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 63711 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 63714 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 63716 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 63720 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 63722 bf_stage3_6_7.twid_mult.multiplier_Z.t[7]
.sym 63724 bf_stage3_6_7.twid_mult.multiplier_Z.t[8]
.sym 63728 bf_stage3_6_7.twid_mult.w_neg_y[6]
.sym 63729 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 63730 bf_stage3_6_7.w_e_re[7]
.sym 63732 bf_stage3_6_7.twid_mult.multiplier_Z.t[4]
.sym 63733 bf_stage3_6_7.twid_mult.w_neg_y[3]
.sym 63734 bf_stage3_6_7.w_e_re[8]
.sym 63736 bf_stage3_6_7.w_e_re[4]
.sym 63737 bf_stage3_6_7.twid_mult.w_neg_y[7]
.sym 63740 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 63741 bf_stage3_6_7.twid_mult.w_neg_y[3]
.sym 63742 bf_stage3_6_7.w_e_re[4]
.sym 63745 bf_stage3_6_7.w_e_re[7]
.sym 63747 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 63748 bf_stage3_6_7.twid_mult.w_neg_y[6]
.sym 63751 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 63752 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 63753 bf_stage3_6_7.twid_mult.multiplier_Z.t[7]
.sym 63754 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 63757 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 63758 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 63759 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 63760 bf_stage3_6_7.twid_mult.multiplier_Z.t[8]
.sym 63764 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 63765 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 63766 bf_stage3_6_7.twid_mult.multiplier_Z.t[4]
.sym 63769 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 63771 bf_stage3_6_7.w_e_re[7]
.sym 63772 bf_stage3_6_7.twid_mult.w_neg_y[6]
.sym 63775 bf_stage3_6_7.twid_mult.w_neg_y[7]
.sym 63776 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 63778 bf_stage3_6_7.w_e_re[8]
.sym 63781 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 63783 bf_stage3_6_7.w_e_re[8]
.sym 63784 bf_stage3_6_7.twid_mult.w_neg_y[7]
.sym 63785 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 63786 CLK$SB_IO_IN_$glb_clk
.sym 63788 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 63789 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63790 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63791 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63792 bf_stage3_4_5.twid_mult.multiplier_I.p[6]
.sym 63793 bf_stage3_4_5.twid_mult.multiplier_I.p[7]
.sym 63794 bf_stage3_4_5.twid_mult.multiplier_I.p[8]
.sym 63795 bf_stage3_4_5.twid_mult.multiplier_I.p[4]
.sym 63796 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 63797 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 63801 bf_stage3_6_7.twid_mult.multiplier_Z.t[6]
.sym 63805 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 63806 bf_stage3_6_7.twid_mult.multiplier_Z.t[8]
.sym 63807 bf_stage3_6_7.twid_mult.multiplier_Z.t[7]
.sym 63808 bf_stage3_6_7.twid_mult.multiplier_Z.t[9]
.sym 63813 bf_stage3_4_5.twid_mult.multiplier_I.p[6]
.sym 63819 bf_stage3_4_5.twid_mult.multiplier_I.p[4]
.sym 63830 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[1]
.sym 63831 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[1]
.sym 63833 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 63834 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[0]
.sym 63835 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 63837 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[5]
.sym 63838 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[3]
.sym 63839 bf_stage3_6_7.twid_mult.multiplier_I.count[1]
.sym 63841 bf_stage3_6_7.twid_mult.multiplier_I.count[2]
.sym 63842 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[4]
.sym 63843 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[10]
.sym 63844 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[6]
.sym 63845 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[1]
.sym 63847 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[0]
.sym 63849 bf_stage3_6_7.twid_mult.multiplier_R.count[2]
.sym 63851 bf_stage3_6_7.w_e_re[4]
.sym 63852 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 63853 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[5]
.sym 63855 bf_stage3_6_7.w_e_re[3]
.sym 63856 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 63857 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[2]
.sym 63859 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[2]
.sym 63862 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 63863 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[0]
.sym 63864 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[4]
.sym 63865 bf_stage3_6_7.twid_mult.multiplier_I.count[2]
.sym 63869 bf_stage3_6_7.w_e_re[4]
.sym 63874 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 63875 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[5]
.sym 63876 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[1]
.sym 63877 bf_stage3_6_7.twid_mult.multiplier_I.count[2]
.sym 63880 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[5]
.sym 63881 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 63882 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[1]
.sym 63883 bf_stage3_6_7.twid_mult.multiplier_R.count[2]
.sym 63889 bf_stage3_6_7.w_e_re[3]
.sym 63892 bf_stage3_6_7.twid_mult.multiplier_I.count[1]
.sym 63893 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[0]
.sym 63894 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[2]
.sym 63895 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[1]
.sym 63898 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 63899 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 63900 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[6]
.sym 63901 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[2]
.sym 63904 bf_stage3_6_7.twid_mult.multiplier_I.count[2]
.sym 63905 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 63906 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[10]
.sym 63907 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[3]
.sym 63908 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 63909 CLK$SB_IO_IN_$glb_clk
.sym 63920 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 63925 bf_stage3_6_7.twid_mult.multiplier_I.count[1]
.sym 63929 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 63932 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 63934 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 64056 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 64599 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O
.sym 64623 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O
.sym 64627 bf_stage2_0_2.twid_mult.multiplier_I.count[2]
.sym 64628 bf_stage2_0_2.twid_mult.multiplier_I.count[3]
.sym 64629 bf_stage2_0_2.twid_mult.multiplier_I.count[4]
.sym 64630 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 64631 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_I3[2]
.sym 64632 bf_stage2_0_2.twid_mult.multiplier_I.count[1]
.sym 64647 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 64753 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 64754 spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 64755 spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 64756 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 64757 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 64758 spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 64759 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 64760 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 64763 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 64764 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 64774 bf_stage2_0_2.twid_mult.multiplier_I.count[0]
.sym 64779 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 64797 count_SB_DFFESR_Q_E
.sym 64801 w_tx_ready
.sym 64807 count_SB_DFFESR_Q_R
.sym 64809 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 64815 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 64816 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 64817 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 64834 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 64840 bf_stage3_0_1.twid_mult.multiplier_I.t[2]
.sym 64841 bf_stage3_0_1.twid_mult.multiplier_I.t[4]
.sym 64848 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 64849 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 64850 bf_stage3_0_1.twid_mult.multiplier_I.t[1]
.sym 64852 bf_stage3_0_1.twid_mult.multiplier_I.t[3]
.sym 64861 bf_stage3_0_1.twid_mult.multiplier_I.t[0]
.sym 64865 bf_stage3_0_1.twid_mult.multiplier_I.t[4]
.sym 64875 bf_stage3_0_1.twid_mult.multiplier_I.t[1]
.sym 64884 bf_stage3_0_1.twid_mult.multiplier_I.t[3]
.sym 64889 bf_stage3_0_1.twid_mult.multiplier_I.t[0]
.sym 64893 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 64900 bf_stage3_0_1.twid_mult.multiplier_I.t[2]
.sym 64909 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 64910 CLK$SB_IO_IN_$glb_clk
.sym 64911 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 64913 bf_stage3_2_3.twid_mult.multiplier_I.count[1]
.sym 64914 bf_stage3_2_3.twid_mult.multiplier_I.count[2]
.sym 64915 bf_stage3_2_3.twid_mult.multiplier_I.count[3]
.sym 64916 bf_stage3_2_3.twid_mult.multiplier_I.count[4]
.sym 64917 bf_stage3_2_3.twid_mult.multiplier_I.t[7]
.sym 64918 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 64926 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 64929 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 64930 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 64941 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 64944 stage_2_valid
.sym 64947 bf_stage3_2_3.twid_mult.multiplier_I.count[1]
.sym 64963 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 64964 count_SB_DFFESR_Q_E
.sym 64965 count[0]
.sym 64970 bf_stage3_2_3.twid_mult.multiplier_I.count[1]
.sym 64971 bf_stage3_2_3.twid_mult.multiplier_I.count[2]
.sym 64973 count_SB_DFFESR_Q_R
.sym 64975 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_1_I1[0]
.sym 64980 bf_stage3_2_3.twid_mult.multiplier_I.count[3]
.sym 64981 bf_stage3_2_3.twid_mult.multiplier_I.count[4]
.sym 64983 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 64999 bf_stage3_2_3.twid_mult.multiplier_I.count[4]
.sym 65000 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_1_I1[0]
.sym 65001 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 65004 bf_stage3_2_3.twid_mult.multiplier_I.count[4]
.sym 65005 bf_stage3_2_3.twid_mult.multiplier_I.count[3]
.sym 65013 count[0]
.sym 65022 bf_stage3_2_3.twid_mult.multiplier_I.count[2]
.sym 65023 bf_stage3_2_3.twid_mult.multiplier_I.count[1]
.sym 65024 bf_stage3_2_3.twid_mult.multiplier_I.count[3]
.sym 65025 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 65032 count_SB_DFFESR_Q_E
.sym 65033 CLK$SB_IO_IN_$glb_clk
.sym 65034 count_SB_DFFESR_Q_R
.sym 65035 bf_stage2_0_2.twid_mult.multiplier_R.p[9]
.sym 65036 bf_stage2_0_2.twid_mult.multiplier_R.p[14]
.sym 65038 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 65047 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 65049 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 65054 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 65056 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 65057 count[0]
.sym 65059 bf_stage3_2_3.twid_mult.multiplier_I.count[2]
.sym 65060 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 65062 spi_state[0]
.sym 65064 count[0]
.sym 65067 count_SB_DFFESR_Q_R
.sym 65070 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 65076 spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 65079 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 65080 spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 65081 spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 65090 spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 65092 read_data[2]
.sym 65094 w_tx_ready
.sym 65096 read_data[4]
.sym 65097 read_data[0]
.sym 65102 spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 65103 read_data[6]
.sym 65104 stage_2_valid
.sym 65111 read_data[2]
.sym 65115 spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 65116 spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 65117 spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 65121 read_data[6]
.sym 65133 spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 65135 spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 65136 spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 65139 read_data[0]
.sym 65145 read_data[4]
.sym 65151 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 65153 stage_2_valid
.sym 65155 w_tx_ready
.sym 65156 CLK$SB_IO_IN_$glb_clk
.sym 65158 bf_stage2_0_2.twid_mult.w_mult_i[4]
.sym 65159 bf_stage2_0_2.twid_mult.w_mult_i[3]
.sym 65160 count_SB_DFFESR_Q_R
.sym 65162 count_SB_DFFESR_Q_E
.sym 65163 bf_stage2_0_2.twid_mult.w_mult_i[6]
.sym 65164 bf_stage2_0_2.twid_mult.w_mult_i[5]
.sym 65165 bf_stage2_0_2.twid_mult.w_mult_i[2]
.sym 65176 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 65178 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 65182 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 65183 count_SB_DFFESR_Q_E
.sym 65185 bf_stage2_0_2.twid_mult.w_mult_i[6]
.sym 65199 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[1]
.sym 65200 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 65201 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[1]
.sym 65202 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[5]
.sym 65203 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[4]
.sym 65204 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[10]
.sym 65205 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[2]
.sym 65206 bf_stage3_2_3.w_e_re[1]
.sym 65207 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[6]
.sym 65210 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 65211 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 65212 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[10]
.sym 65213 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[3]
.sym 65214 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[2]
.sym 65217 bf_stage3_2_3.twid_mult.multiplier_I.count[1]
.sym 65219 bf_stage3_2_3.twid_mult.multiplier_I.count[2]
.sym 65220 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[2]
.sym 65221 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[0]
.sym 65222 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[0]
.sym 65226 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 65227 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[1]
.sym 65232 bf_stage3_2_3.twid_mult.multiplier_I.count[1]
.sym 65233 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[2]
.sym 65234 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[0]
.sym 65235 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[1]
.sym 65244 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[2]
.sym 65245 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 65246 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[1]
.sym 65247 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[10]
.sym 65250 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 65251 bf_stage3_2_3.twid_mult.multiplier_I.count[2]
.sym 65252 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[3]
.sym 65253 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[10]
.sym 65256 bf_stage3_2_3.twid_mult.multiplier_I.count[2]
.sym 65257 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[0]
.sym 65258 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[4]
.sym 65259 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 65262 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 65263 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[2]
.sym 65264 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[6]
.sym 65265 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 65268 bf_stage3_2_3.twid_mult.multiplier_I.count[2]
.sym 65269 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 65270 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[1]
.sym 65271 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[5]
.sym 65276 bf_stage3_2_3.w_e_re[1]
.sym 65278 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 65279 CLK$SB_IO_IN_$glb_clk
.sym 65281 bf_stage2_0_2.twid_mult.w_mult_r[9]
.sym 65282 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 65283 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 65284 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[0]
.sym 65285 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 65286 bf_stage2_0_2.twid_mult.w_mult_r[11]
.sym 65287 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 65288 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 65291 bf_stage2_0_2.twid_mult.w_neg_z[11]
.sym 65292 bf_stage3_0_1.twid_mult.w_mult_z[9]
.sym 65301 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 65305 count_SB_DFFESR_Q_R
.sym 65307 bf_stage3_2_3.w_e_re[5]
.sym 65310 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 65311 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 65312 bf_stage2_0_2.twid_mult.w_mult_z[14]
.sym 65313 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 65322 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 65323 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 65331 bf_stage3_2_3.w_e_re[6]
.sym 65332 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[0]
.sym 65333 bf_stage3_2_3.w_e_re[5]
.sym 65338 bf_stage3_2_3.w_e_re[4]
.sym 65340 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 65343 bf_stage3_2_3.w_e_re[7]
.sym 65348 bf_stage3_2_3.w_e_re[8]
.sym 65349 bf_stage3_2_3.w_e_re[2]
.sym 65352 bf_stage3_2_3.w_e_re[3]
.sym 65356 bf_stage3_2_3.w_e_re[7]
.sym 65361 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[0]
.sym 65362 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 65363 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 65367 bf_stage3_2_3.w_e_re[2]
.sym 65376 bf_stage3_2_3.w_e_re[6]
.sym 65381 bf_stage3_2_3.w_e_re[5]
.sym 65387 bf_stage3_2_3.w_e_re[8]
.sym 65391 bf_stage3_2_3.w_e_re[4]
.sym 65397 bf_stage3_2_3.w_e_re[3]
.sym 65401 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 65402 CLK$SB_IO_IN_$glb_clk
.sym 65404 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 65405 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 65406 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 65407 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65408 bf_stage3_0_1.twid_mult.multiplier_Z.t[4]
.sym 65409 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 65410 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 65411 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65413 spi_state[0]
.sym 65420 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 65422 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 65424 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 65428 bf_stage2_0_2.twid_mult.multiplier_I.p[3]
.sym 65429 bf_stage3_0_1.twid_mult.multiplier_Z.t[4]
.sym 65431 bf_stage2_0_2.twid_mult.w_mult_i[7]
.sym 65432 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65433 bf_stage2_0_2.twid_mult.w_neg_z[10]
.sym 65434 bf_stage2_0_2.twid_mult.w_mult_r[11]
.sym 65451 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 65459 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 65463 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 65467 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 65469 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 65470 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65471 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 65472 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 65476 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65477 $nextpnr_ICESTORM_LC_52$O
.sym 65479 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 65483 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 65485 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65487 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 65489 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 65492 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 65493 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 65495 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 65497 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 65499 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 65501 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 65503 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 65505 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 65507 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 65509 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65511 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 65513 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 65515 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 65517 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 65519 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 65521 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 65523 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 65527 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65528 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 65529 bf_stage2_0_2.twid_mult.multiplier_I.p[4]
.sym 65530 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 65531 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 65532 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65533 bf_stage2_0_2.twid_mult.multiplier_I.p[3]
.sym 65534 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65551 bf_stage2_0_2.twid_mult.w_mult_r[12]
.sym 65553 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 65555 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65556 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65557 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 65558 bf_stage2_0_2.twid_mult.w_neg_z[7]
.sym 65559 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65560 bf_stage2_0_2.twid_mult.w_neg_z[8]
.sym 65561 bf_stage3_0_1.twid_mult.w_neg_z[10]
.sym 65562 bf_stage2_0_2.twid_mult.w_neg_z[9]
.sym 65563 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 65572 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 65577 bf_stage3_2_3.w_neg_b_re[1]
.sym 65580 bf_stage2_0_2.twid_mult.w_mult_z[8]
.sym 65581 bf_stage2_0_2.twid_mult.w_mult_i[14]
.sym 65582 bf_stage2_0_2.twid_mult.w_mult_z[14]
.sym 65585 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 65588 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65590 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 65591 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 65593 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 65597 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65600 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 65603 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 65604 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 65606 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 65608 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 65610 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 65612 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 65614 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 65616 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 65618 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 65620 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 65622 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 65625 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65626 bf_stage2_0_2.twid_mult.w_mult_z[14]
.sym 65627 bf_stage2_0_2.twid_mult.w_mult_i[14]
.sym 65628 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 65631 bf_stage2_0_2.twid_mult.w_mult_z[8]
.sym 65632 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65633 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 65638 bf_stage2_0_2.twid_mult.w_mult_z[8]
.sym 65643 bf_stage2_0_2.twid_mult.w_mult_z[8]
.sym 65644 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65645 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 65646 bf_stage3_2_3.w_neg_b_re[1]
.sym 65650 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65651 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65652 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65653 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65654 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65655 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65656 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65657 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 65660 bf_stage3_0_1.twid_mult.w_mult_z[12]
.sym 65663 bf_stage2_0_2.twid_mult.w_mult_r[10]
.sym 65664 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 65665 bf_stage2_0_2.twid_mult.w_mult_r[8]
.sym 65667 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 65675 bf_stage2_0_2.twid_mult.w_neg_z[12]
.sym 65676 bf_stage3_0_1.twid_mult.w_mult_z[10]
.sym 65677 bf_stage2_0_2.twid_mult.w_neg_z[13]
.sym 65679 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 65680 bf_stage2_0_2.twid_mult.multiplier_I.p[9]
.sym 65691 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65692 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 65694 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65695 bf_stage2_0_2.twid_mult.w_mult_z[11]
.sym 65697 bf_stage3_2_3.twid_mult.multiplier_Z.t[3]
.sym 65698 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65700 bf_stage3_2_3.w_e_re[4]
.sym 65702 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 65703 bf_stage3_2_3.twid_mult.multiplier_Z.t[2]
.sym 65705 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65708 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65710 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65711 bf_stage3_2_3.twid_mult.w_neg_y[4]
.sym 65716 bf_stage3_2_3.w_e_re[5]
.sym 65718 bf_stage3_2_3.twid_mult.w_neg_y[3]
.sym 65720 bf_stage2_0_2.twid_mult.w_neg_z[8]
.sym 65726 bf_stage3_2_3.twid_mult.w_neg_y[3]
.sym 65727 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65730 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 65732 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65733 bf_stage3_2_3.twid_mult.multiplier_Z.t[3]
.sym 65736 bf_stage3_2_3.w_e_re[5]
.sym 65738 bf_stage3_2_3.twid_mult.w_neg_y[4]
.sym 65739 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65742 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 65743 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65744 bf_stage3_2_3.twid_mult.multiplier_Z.t[2]
.sym 65745 bf_stage3_2_3.w_e_re[4]
.sym 65750 bf_stage2_0_2.twid_mult.w_mult_z[11]
.sym 65754 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65756 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65757 bf_stage2_0_2.twid_mult.w_neg_z[8]
.sym 65760 bf_stage3_2_3.w_e_re[4]
.sym 65762 bf_stage3_2_3.twid_mult.w_neg_y[3]
.sym 65763 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65766 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65767 bf_stage3_2_3.twid_mult.w_neg_y[4]
.sym 65769 bf_stage3_2_3.w_e_re[5]
.sym 65770 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 65771 CLK$SB_IO_IN_$glb_clk
.sym 65773 bf_stage2_0_2.twid_mult.w_mult_i[8]
.sym 65774 bf_stage2_0_2.twid_mult.w_mult_i[11]
.sym 65775 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65776 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65777 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65778 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65779 bf_stage2_0_2.twid_mult.w_mult_i[12]
.sym 65780 bf_stage2_0_2.twid_mult.w_mult_i[9]
.sym 65788 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 65790 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 65794 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 65796 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65797 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 65798 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 65800 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 65802 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 65803 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 65804 bf_stage2_0_2.twid_mult.w_mult_z[14]
.sym 65806 bf_stage3_2_3.w_e_im[6]
.sym 65808 bf_stage2_0_2.twid_mult.w_mult_i[11]
.sym 65815 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65816 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 65817 bf_stage2_0_2.twid_mult.w_neg_z[9]
.sym 65820 bf_stage3_2_3.w_e_re[7]
.sym 65823 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 65824 bf_stage3_2_3.twid_mult.multiplier_Z.t[5]
.sym 65825 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65826 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65827 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 65828 bf_stage3_2_3.twid_mult.w_neg_y[6]
.sym 65829 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65830 bf_stage2_0_2.twid_mult.w_neg_z[8]
.sym 65831 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65832 bf_stage3_2_3.w_neg_b_im[1]
.sym 65835 bf_stage2_0_2.twid_mult.w_neg_z[12]
.sym 65836 bf_stage2_0_2.twid_mult.w_mult_i[12]
.sym 65837 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65845 bf_stage2_0_2.twid_mult.w_mult_i[9]
.sym 65848 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65849 bf_stage2_0_2.twid_mult.w_mult_i[9]
.sym 65850 bf_stage2_0_2.twid_mult.w_neg_z[9]
.sym 65853 bf_stage2_0_2.twid_mult.w_neg_z[12]
.sym 65855 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65856 bf_stage2_0_2.twid_mult.w_mult_i[12]
.sym 65859 bf_stage2_0_2.twid_mult.w_neg_z[8]
.sym 65860 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65861 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65865 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65866 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65868 bf_stage2_0_2.twid_mult.w_neg_z[8]
.sym 65871 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 65873 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65874 bf_stage3_2_3.twid_mult.multiplier_Z.t[5]
.sym 65877 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65879 bf_stage3_2_3.twid_mult.w_neg_y[6]
.sym 65880 bf_stage3_2_3.w_e_re[7]
.sym 65883 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 65885 bf_stage3_2_3.w_neg_b_im[1]
.sym 65889 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65890 bf_stage3_2_3.w_e_re[7]
.sym 65891 bf_stage3_2_3.twid_mult.w_neg_y[6]
.sym 65893 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 65894 CLK$SB_IO_IN_$glb_clk
.sym 65896 bf_stage3_2_3.twid_mult.multiplier_Z.t[7]
.sym 65897 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65898 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65899 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 65900 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65902 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 65903 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65918 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65921 bf_stage2_0_2.twid_mult.w_neg_z[10]
.sym 65923 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 65927 bf_stage2_0_2.twid_mult.w_mult_i[7]
.sym 65931 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 65937 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 65938 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 65939 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 65940 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 65941 bf_stage3_2_3.w_neg_b_im[4]
.sym 65942 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 65944 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65945 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65946 bf_stage3_2_3.w_neg_b_im[1]
.sym 65947 bf_stage3_2_3.w_neg_b_im[2]
.sym 65948 bf_stage3_2_3.w_neg_b_im[3]
.sym 65949 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65950 bf_stage3_2_3.w_neg_b_im[5]
.sym 65951 bf_stage3_2_3.w_neg_b_im[6]
.sym 65955 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65956 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65957 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65958 bf_stage2_0_2.twid_mult.w_neg_z[11]
.sym 65959 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65964 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 65968 bf_stage2_0_2.twid_mult.w_mult_i[11]
.sym 65970 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 65971 bf_stage3_2_3.w_neg_b_im[2]
.sym 65973 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 65976 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65977 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 65979 bf_stage3_2_3.w_neg_b_im[3]
.sym 65982 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65983 bf_stage3_2_3.w_neg_b_im[6]
.sym 65985 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65988 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65989 bf_stage3_2_3.w_neg_b_im[5]
.sym 65990 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 65994 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65995 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65996 bf_stage3_2_3.w_neg_b_im[4]
.sym 66000 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 66001 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 66003 bf_stage3_2_3.w_neg_b_im[1]
.sym 66006 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66007 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66008 bf_stage3_2_3.w_neg_b_im[3]
.sym 66012 bf_stage2_0_2.twid_mult.w_neg_z[11]
.sym 66013 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66015 bf_stage2_0_2.twid_mult.w_mult_i[11]
.sym 66020 bf_stage3_2_3.twid_mult.multiplier_R.count[1]
.sym 66021 bf_stage3_2_3.twid_mult.multiplier_R.count[2]
.sym 66022 bf_stage3_2_3.twid_mult.multiplier_R.count[3]
.sym 66023 bf_stage3_2_3.twid_mult.multiplier_R.count[4]
.sym 66024 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66026 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 66028 bf_stage2_0_2.twid_mult.multiplier_I.t[14]
.sym 66034 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 66037 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66038 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 66040 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66042 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 66043 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66045 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 66046 bf_stage3_0_1.twid_mult.w_neg_z[10]
.sym 66047 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 66049 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66053 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 66054 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 66060 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 66064 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 66069 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 66071 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 66072 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 66076 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 66078 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66086 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 66092 $nextpnr_ICESTORM_LC_38$O
.sym 66095 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 66098 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 66100 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66102 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 66104 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 66107 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 66108 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 66110 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 66113 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 66114 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 66116 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 66119 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 66120 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 66122 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 66124 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 66126 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 66128 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 66131 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 66132 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 66137 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 66138 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 66142 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66143 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 66144 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 66145 bf_stage2_0_2.twid_mult.w_mult_i[7]
.sym 66146 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 66147 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 66148 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I3[2]
.sym 66149 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0[0]
.sym 66150 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 66155 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 66156 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 66157 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 66159 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 66160 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 66162 bf_stage3_2_3.twid_mult.multiplier_R.p[6]
.sym 66164 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 66166 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 66168 bf_stage3_0_1.twid_mult.w_mult_z[10]
.sym 66172 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 66174 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 66176 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 66177 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 66183 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66185 bf_stage3_2_3.w_e_im[3]
.sym 66187 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 66188 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66197 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66198 bf_stage3_2_3.w_neg_b_im[7]
.sym 66201 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 66202 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66203 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66204 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 66205 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 66206 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 66207 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 66209 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 66216 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66218 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 66219 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 66222 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 66223 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 66224 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66225 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66231 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 66235 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 66240 bf_stage3_2_3.w_neg_b_im[7]
.sym 66241 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66243 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66246 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66247 bf_stage3_2_3.w_neg_b_im[7]
.sym 66248 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66253 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 66254 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66255 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 66259 bf_stage3_2_3.w_e_im[3]
.sym 66262 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 66263 CLK$SB_IO_IN_$glb_clk
.sym 66267 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 66271 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 66275 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 66277 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 66278 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66280 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 66282 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 66283 bf_stage2_0_2.twid_mult.w_mult_i[14]
.sym 66287 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 66289 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 66290 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 66291 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 66292 top_state[0]
.sym 66293 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 66294 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 66295 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 66296 write_en_SB_DFFE_Q_E[3]
.sym 66298 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 66299 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 66307 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 66308 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66309 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66311 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 66312 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66314 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]
.sym 66315 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 66316 bf_stage3_2_3.twid_mult.multiplier_I.p[7]
.sym 66317 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 66318 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 66319 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 66320 bf_stage3_2_3.twid_mult.multiplier_I.p[8]
.sym 66323 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 66326 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 66327 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66334 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 66337 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 66339 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66340 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66341 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 66342 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]
.sym 66347 bf_stage3_2_3.twid_mult.multiplier_I.p[8]
.sym 66351 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66352 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66353 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 66354 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]
.sym 66359 bf_stage3_2_3.twid_mult.multiplier_I.p[7]
.sym 66364 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 66365 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66366 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 66369 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 66370 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 66371 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 66372 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 66381 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 66382 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 66383 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 66384 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 66385 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 66386 CLK$SB_IO_IN_$glb_clk
.sym 66388 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 66389 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66390 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66391 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 66392 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 66393 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 66394 write_en
.sym 66395 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 66401 top_state[1]
.sym 66402 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66405 top_state[0]
.sym 66407 bf_stage3_2_3.twid_mult.multiplier_I.t[9]
.sym 66409 bf_stage3_2_3.twid_mult.multiplier_R.t[5]
.sym 66412 write_addr[0]
.sym 66415 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 66417 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 66420 bf_stage3_0_1.twid_mult.multiplier_Z.t[9]
.sym 66423 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 66429 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 66430 bf_stage3_2_3.twid_mult.w_mult_i[8]
.sym 66431 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 66433 bf_stage3_0_1.twid_mult.w_neg_z[9]
.sym 66434 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66436 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 66438 bf_stage3_2_3.twid_mult.w_mult_i[8]
.sym 66439 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66440 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 66441 write_addr[0]
.sym 66443 top_state[1]
.sym 66446 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 66447 bf_stage3_2_3.twid_mult.w_neg_z[8]
.sym 66448 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66449 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66450 PIN_20$SB_IO_OUT
.sym 66452 bf_stage3_0_1.twid_mult.w_mult_i[9]
.sym 66455 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66456 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 66457 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66458 top_state[0]
.sym 66460 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 66463 bf_stage3_2_3.twid_mult.w_mult_i[8]
.sym 66464 bf_stage3_2_3.twid_mult.w_neg_z[8]
.sym 66465 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66468 top_state[1]
.sym 66469 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 66470 PIN_20$SB_IO_OUT
.sym 66471 top_state[0]
.sym 66474 bf_stage3_0_1.twid_mult.w_neg_z[9]
.sym 66475 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66476 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 66477 bf_stage3_0_1.twid_mult.w_mult_i[9]
.sym 66480 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 66482 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66489 write_addr[0]
.sym 66492 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 66493 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 66494 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66495 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 66498 bf_stage3_2_3.twid_mult.w_neg_z[8]
.sym 66499 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66500 bf_stage3_2_3.twid_mult.w_mult_i[8]
.sym 66501 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66504 bf_stage3_0_1.twid_mult.w_mult_i[9]
.sym 66505 bf_stage3_0_1.twid_mult.w_neg_z[9]
.sym 66506 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66508 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 66509 CLK$SB_IO_IN_$glb_clk
.sym 66510 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66511 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66512 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66513 bf_stage3_0_1.twid_mult.multiplier_Z.p[11]
.sym 66515 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66516 bf_stage3_0_1.twid_mult.multiplier_Z.p[12]
.sym 66517 bf_stage3_0_1.twid_mult.multiplier_Z.p[10]
.sym 66518 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 66524 write_en
.sym 66531 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 66532 bf_stage3_2_3.twid_mult.w_mult_z[13]
.sym 66535 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66538 bf_stage3_0_1.twid_mult.w_neg_z[10]
.sym 66539 bf_stage3_0_1.twid_mult.w_mult_z[14]
.sym 66540 write_addr[0]
.sym 66541 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 66542 bf_stage3_0_1.twid_mult.multiplier_Z.t[12]
.sym 66543 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 66545 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66546 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 66552 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66554 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 66555 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 66556 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 66557 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 66558 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66559 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 66560 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66561 bf_stage3_2_3.twid_mult.w_neg_z[10]
.sym 66562 bf_stage3_0_1.twid_mult.w_neg_z[10]
.sym 66563 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 66564 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 66565 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 66566 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66567 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66570 bf_stage3_0_1.twid_mult.w_mult_i[10]
.sym 66571 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66572 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66573 bf_stage3_4_5.twid_mult.w_mult_z[9]
.sym 66574 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 66577 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 66578 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 66579 bf_stage3_0_1.twid_mult.multiplier_Z.p[9]
.sym 66580 bf_stage3_0_1.twid_mult.multiplier_Z.t[9]
.sym 66581 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 66585 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 66586 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 66587 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 66588 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 66592 bf_stage3_0_1.twid_mult.w_mult_i[10]
.sym 66593 bf_stage3_0_1.twid_mult.w_neg_z[10]
.sym 66594 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66597 bf_stage3_2_3.twid_mult.w_neg_z[10]
.sym 66598 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66599 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66600 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 66604 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66605 bf_stage3_0_1.twid_mult.multiplier_Z.t[9]
.sym 66606 bf_stage3_0_1.twid_mult.multiplier_Z.p[9]
.sym 66609 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 66610 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66611 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 66612 bf_stage3_4_5.twid_mult.w_mult_z[9]
.sym 66616 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66617 bf_stage3_0_1.twid_mult.multiplier_Z.t[9]
.sym 66618 bf_stage3_0_1.twid_mult.multiplier_Z.p[9]
.sym 66621 bf_stage3_0_1.twid_mult.w_mult_i[10]
.sym 66622 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 66623 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66624 bf_stage3_0_1.twid_mult.w_neg_z[10]
.sym 66627 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 66628 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66629 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 66630 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 66631 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 66632 CLK$SB_IO_IN_$glb_clk
.sym 66633 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 66634 bf_stage3_0_1.twid_mult.w_mult_z[14]
.sym 66635 bf_stage3_0_1.twid_mult.w_mult_z[13]
.sym 66636 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66639 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 66648 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 66652 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 66654 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 66656 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66658 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 66662 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66663 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66664 bf_stage3_0_1.twid_mult.w_mult_z[10]
.sym 66665 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 66666 write_addr[1]
.sym 66668 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 66677 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66678 bf_stage3_0_1.twid_mult.multiplier_Z.p[9]
.sym 66680 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66681 bf_stage3_0_1.twid_mult.multiplier_Z.p[10]
.sym 66685 bf_stage3_0_1.twid_mult.multiplier_Z.p[11]
.sym 66688 bf_stage3_0_1.twid_mult.multiplier_Z.p[12]
.sym 66692 bf_stage3_0_1.twid_mult.w_mult_z[13]
.sym 66696 bf_stage3_0_1.twid_mult.w_mult_z[11]
.sym 66702 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 66704 bf_stage3_0_1.twid_mult.w_mult_r[11]
.sym 66711 bf_stage3_0_1.twid_mult.multiplier_Z.p[9]
.sym 66720 bf_stage3_0_1.twid_mult.w_mult_r[11]
.sym 66722 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66723 bf_stage3_0_1.twid_mult.w_mult_z[11]
.sym 66729 bf_stage3_0_1.twid_mult.multiplier_Z.p[12]
.sym 66733 bf_stage3_0_1.twid_mult.w_mult_z[13]
.sym 66740 bf_stage3_0_1.twid_mult.multiplier_Z.p[11]
.sym 66744 bf_stage3_0_1.twid_mult.w_mult_r[11]
.sym 66745 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66746 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66747 bf_stage3_0_1.twid_mult.w_mult_z[11]
.sym 66751 bf_stage3_0_1.twid_mult.multiplier_Z.p[10]
.sym 66754 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 66755 CLK$SB_IO_IN_$glb_clk
.sym 66757 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66759 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66760 bf_stage3_0_1.twid_mult.multiplier_R.p[14]
.sym 66761 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 66762 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 66763 bf_stage3_0_1.twid_mult.multiplier_R.p[13]
.sym 66764 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 66774 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 66781 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 66782 bf_stage3_0_1.twid_mult.multiplier_R.t[12]
.sym 66783 bf_stage3_4_5.twid_mult.multiplier_I.p[8]
.sym 66787 bf_stage3_4_5.twid_mult.w_neg_z[9]
.sym 66788 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 66790 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 66791 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 66792 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 66798 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66799 bf_stage3_0_1.twid_mult.w_mult_z[13]
.sym 66800 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66801 bf_stage3_0_1.twid_mult.w_mult_z[12]
.sym 66803 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66804 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 66806 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66807 bf_stage3_0_1.twid_mult.w_mult_r[12]
.sym 66813 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 66815 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 66817 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 66820 bf_stage3_0_1.twid_mult.w_mult_r[13]
.sym 66823 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 66824 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 66825 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 66827 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 66828 bf_stage3_0_1.twid_mult.multiplier_R.p[13]
.sym 66829 bf_stage3_4_5.twid_mult.w_mult_r[9]
.sym 66832 bf_stage3_0_1.twid_mult.w_mult_z[13]
.sym 66833 bf_stage3_0_1.twid_mult.w_mult_r[13]
.sym 66834 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66839 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66840 bf_stage3_0_1.twid_mult.w_mult_r[13]
.sym 66843 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66844 bf_stage3_0_1.twid_mult.w_mult_z[13]
.sym 66845 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 66846 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 66849 bf_stage3_0_1.twid_mult.w_mult_z[12]
.sym 66850 bf_stage3_0_1.twid_mult.w_mult_r[12]
.sym 66851 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66852 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66855 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 66856 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 66857 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 66858 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 66861 bf_stage3_0_1.twid_mult.w_mult_z[12]
.sym 66862 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66864 bf_stage3_0_1.twid_mult.w_mult_r[12]
.sym 66868 bf_stage3_0_1.twid_mult.multiplier_R.p[13]
.sym 66874 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 66876 bf_stage3_4_5.twid_mult.w_mult_r[9]
.sym 66877 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 66878 CLK$SB_IO_IN_$glb_clk
.sym 66880 bf_stage3_0_1.twid_mult.multiplier_R.t[13]
.sym 66881 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 66883 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 66884 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 66885 bf_stage3_0_1.twid_mult.multiplier_R.t[14]
.sym 66886 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66891 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 66903 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66904 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 66914 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 66921 bf_stage3_0_1.twid_mult.multiplier_R.p[12]
.sym 66922 bf_stage3_4_5.twid_mult.w_neg_z[14]
.sym 66923 bf_stage3_4_5.twid_mult.w_mult_z[14]
.sym 66924 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66925 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66926 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66927 bf_stage3_4_5.twid_mult.w_mult_z[13]
.sym 66928 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 66929 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 66930 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 66932 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 66933 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66935 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66936 bf_stage3_4_5.twid_mult.w_mult_i[14]
.sym 66939 bf_stage3_4_5.twid_mult.w_mult_r[13]
.sym 66941 bf_stage3_4_5.twid_mult.w_mult_r[14]
.sym 66942 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 66943 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66945 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66948 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 66949 bf_stage3_0_1.twid_mult.multiplier_R.t[12]
.sym 66952 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 66954 bf_stage3_4_5.twid_mult.w_mult_z[14]
.sym 66955 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66956 bf_stage3_4_5.twid_mult.w_mult_r[14]
.sym 66957 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66961 bf_stage3_0_1.twid_mult.multiplier_R.p[12]
.sym 66966 bf_stage3_0_1.twid_mult.multiplier_R.p[12]
.sym 66967 bf_stage3_0_1.twid_mult.multiplier_R.t[12]
.sym 66968 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66972 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66973 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 66974 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 66978 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 66979 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 66980 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 66981 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66984 bf_stage3_4_5.twid_mult.w_neg_z[14]
.sym 66985 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66986 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 66987 bf_stage3_4_5.twid_mult.w_mult_i[14]
.sym 66990 bf_stage3_4_5.twid_mult.w_mult_r[13]
.sym 66991 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66992 bf_stage3_4_5.twid_mult.w_mult_z[13]
.sym 66996 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66997 bf_stage3_4_5.twid_mult.w_mult_r[13]
.sym 66998 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66999 bf_stage3_4_5.twid_mult.w_mult_z[13]
.sym 67000 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 67001 CLK$SB_IO_IN_$glb_clk
.sym 67003 bf_stage3_4_5.twid_mult.w_mult_i[10]
.sym 67004 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 67005 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 67007 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 67009 bf_stage3_4_5.twid_mult.w_mult_i[13]
.sym 67010 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 67017 bf_stage3_4_5.twid_mult.w_mult_z[14]
.sym 67022 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 67023 bf_stage3_4_5.twid_mult.w_mult_z[13]
.sym 67024 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 67026 bf_stage3_4_5.twid_mult.w_neg_z[14]
.sym 67028 bf_stage3_4_5.twid_mult.multiplier_I.p[10]
.sym 67031 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 67033 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 67034 bf_stage3_4_5.twid_mult.multiplier_I.p[12]
.sym 67038 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 67048 bf_stage3_4_5.twid_mult.multiplier_I.p[14]
.sym 67050 bf_stage3_4_5.twid_mult.w_mult_i[12]
.sym 67052 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 67055 bf_stage3_4_5.twid_mult.multiplier_I.p[8]
.sym 67058 bf_stage3_4_5.twid_mult.multiplier_I.p[12]
.sym 67059 bf_stage3_4_5.twid_mult.w_neg_z[9]
.sym 67061 bf_stage3_4_5.twid_mult.w_mult_i[9]
.sym 67062 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 67064 bf_stage3_4_5.twid_mult.w_neg_z[12]
.sym 67069 bf_stage3_4_5.twid_mult.w_mult_i[9]
.sym 67072 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 67074 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 67077 bf_stage3_4_5.twid_mult.w_neg_z[9]
.sym 67078 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 67080 bf_stage3_4_5.twid_mult.w_mult_i[9]
.sym 67083 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 67084 bf_stage3_4_5.twid_mult.w_mult_i[12]
.sym 67085 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 67086 bf_stage3_4_5.twid_mult.w_neg_z[12]
.sym 67095 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 67096 bf_stage3_4_5.twid_mult.w_neg_z[9]
.sym 67097 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 67098 bf_stage3_4_5.twid_mult.w_mult_i[9]
.sym 67101 bf_stage3_4_5.twid_mult.w_mult_i[12]
.sym 67102 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 67103 bf_stage3_4_5.twid_mult.w_neg_z[12]
.sym 67108 bf_stage3_4_5.twid_mult.multiplier_I.p[8]
.sym 67114 bf_stage3_4_5.twid_mult.multiplier_I.p[12]
.sym 67122 bf_stage3_4_5.twid_mult.multiplier_I.p[14]
.sym 67123 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 67124 CLK$SB_IO_IN_$glb_clk
.sym 67126 bf_stage3_4_5.twid_mult.w_mult_i[11]
.sym 67127 bf_stage3_4_5.twid_mult.w_mult_i[9]
.sym 67138 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 67150 bf_stage3_4_5.twid_mult.w_neg_z[12]
.sym 67151 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 67152 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 67159 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 67160 bf_stage3_6_7.twid_mult.multiplier_Z.p[0]
.sym 67161 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 67169 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 67171 bf_stage3_4_5.twid_mult.multiplier_R.p[12]
.sym 67173 bf_stage3_4_5.twid_mult.multiplier_R.p[13]
.sym 67175 bf_stage3_4_5.twid_mult.multiplier_R.p[9]
.sym 67180 bf_stage3_4_5.twid_mult.multiplier_R.p[14]
.sym 67209 bf_stage3_4_5.twid_mult.multiplier_R.p[13]
.sym 67214 bf_stage3_4_5.twid_mult.multiplier_R.p[14]
.sym 67226 bf_stage3_4_5.twid_mult.multiplier_R.p[12]
.sym 67230 bf_stage3_4_5.twid_mult.multiplier_R.p[9]
.sym 67246 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 67247 CLK$SB_IO_IN_$glb_clk
.sym 67249 bf_stage3_4_5.twid_mult.multiplier_I.p[10]
.sym 67252 bf_stage3_4_5.twid_mult.multiplier_I.p[12]
.sym 67255 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67270 bf_stage3_6_7.twid_mult.multiplier_Z.p[13]
.sym 67274 bf_stage3_4_5.twid_mult.multiplier_I.p[8]
.sym 67275 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 67278 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 67296 bf_stage3_4_5.twid_mult.multiplier_R.p[13]
.sym 67299 bf_stage3_4_5.twid_mult.multiplier_R.t[14]
.sym 67301 bf_stage3_4_5.twid_mult.multiplier_R.t[13]
.sym 67303 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 67307 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67308 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 67311 bf_stage3_4_5.twid_mult.multiplier_R.p[14]
.sym 67320 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67330 bf_stage3_4_5.twid_mult.multiplier_R.p[13]
.sym 67331 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67332 bf_stage3_4_5.twid_mult.multiplier_R.t[13]
.sym 67353 bf_stage3_4_5.twid_mult.multiplier_R.p[14]
.sym 67355 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67356 bf_stage3_4_5.twid_mult.multiplier_R.t[14]
.sym 67359 bf_stage3_4_5.twid_mult.multiplier_R.t[13]
.sym 67360 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67361 bf_stage3_4_5.twid_mult.multiplier_R.p[13]
.sym 67369 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 67370 CLK$SB_IO_IN_$glb_clk
.sym 67371 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 67372 bf_stage3_6_7.twid_mult.multiplier_Z.p[11]
.sym 67373 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 67374 bf_stage3_6_7.twid_mult.multiplier_Z.p[12]
.sym 67375 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67376 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 67377 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67378 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67379 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67389 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 67396 bf_stage3_0_1.twid_mult.multiplier_R.state[0]
.sym 67397 bf_stage3_6_7.twid_mult.multiplier_Z.t[12]
.sym 67398 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 67401 bf_stage3_6_7.twid_mult.multiplier_Z.t[11]
.sym 67402 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 67403 bf_stage3_4_5.twid_mult.multiplier_I.p[7]
.sym 67404 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 67407 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 67414 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67415 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 67418 bf_stage3_6_7.twid_mult.multiplier_Z.p[0]
.sym 67419 bf_stage3_6_7.twid_mult.multiplier_Z.p[2]
.sym 67421 bf_stage3_6_7.twid_mult.multiplier_Z.t[3]
.sym 67426 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 67428 bf_stage3_6_7.twid_mult.multiplier_Z.p[1]
.sym 67429 bf_stage3_6_7.twid_mult.multiplier_Z.p[3]
.sym 67434 bf_stage3_6_7.twid_mult.multiplier_Z.t[0]
.sym 67435 bf_stage3_6_7.twid_mult.multiplier_Z.t[1]
.sym 67436 bf_stage3_6_7.twid_mult.multiplier_Z.t[12]
.sym 67439 bf_stage3_6_7.twid_mult.multiplier_Z.p[12]
.sym 67440 bf_stage3_6_7.twid_mult.multiplier_Z.t[2]
.sym 67441 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67444 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67446 bf_stage3_6_7.twid_mult.multiplier_Z.p[3]
.sym 67447 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67449 bf_stage3_6_7.twid_mult.multiplier_Z.t[3]
.sym 67453 bf_stage3_6_7.twid_mult.multiplier_Z.p[2]
.sym 67454 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67455 bf_stage3_6_7.twid_mult.multiplier_Z.t[2]
.sym 67459 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67460 bf_stage3_6_7.twid_mult.multiplier_Z.p[3]
.sym 67461 bf_stage3_6_7.twid_mult.multiplier_Z.t[3]
.sym 67464 bf_stage3_6_7.twid_mult.multiplier_Z.t[12]
.sym 67466 bf_stage3_6_7.twid_mult.multiplier_Z.p[12]
.sym 67467 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67470 bf_stage3_6_7.twid_mult.multiplier_Z.t[1]
.sym 67471 bf_stage3_6_7.twid_mult.multiplier_Z.t[0]
.sym 67472 bf_stage3_6_7.twid_mult.multiplier_Z.p[1]
.sym 67473 bf_stage3_6_7.twid_mult.multiplier_Z.p[0]
.sym 67476 bf_stage3_6_7.twid_mult.multiplier_Z.t[0]
.sym 67478 bf_stage3_6_7.twid_mult.multiplier_Z.p[0]
.sym 67482 bf_stage3_6_7.twid_mult.multiplier_Z.p[2]
.sym 67483 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67484 bf_stage3_6_7.twid_mult.multiplier_Z.t[2]
.sym 67488 bf_stage3_6_7.twid_mult.multiplier_Z.p[0]
.sym 67489 bf_stage3_6_7.twid_mult.multiplier_Z.p[1]
.sym 67490 bf_stage3_6_7.twid_mult.multiplier_Z.t[0]
.sym 67491 bf_stage3_6_7.twid_mult.multiplier_Z.t[1]
.sym 67492 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 67493 CLK$SB_IO_IN_$glb_clk
.sym 67494 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 67495 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67496 bf_stage3_6_7.twid_mult.multiplier_Z.p[5]
.sym 67497 bf_stage3_6_7.twid_mult.multiplier_Z.p[10]
.sym 67498 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67499 bf_stage3_6_7.twid_mult.multiplier_Z.p[4]
.sym 67500 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67501 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 67502 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 67517 bf_stage3_6_7.twid_mult.multiplier_Z.t[3]
.sym 67521 bf_stage3_6_7.twid_mult.multiplier_Z.t[1]
.sym 67523 bf_stage3_6_7.twid_mult.multiplier_Z.t[4]
.sym 67524 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 67528 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 67529 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67539 bf_stage3_6_7.twid_mult.multiplier_R.count[3]
.sym 67540 bf_stage3_6_7.twid_mult.multiplier_R.count[4]
.sym 67541 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 67545 bf_stage3_6_7.twid_mult.multiplier_R.count[1]
.sym 67547 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 67548 bf_stage3_6_7.twid_mult.multiplier_R.count[4]
.sym 67549 bf_stage3_4_5.twid_mult.multiplier_I.t[3]
.sym 67551 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 67552 bf_stage3_4_5.twid_mult.multiplier_I.t[6]
.sym 67554 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 67557 bf_stage3_4_5.twid_mult.multiplier_I.t[8]
.sym 67558 bf_stage3_4_5.twid_mult.multiplier_I.t[5]
.sym 67559 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 67561 bf_stage3_4_5.twid_mult.multiplier_I.t[7]
.sym 67565 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 67567 bf_stage3_4_5.twid_mult.multiplier_I.t[4]
.sym 67571 bf_stage3_4_5.twid_mult.multiplier_I.t[5]
.sym 67576 bf_stage3_4_5.twid_mult.multiplier_I.t[6]
.sym 67581 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 67582 bf_stage3_6_7.twid_mult.multiplier_R.count[4]
.sym 67583 bf_stage3_6_7.twid_mult.multiplier_R.count[1]
.sym 67584 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 67587 bf_stage3_4_5.twid_mult.multiplier_I.t[8]
.sym 67593 bf_stage3_6_7.twid_mult.multiplier_R.count[4]
.sym 67594 bf_stage3_6_7.twid_mult.multiplier_R.count[3]
.sym 67595 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 67596 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 67600 bf_stage3_4_5.twid_mult.multiplier_I.t[7]
.sym 67607 bf_stage3_4_5.twid_mult.multiplier_I.t[4]
.sym 67614 bf_stage3_4_5.twid_mult.multiplier_I.t[3]
.sym 67615 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 67616 CLK$SB_IO_IN_$glb_clk
.sym 67617 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 67619 bf_stage3_0_1.twid_mult.multiplier_R.count[1]
.sym 67620 bf_stage3_0_1.twid_mult.multiplier_R.count[2]
.sym 67621 bf_stage3_0_1.twid_mult.multiplier_R.count[3]
.sym 67622 bf_stage3_0_1.twid_mult.multiplier_R.count[4]
.sym 67623 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 67624 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_I3[2]
.sym 67625 bf_stage3_0_1.twid_mult.multiplier_R.count[0]
.sym 67630 bf_stage3_4_5.twid_mult.multiplier_I.t[6]
.sym 67635 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 67640 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1[1]
.sym 67641 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 67644 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 67645 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 67648 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 67650 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 67653 bf_stage3_4_5.twid_mult.multiplier_I.t[4]
.sym 67660 bf_stage3_6_7.twid_mult.multiplier_R.count[1]
.sym 67662 bf_stage3_6_7.twid_mult.multiplier_R.count[3]
.sym 67663 bf_stage3_6_7.twid_mult.multiplier_R.count[4]
.sym 67665 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I0_SB_LUT4_O_I2[2]
.sym 67670 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 67672 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 67673 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 67674 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 67677 bf_stage3_6_7.twid_mult.multiplier_R.count[2]
.sym 67679 bf_stage3_6_7.twid_mult.multiplier_Z.t[5]
.sym 67691 $nextpnr_ICESTORM_LC_75$O
.sym 67693 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 67697 bf_stage3_6_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 67700 bf_stage3_6_7.twid_mult.multiplier_R.count[1]
.sym 67701 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 67703 bf_stage3_6_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 67706 bf_stage3_6_7.twid_mult.multiplier_R.count[2]
.sym 67707 bf_stage3_6_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 67709 bf_stage3_6_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 67712 bf_stage3_6_7.twid_mult.multiplier_R.count[3]
.sym 67713 bf_stage3_6_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 67718 bf_stage3_6_7.twid_mult.multiplier_R.count[4]
.sym 67719 bf_stage3_6_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 67722 bf_stage3_6_7.twid_mult.multiplier_R.count[1]
.sym 67723 bf_stage3_6_7.twid_mult.multiplier_R.count[4]
.sym 67724 bf_stage3_6_7.twid_mult.multiplier_R.count[3]
.sym 67725 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I0_SB_LUT4_O_I2[2]
.sym 67728 bf_stage3_6_7.twid_mult.multiplier_R.count[2]
.sym 67729 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 67737 bf_stage3_6_7.twid_mult.multiplier_Z.t[5]
.sym 67738 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 67739 CLK$SB_IO_IN_$glb_clk
.sym 67740 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 67742 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 67743 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 67744 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 67746 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 67747 bf_stage3_6_7.twid_mult.multiplier_I.state[0]
.sym 67748 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 67750 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 67755 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I0[0]
.sym 67766 bf_stage3_4_5.twid_mult.multiplier_I.p[8]
.sym 67771 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 67782 bf_stage3_4_5.twid_mult.multiplier_I.p[5]
.sym 67783 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67784 bf_stage3_4_5.twid_mult.multiplier_I.t[8]
.sym 67785 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 67786 bf_stage3_4_5.twid_mult.multiplier_I.t[5]
.sym 67788 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 67790 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 67791 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 67792 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67793 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 67794 bf_stage3_6_7.twid_mult.multiplier_Z.t[5]
.sym 67796 bf_stage3_4_5.twid_mult.multiplier_I.p[8]
.sym 67798 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 67799 bf_stage3_6_7.twid_mult.multiplier_Z.t[1]
.sym 67802 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 67804 bf_stage3_6_7.twid_mult.multiplier_Z.t[6]
.sym 67805 bf_stage3_6_7.twid_mult.multiplier_Z.t[3]
.sym 67808 bf_stage3_6_7.twid_mult.multiplier_Z.t[0]
.sym 67809 bf_stage3_6_7.twid_mult.multiplier_Z.t[2]
.sym 67811 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 67815 bf_stage3_6_7.twid_mult.multiplier_Z.t[6]
.sym 67816 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 67817 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 67821 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 67823 bf_stage3_6_7.twid_mult.multiplier_Z.t[0]
.sym 67824 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 67827 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 67828 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 67830 bf_stage3_6_7.twid_mult.multiplier_Z.t[3]
.sym 67833 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 67835 bf_stage3_6_7.twid_mult.multiplier_Z.t[1]
.sym 67836 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 67839 bf_stage3_4_5.twid_mult.multiplier_I.t[5]
.sym 67840 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67841 bf_stage3_4_5.twid_mult.multiplier_I.p[5]
.sym 67845 bf_stage3_4_5.twid_mult.multiplier_I.p[8]
.sym 67846 bf_stage3_4_5.twid_mult.multiplier_I.t[8]
.sym 67847 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67851 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 67852 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 67854 bf_stage3_6_7.twid_mult.multiplier_Z.t[5]
.sym 67857 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 67859 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 67860 bf_stage3_6_7.twid_mult.multiplier_Z.t[2]
.sym 67861 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 67862 CLK$SB_IO_IN_$glb_clk
.sym 67865 bf_stage3_6_7.twid_mult.multiplier_I.count[1]
.sym 67866 bf_stage3_6_7.twid_mult.multiplier_I.count[2]
.sym 67867 bf_stage3_6_7.twid_mult.multiplier_I.count[3]
.sym 67868 bf_stage3_6_7.twid_mult.multiplier_I.count[4]
.sym 67869 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_I1[0]
.sym 67870 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 67871 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[2]
.sym 67876 bf_stage3_4_5.twid_mult.multiplier_I.p[5]
.sym 67878 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67881 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 67885 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 67888 bf_stage3_0_1.twid_mult.multiplier_R.state[0]
.sym 67890 bf_stage3_4_5.twid_mult.multiplier_I.p[7]
.sym 67895 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 67896 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 67907 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 67908 bf_stage3_4_5.twid_mult.multiplier_I.t[6]
.sym 67909 bf_stage3_4_5.twid_mult.multiplier_I.p[6]
.sym 67910 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[1]
.sym 67911 bf_stage3_6_7.twid_mult.multiplier_I.state[0]
.sym 67912 bf_stage3_4_5.twid_mult.multiplier_I.p[4]
.sym 67913 bf_stage3_4_5.twid_mult.multiplier_I.t[7]
.sym 67915 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67917 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67918 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 67920 bf_stage3_4_5.twid_mult.multiplier_I.t[8]
.sym 67923 bf_stage3_4_5.twid_mult.multiplier_I.t[4]
.sym 67925 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[10]
.sym 67928 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[2]
.sym 67931 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67932 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67934 bf_stage3_4_5.twid_mult.multiplier_I.p[7]
.sym 67935 bf_stage3_4_5.twid_mult.multiplier_I.p[8]
.sym 67938 bf_stage3_6_7.twid_mult.multiplier_I.state[0]
.sym 67939 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[1]
.sym 67940 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[10]
.sym 67941 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[2]
.sym 67944 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67945 bf_stage3_4_5.twid_mult.multiplier_I.t[4]
.sym 67946 bf_stage3_4_5.twid_mult.multiplier_I.p[4]
.sym 67950 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67951 bf_stage3_4_5.twid_mult.multiplier_I.t[7]
.sym 67952 bf_stage3_4_5.twid_mult.multiplier_I.p[7]
.sym 67956 bf_stage3_4_5.twid_mult.multiplier_I.t[6]
.sym 67958 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67959 bf_stage3_4_5.twid_mult.multiplier_I.p[6]
.sym 67963 bf_stage3_4_5.twid_mult.multiplier_I.t[6]
.sym 67964 bf_stage3_4_5.twid_mult.multiplier_I.p[6]
.sym 67965 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67969 bf_stage3_4_5.twid_mult.multiplier_I.p[7]
.sym 67970 bf_stage3_4_5.twid_mult.multiplier_I.t[7]
.sym 67971 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67974 bf_stage3_4_5.twid_mult.multiplier_I.t[8]
.sym 67975 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67977 bf_stage3_4_5.twid_mult.multiplier_I.p[8]
.sym 67980 bf_stage3_4_5.twid_mult.multiplier_I.p[4]
.sym 67982 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67983 bf_stage3_4_5.twid_mult.multiplier_I.t[4]
.sym 67984 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 67985 CLK$SB_IO_IN_$glb_clk
.sym 67986 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 67987 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 67993 bf_stage3_0_1.twid_mult.multiplier_R.state[0]
.sym 68008 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 68020 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68367 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68646 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68659 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68672 CLK$SB_IO_IN
.sym 68676 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 68696 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 68702 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 68704 bf_stage2_0_2.twid_mult.multiplier_I.state[0]
.sym 68705 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 68706 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 68708 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 68709 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 68712 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 68746 bf_stage2_0_2.twid_mult.multiplier_I.count[2]
.sym 68747 bf_stage2_0_2.twid_mult.multiplier_I.count[3]
.sym 68748 bf_stage2_0_2.twid_mult.multiplier_I.count[4]
.sym 68754 bf_stage2_0_2.twid_mult.multiplier_I.count[0]
.sym 68755 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 68757 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 68767 bf_stage2_0_2.twid_mult.multiplier_I.count[1]
.sym 68776 $nextpnr_ICESTORM_LC_21$O
.sym 68778 bf_stage2_0_2.twid_mult.multiplier_I.count[0]
.sym 68782 bf_stage2_0_2.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 68785 bf_stage2_0_2.twid_mult.multiplier_I.count[1]
.sym 68788 bf_stage2_0_2.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 68791 bf_stage2_0_2.twid_mult.multiplier_I.count[2]
.sym 68792 bf_stage2_0_2.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 68794 bf_stage2_0_2.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 68797 bf_stage2_0_2.twid_mult.multiplier_I.count[3]
.sym 68798 bf_stage2_0_2.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 68803 bf_stage2_0_2.twid_mult.multiplier_I.count[4]
.sym 68804 bf_stage2_0_2.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 68807 bf_stage2_0_2.twid_mult.multiplier_I.count[1]
.sym 68808 bf_stage2_0_2.twid_mult.multiplier_I.count[4]
.sym 68809 bf_stage2_0_2.twid_mult.multiplier_I.count[0]
.sym 68810 bf_stage2_0_2.twid_mult.multiplier_I.count[2]
.sym 68813 bf_stage2_0_2.twid_mult.multiplier_I.count[4]
.sym 68814 bf_stage2_0_2.twid_mult.multiplier_I.count[0]
.sym 68815 bf_stage2_0_2.twid_mult.multiplier_I.count[2]
.sym 68816 bf_stage2_0_2.twid_mult.multiplier_I.count[1]
.sym 68819 bf_stage2_0_2.twid_mult.multiplier_I.count[0]
.sym 68821 bf_stage2_0_2.twid_mult.multiplier_I.count[1]
.sym 68823 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 68824 CLK$SB_IO_IN_$glb_clk
.sym 68825 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 68832 bf_stage2_0_2.twid_mult.multiplier_Z.count[2]
.sym 68833 bf_stage2_0_2.twid_mult.multiplier_Z.count[3]
.sym 68834 bf_stage2_0_2.twid_mult.multiplier_Z.count[4]
.sym 68835 bf_stage2_0_2.twid_mult.multiplier_Z.count[1]
.sym 68837 bf_stage2_0_2.twid_mult.multiplier_Z.count[0]
.sym 68843 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 68844 $PACKER_VCC_NET
.sym 68845 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 68847 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 68868 read_data[1]
.sym 68871 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 68875 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 68876 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 68882 stage_1_valid
.sym 68886 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 68890 spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 68893 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 68896 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 68898 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 68907 read_data[5]
.sym 68909 read_data[3]
.sym 68910 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 68911 spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 68912 read_data[7]
.sym 68916 spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 68917 spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 68918 w_tx_ready
.sym 68919 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 68920 spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 68923 read_data[1]
.sym 68924 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 68925 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 68929 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 68931 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 68934 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 68940 spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 68942 spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 68943 spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 68947 read_data[5]
.sym 68954 read_data[1]
.sym 68960 read_data[7]
.sym 68964 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 68965 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 68966 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 68967 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 68973 read_data[3]
.sym 68976 spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 68977 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 68978 spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 68982 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 68983 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 68984 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 68985 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 68986 w_tx_ready
.sym 68987 CLK$SB_IO_IN_$glb_clk
.sym 68989 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 68990 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 68991 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I0_I3[3]
.sym 68993 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 68995 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 68996 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I0_O
.sym 68999 $PACKER_GND_NET
.sym 69001 read_data[5]
.sym 69003 read_data[3]
.sym 69007 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69008 read_data[7]
.sym 69009 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 69010 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 69011 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 69013 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 69014 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 69015 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69016 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 69017 bf_stage2_0_2.twid_mult.multiplier_I.p[6]
.sym 69019 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 69020 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I0_O
.sym 69022 $PACKER_VCC_NET
.sym 69031 bf_stage3_2_3.twid_mult.multiplier_I.count[1]
.sym 69032 bf_stage3_2_3.twid_mult.multiplier_I.count[2]
.sym 69033 bf_stage3_2_3.twid_mult.multiplier_I.count[3]
.sym 69035 bf_stage3_2_3.twid_mult.multiplier_I.t[6]
.sym 69036 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 69041 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 69042 bf_stage3_2_3.twid_mult.multiplier_I.count[4]
.sym 69059 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 69062 $nextpnr_ICESTORM_LC_48$O
.sym 69065 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 69068 bf_stage3_2_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 69071 bf_stage3_2_3.twid_mult.multiplier_I.count[1]
.sym 69072 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 69074 bf_stage3_2_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 69077 bf_stage3_2_3.twid_mult.multiplier_I.count[2]
.sym 69078 bf_stage3_2_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 69080 bf_stage3_2_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 69083 bf_stage3_2_3.twid_mult.multiplier_I.count[3]
.sym 69084 bf_stage3_2_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 69088 bf_stage3_2_3.twid_mult.multiplier_I.count[4]
.sym 69090 bf_stage3_2_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 69093 bf_stage3_2_3.twid_mult.multiplier_I.t[6]
.sym 69101 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 69109 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 69110 CLK$SB_IO_IN_$glb_clk
.sym 69111 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 69114 spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 69115 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69117 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 69118 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 69125 w_tx_ready
.sym 69126 bf_stage3_2_3.twid_mult.multiplier_I.t[7]
.sym 69128 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 69129 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 69131 bf_stage3_2_3.twid_mult.multiplier_I.t[6]
.sym 69138 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 69139 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 69140 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 69141 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 69143 bf_stage3_2_3.twid_mult.multiplier_I.t[7]
.sym 69144 bf_stage2_0_2.twid_mult.multiplier_R.p[9]
.sym 69145 spi_state[1]
.sym 69146 bf_stage2_0_2.twid_mult.multiplier_R.p[14]
.sym 69153 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69161 bf_stage2_0_2.twid_mult.multiplier_R.t[9]
.sym 69164 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 69166 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 69168 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 69169 bf_stage2_0_2.twid_mult.multiplier_R.t[14]
.sym 69170 bf_stage2_0_2.twid_mult.multiplier_R.p[14]
.sym 69171 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 69175 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69177 bf_stage2_0_2.twid_mult.multiplier_R.p[9]
.sym 69186 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69187 bf_stage2_0_2.twid_mult.multiplier_R.p[9]
.sym 69189 bf_stage2_0_2.twid_mult.multiplier_R.t[9]
.sym 69193 bf_stage2_0_2.twid_mult.multiplier_R.t[14]
.sym 69194 bf_stage2_0_2.twid_mult.multiplier_R.p[14]
.sym 69195 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69205 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 69207 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 69232 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 69233 CLK$SB_IO_IN_$glb_clk
.sym 69234 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 69235 bf_stage2_0_2.twid_mult.multiplier_R.t[14]
.sym 69239 bf_stage2_0_2.twid_mult.multiplier_R.t[13]
.sym 69240 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69241 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69242 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 69246 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 69247 bf_stage2_0_2.twid_mult.multiplier_R.t[9]
.sym 69248 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 69254 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 69255 stage_2_valid
.sym 69257 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69258 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_I2[0]
.sym 69261 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 69263 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 69265 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 69266 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 69269 PIN_20$SB_IO_OUT
.sym 69270 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 69282 bf_stage2_0_2.twid_mult.multiplier_I.p[3]
.sym 69283 spi_state[0]
.sym 69287 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 69289 bf_stage2_0_2.twid_mult.multiplier_I.p[6]
.sym 69292 bf_stage2_0_2.twid_mult.multiplier_I.p[5]
.sym 69300 bf_stage2_0_2.twid_mult.multiplier_I.p[4]
.sym 69304 bf_stage2_0_2.twid_mult.multiplier_I.p[2]
.sym 69305 spi_state[1]
.sym 69312 bf_stage2_0_2.twid_mult.multiplier_I.p[4]
.sym 69316 bf_stage2_0_2.twid_mult.multiplier_I.p[3]
.sym 69321 spi_state[1]
.sym 69324 spi_state[0]
.sym 69333 spi_state[1]
.sym 69340 bf_stage2_0_2.twid_mult.multiplier_I.p[6]
.sym 69345 bf_stage2_0_2.twid_mult.multiplier_I.p[5]
.sym 69351 bf_stage2_0_2.twid_mult.multiplier_I.p[2]
.sym 69355 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 69356 CLK$SB_IO_IN_$glb_clk
.sym 69358 bf_stage2_0_2.twid_mult.multiplier_I.p[5]
.sym 69359 bf_stage2_0_2.twid_mult.w_mult_r[12]
.sym 69362 bf_stage2_0_2.twid_mult.multiplier_I.p[2]
.sym 69364 bf_stage2_0_2.twid_mult.w_mult_r[14]
.sym 69365 bf_stage2_0_2.twid_mult.multiplier_R.p[11]
.sym 69371 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 69376 stage_2_valid
.sym 69378 bf_stage2_0_2.twid_mult.multiplier_I.p[3]
.sym 69379 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 69380 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 69383 bf_stage2_0_2.twid_mult.w_mult_z[2]
.sym 69386 bf_stage2_0_2.twid_mult.multiplier_I.p[4]
.sym 69387 bf_stage2_0_2.twid_mult.w_mult_z[9]
.sym 69392 bf_stage2_0_2.twid_mult.w_mult_z[10]
.sym 69399 bf_stage2_0_2.twid_mult.w_mult_z[2]
.sym 69400 bf_stage2_0_2.twid_mult.w_mult_i[3]
.sym 69403 bf_stage2_0_2.twid_mult.w_mult_z[9]
.sym 69405 bf_stage2_0_2.twid_mult.w_mult_i[5]
.sym 69406 bf_stage2_0_2.twid_mult.w_mult_i[2]
.sym 69407 bf_stage2_0_2.twid_mult.w_mult_i[4]
.sym 69408 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 69409 spi_state[0]
.sym 69410 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 69411 count[0]
.sym 69416 bf_stage2_0_2.twid_mult.multiplier_R.p[9]
.sym 69417 bf_stage2_0_2.twid_mult.w_neg_z[4]
.sym 69418 bf_stage2_0_2.twid_mult.w_neg_z[5]
.sym 69419 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 69424 bf_stage2_0_2.twid_mult.w_neg_z[3]
.sym 69425 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 69426 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 69430 bf_stage2_0_2.twid_mult.multiplier_R.p[11]
.sym 69435 bf_stage2_0_2.twid_mult.multiplier_R.p[9]
.sym 69440 bf_stage2_0_2.twid_mult.w_neg_z[5]
.sym 69441 bf_stage2_0_2.twid_mult.w_mult_i[5]
.sym 69444 bf_stage2_0_2.twid_mult.w_neg_z[3]
.sym 69445 bf_stage2_0_2.twid_mult.w_mult_i[3]
.sym 69446 bf_stage2_0_2.twid_mult.w_mult_z[2]
.sym 69447 bf_stage2_0_2.twid_mult.w_mult_i[2]
.sym 69450 count[0]
.sym 69451 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 69452 spi_state[0]
.sym 69453 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 69456 bf_stage2_0_2.twid_mult.w_mult_i[5]
.sym 69457 bf_stage2_0_2.twid_mult.w_neg_z[5]
.sym 69463 bf_stage2_0_2.twid_mult.multiplier_R.p[11]
.sym 69468 bf_stage2_0_2.twid_mult.w_mult_z[9]
.sym 69474 bf_stage2_0_2.twid_mult.w_mult_i[4]
.sym 69475 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 69476 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 69477 bf_stage2_0_2.twid_mult.w_neg_z[4]
.sym 69478 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 69479 CLK$SB_IO_IN_$glb_clk
.sym 69481 bf_stage2_0_2.twid_mult.multiplier_I.t[5]
.sym 69482 bf_stage2_0_2.twid_mult.multiplier_I.t[1]
.sym 69483 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69484 bf_stage2_0_2.twid_mult.multiplier_I.t[4]
.sym 69485 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69486 bf_stage2_0_2.twid_mult.multiplier_I.t[3]
.sym 69487 bf_stage2_0_2.twid_mult.multiplier_I.t[2]
.sym 69488 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69491 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 69497 spi_state[0]
.sym 69501 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[0]
.sym 69502 bf_stage2_0_2.twid_mult.w_mult_r[12]
.sym 69505 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 69506 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 69507 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 69508 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 69509 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 69512 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 69522 bf_stage2_0_2.twid_mult.w_mult_r[9]
.sym 69523 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 69526 bf_stage2_0_2.twid_mult.w_neg_z[6]
.sym 69529 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 69532 bf_stage2_0_2.twid_mult.w_mult_i[6]
.sym 69535 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 69537 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 69538 bf_stage2_0_2.twid_mult.w_mult_z[2]
.sym 69539 bf_stage2_0_2.twid_mult.w_mult_z[3]
.sym 69540 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 69542 bf_stage2_0_2.twid_mult.w_mult_z[4]
.sym 69545 bf_stage2_0_2.twid_mult.w_mult_z[6]
.sym 69548 bf_stage2_0_2.twid_mult.w_mult_z[9]
.sym 69552 bf_stage3_0_1.twid_mult.multiplier_Z.t[3]
.sym 69558 bf_stage2_0_2.twid_mult.w_mult_z[6]
.sym 69561 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 69562 bf_stage2_0_2.twid_mult.w_mult_r[9]
.sym 69563 bf_stage2_0_2.twid_mult.w_mult_z[9]
.sym 69567 bf_stage2_0_2.twid_mult.w_mult_z[2]
.sym 69573 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 69574 bf_stage2_0_2.twid_mult.w_mult_r[9]
.sym 69575 bf_stage2_0_2.twid_mult.w_mult_z[9]
.sym 69580 bf_stage3_0_1.twid_mult.multiplier_Z.t[3]
.sym 69585 bf_stage2_0_2.twid_mult.w_mult_i[6]
.sym 69586 bf_stage2_0_2.twid_mult.w_neg_z[6]
.sym 69587 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 69588 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 69591 bf_stage2_0_2.twid_mult.w_mult_z[4]
.sym 69599 bf_stage2_0_2.twid_mult.w_mult_z[3]
.sym 69601 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 69602 CLK$SB_IO_IN_$glb_clk
.sym 69603 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 69604 bf_stage2_0_2.twid_mult.w_mult_z[2]
.sym 69605 bf_stage2_0_2.twid_mult.w_mult_z[3]
.sym 69606 bf_stage2_0_2.twid_mult.w_mult_z[9]
.sym 69607 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 69608 bf_stage2_0_2.twid_mult.w_mult_z[4]
.sym 69609 bf_stage2_0_2.twid_mult.w_mult_z[5]
.sym 69610 bf_stage2_0_2.twid_mult.w_mult_z[8]
.sym 69611 bf_stage2_0_2.twid_mult.w_mult_z[6]
.sym 69628 bf_stage2_0_2.twid_mult.multiplier_Z.p[2]
.sym 69630 bf_stage2_0_2.twid_mult.w_mult_i[13]
.sym 69631 bf_stage3_2_3.twid_mult.multiplier_I.t[7]
.sym 69634 bf_stage3_0_1.twid_mult.w_mult_z[14]
.sym 69637 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 69647 bf_stage2_0_2.twid_mult.multiplier_I.p[4]
.sym 69648 bf_stage2_0_2.twid_mult.multiplier_I.t[4]
.sym 69649 bf_stage2_0_2.twid_mult.w_mult_r[10]
.sym 69650 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 69655 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69656 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 69657 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69658 bf_stage2_0_2.twid_mult.multiplier_I.t[3]
.sym 69659 bf_stage2_0_2.twid_mult.w_mult_r[8]
.sym 69660 bf_stage2_0_2.twid_mult.w_mult_i[7]
.sym 69661 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 69664 bf_stage2_0_2.twid_mult.w_mult_z[10]
.sym 69665 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 69666 bf_stage2_0_2.twid_mult.w_mult_z[5]
.sym 69667 bf_stage2_0_2.twid_mult.multiplier_I.p[3]
.sym 69672 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 69674 bf_stage2_0_2.twid_mult.w_neg_z[7]
.sym 69675 bf_stage2_0_2.twid_mult.w_mult_z[8]
.sym 69678 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 69679 bf_stage2_0_2.twid_mult.w_mult_z[10]
.sym 69680 bf_stage2_0_2.twid_mult.w_mult_r[10]
.sym 69684 bf_stage2_0_2.twid_mult.w_mult_z[10]
.sym 69690 bf_stage2_0_2.twid_mult.multiplier_I.p[4]
.sym 69691 bf_stage2_0_2.twid_mult.multiplier_I.t[4]
.sym 69693 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69696 bf_stage2_0_2.twid_mult.w_mult_z[5]
.sym 69702 bf_stage2_0_2.twid_mult.w_mult_i[7]
.sym 69704 bf_stage2_0_2.twid_mult.w_neg_z[7]
.sym 69705 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 69708 bf_stage2_0_2.twid_mult.w_mult_z[10]
.sym 69709 bf_stage2_0_2.twid_mult.w_mult_r[10]
.sym 69711 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 69714 bf_stage2_0_2.twid_mult.multiplier_I.p[3]
.sym 69716 bf_stage2_0_2.twid_mult.multiplier_I.t[3]
.sym 69717 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69720 bf_stage2_0_2.twid_mult.w_mult_z[8]
.sym 69721 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 69722 bf_stage2_0_2.twid_mult.w_mult_r[8]
.sym 69724 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 69725 CLK$SB_IO_IN_$glb_clk
.sym 69726 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 69727 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 69728 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 69729 bf_stage2_0_2.twid_mult.w_mult_z[11]
.sym 69730 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 69731 bf_stage2_0_2.twid_mult.w_mult_z[7]
.sym 69732 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 69733 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 69734 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 69739 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 69753 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 69755 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 69758 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 69759 bf_stage3_2_3.w_e_re[8]
.sym 69760 bf_stage2_0_2.twid_mult.multiplier_I.p[8]
.sym 69762 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 69768 bf_stage2_0_2.twid_mult.w_mult_i[8]
.sym 69770 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 69771 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 69773 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 69774 bf_stage2_0_2.twid_mult.w_mult_z[8]
.sym 69776 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 69778 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 69779 bf_stage2_0_2.twid_mult.w_neg_z[7]
.sym 69780 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 69781 bf_stage2_0_2.twid_mult.w_neg_z[8]
.sym 69782 bf_stage2_0_2.twid_mult.w_mult_i[7]
.sym 69783 bf_stage2_0_2.twid_mult.w_mult_r[11]
.sym 69784 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 69786 bf_stage2_0_2.twid_mult.w_mult_z[11]
.sym 69790 bf_stage2_0_2.twid_mult.w_mult_i[13]
.sym 69795 bf_stage2_0_2.twid_mult.w_neg_z[13]
.sym 69796 bf_stage2_0_2.twid_mult.w_mult_r[8]
.sym 69798 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 69799 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 69801 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 69802 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 69803 bf_stage2_0_2.twid_mult.w_mult_z[8]
.sym 69804 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 69808 bf_stage2_0_2.twid_mult.w_mult_i[8]
.sym 69809 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 69813 bf_stage2_0_2.twid_mult.w_mult_r[11]
.sym 69814 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 69815 bf_stage2_0_2.twid_mult.w_mult_z[11]
.sym 69819 bf_stage2_0_2.twid_mult.w_mult_i[7]
.sym 69820 bf_stage2_0_2.twid_mult.w_neg_z[7]
.sym 69821 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 69822 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 69825 bf_stage2_0_2.twid_mult.w_mult_i[8]
.sym 69826 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 69827 bf_stage2_0_2.twid_mult.w_neg_z[8]
.sym 69831 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 69832 bf_stage2_0_2.twid_mult.w_neg_z[13]
.sym 69834 bf_stage2_0_2.twid_mult.w_mult_i[13]
.sym 69837 bf_stage2_0_2.twid_mult.w_mult_z[11]
.sym 69839 bf_stage2_0_2.twid_mult.w_mult_r[11]
.sym 69840 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 69844 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 69845 bf_stage2_0_2.twid_mult.w_mult_r[8]
.sym 69850 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 69851 read_en
.sym 69852 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 69853 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 69854 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 69855 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 69856 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 69857 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 69864 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 69870 bf_stage2_0_2.twid_mult.w_mult_i[7]
.sym 69875 bf_stage2_0_2.twid_mult.w_mult_z[13]
.sym 69876 bf_stage2_0_2.twid_mult.multiplier_Z.p[10]
.sym 69879 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 69880 bf_stage2_0_2.twid_mult.w_mult_i[10]
.sym 69881 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 69882 bf_stage2_0_2.twid_mult.w_mult_r[8]
.sym 69883 bf_stage2_0_2.twid_mult.w_mult_z[10]
.sym 69885 bf_stage2_0_2.twid_mult.w_neg_z[11]
.sym 69893 bf_stage2_0_2.twid_mult.multiplier_I.p[9]
.sym 69895 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 69896 bf_stage2_0_2.twid_mult.w_neg_z[12]
.sym 69898 bf_stage2_0_2.twid_mult.w_mult_i[9]
.sym 69900 bf_stage2_0_2.twid_mult.w_mult_r[12]
.sym 69901 bf_stage2_0_2.twid_mult.w_neg_z[9]
.sym 69903 bf_stage2_0_2.twid_mult.w_mult_z[7]
.sym 69905 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 69906 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 69910 bf_stage2_0_2.twid_mult.multiplier_I.p[11]
.sym 69913 bf_stage2_0_2.twid_mult.w_mult_i[12]
.sym 69916 bf_stage2_0_2.twid_mult.multiplier_I.p[12]
.sym 69918 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 69920 bf_stage2_0_2.twid_mult.multiplier_I.p[8]
.sym 69921 bf_stage2_0_2.twid_mult.w_mult_z[12]
.sym 69926 bf_stage2_0_2.twid_mult.multiplier_I.p[8]
.sym 69932 bf_stage2_0_2.twid_mult.multiplier_I.p[11]
.sym 69937 bf_stage2_0_2.twid_mult.w_mult_z[7]
.sym 69943 bf_stage2_0_2.twid_mult.w_mult_i[12]
.sym 69944 bf_stage2_0_2.twid_mult.w_neg_z[12]
.sym 69945 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 69949 bf_stage2_0_2.twid_mult.w_mult_i[9]
.sym 69950 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 69951 bf_stage2_0_2.twid_mult.w_neg_z[9]
.sym 69954 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 69955 bf_stage2_0_2.twid_mult.w_mult_r[12]
.sym 69956 bf_stage2_0_2.twid_mult.w_mult_z[12]
.sym 69960 bf_stage2_0_2.twid_mult.multiplier_I.p[12]
.sym 69969 bf_stage2_0_2.twid_mult.multiplier_I.p[9]
.sym 69970 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 69971 CLK$SB_IO_IN_$glb_clk
.sym 69973 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69974 bf_stage2_0_2.twid_mult.multiplier_I.p[12]
.sym 69975 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69976 bf_stage2_0_2.twid_mult.multiplier_I.p[11]
.sym 69977 PIN_20$SB_IO_OUT
.sym 69978 bf_stage2_0_2.twid_mult.multiplier_I.p[13]
.sym 69979 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69980 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69994 read_en
.sym 69996 stage_1_valid
.sym 70000 bf_stage2_0_2.twid_mult.multiplier_I.p[13]
.sym 70002 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 70003 $PACKER_VCC_NET
.sym 70004 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 70005 bf_stage2_0_2.twid_mult.multiplier_Z.p[12]
.sym 70006 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 70007 bf_stage2_0_2.twid_mult.w_mult_z[12]
.sym 70008 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 70015 bf_stage2_0_2.twid_mult.w_mult_i[11]
.sym 70016 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 70017 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70020 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 70023 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 70024 bf_stage2_0_2.twid_mult.w_neg_z[13]
.sym 70026 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70030 bf_stage2_0_2.twid_mult.w_neg_z[10]
.sym 70031 bf_stage3_2_3.w_e_re[8]
.sym 70033 bf_stage2_0_2.twid_mult.w_mult_z[12]
.sym 70034 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70036 bf_stage2_0_2.twid_mult.w_mult_i[13]
.sym 70039 bf_stage3_2_3.twid_mult.w_neg_y[7]
.sym 70040 bf_stage2_0_2.twid_mult.w_mult_i[10]
.sym 70042 bf_stage3_2_3.twid_mult.multiplier_Z.t[6]
.sym 70043 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70045 bf_stage2_0_2.twid_mult.w_neg_z[11]
.sym 70047 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 70049 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 70050 bf_stage3_2_3.twid_mult.multiplier_Z.t[6]
.sym 70053 bf_stage3_2_3.w_e_re[8]
.sym 70054 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70056 bf_stage3_2_3.twid_mult.w_neg_y[7]
.sym 70059 bf_stage2_0_2.twid_mult.w_mult_i[13]
.sym 70060 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70062 bf_stage2_0_2.twid_mult.w_neg_z[13]
.sym 70065 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70066 bf_stage2_0_2.twid_mult.w_neg_z[10]
.sym 70067 bf_stage2_0_2.twid_mult.w_mult_i[10]
.sym 70071 bf_stage2_0_2.twid_mult.w_neg_z[10]
.sym 70072 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70074 bf_stage2_0_2.twid_mult.w_mult_i[10]
.sym 70086 bf_stage2_0_2.twid_mult.w_mult_z[12]
.sym 70090 bf_stage2_0_2.twid_mult.w_neg_z[11]
.sym 70091 bf_stage2_0_2.twid_mult.w_mult_i[11]
.sym 70092 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70093 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 70094 CLK$SB_IO_IN_$glb_clk
.sym 70096 bf_stage2_0_2.twid_mult.w_mult_z[13]
.sym 70099 bf_stage2_0_2.twid_mult.w_mult_z[12]
.sym 70100 bf_stage2_0_2.twid_mult.w_mult_z[10]
.sym 70102 bf_stage2_0_2.twid_mult.w_mult_z[14]
.sym 70108 bf_stage2_0_2.twid_mult.multiplier_I.t[11]
.sym 70109 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70112 bf_stage2_0_2.twid_mult.multiplier_I.p[9]
.sym 70117 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 70118 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 70122 bf_stage2_0_2.twid_mult.w_mult_i[13]
.sym 70123 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70124 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 70126 bf_stage3_0_1.twid_mult.w_mult_z[14]
.sym 70127 bf_stage2_0_2.twid_mult.multiplier_I.p[7]
.sym 70130 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 70131 bf_stage3_2_3.twid_mult.multiplier_I.t[7]
.sym 70139 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70140 bf_stage3_2_3.twid_mult.multiplier_R.count[3]
.sym 70147 bf_stage3_2_3.twid_mult.multiplier_R.count[2]
.sym 70149 bf_stage3_2_3.twid_mult.multiplier_R.count[4]
.sym 70151 bf_stage3_2_3.w_neg_b_im[6]
.sym 70152 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 70156 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70162 bf_stage3_2_3.twid_mult.multiplier_R.count[1]
.sym 70164 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 70166 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 70169 $nextpnr_ICESTORM_LC_54$O
.sym 70172 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 70175 bf_stage3_2_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 70177 bf_stage3_2_3.twid_mult.multiplier_R.count[1]
.sym 70179 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 70181 bf_stage3_2_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 70183 bf_stage3_2_3.twid_mult.multiplier_R.count[2]
.sym 70185 bf_stage3_2_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 70187 bf_stage3_2_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 70190 bf_stage3_2_3.twid_mult.multiplier_R.count[3]
.sym 70191 bf_stage3_2_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 70195 bf_stage3_2_3.twid_mult.multiplier_R.count[4]
.sym 70197 bf_stage3_2_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 70200 bf_stage3_2_3.w_neg_b_im[6]
.sym 70202 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70203 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70213 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 70216 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 70217 CLK$SB_IO_IN_$glb_clk
.sym 70218 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 70224 bf_stage2_0_2.twid_mult.w_mult_i[10]
.sym 70225 bf_stage2_0_2.twid_mult.w_mult_i[14]
.sym 70226 bf_stage2_0_2.twid_mult.w_mult_i[13]
.sym 70229 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 70232 bf_stage2_0_2.twid_mult.w_mult_z[14]
.sym 70234 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 70237 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 70238 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 70240 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 70245 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 70250 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 70253 PIN_20$SB_IO_OUT
.sym 70261 bf_stage3_2_3.twid_mult.multiplier_R.count[1]
.sym 70262 bf_stage3_2_3.twid_mult.multiplier_R.count[2]
.sym 70263 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[6]
.sym 70264 bf_stage3_2_3.twid_mult.multiplier_R.count[4]
.sym 70265 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 70266 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I3[2]
.sym 70267 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 70268 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70270 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[10]
.sym 70271 bf_stage3_2_3.twid_mult.multiplier_R.count[3]
.sym 70272 bf_stage3_2_3.twid_mult.multiplier_R.count[4]
.sym 70273 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 70275 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[2]
.sym 70276 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[3]
.sym 70278 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 70280 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 70282 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 70283 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0[0]
.sym 70285 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 70286 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 70287 bf_stage2_0_2.twid_mult.multiplier_I.p[7]
.sym 70293 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[3]
.sym 70294 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 70295 bf_stage3_2_3.twid_mult.multiplier_R.count[2]
.sym 70296 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[10]
.sym 70299 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 70300 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I3[2]
.sym 70301 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 70305 bf_stage3_2_3.twid_mult.multiplier_R.count[3]
.sym 70306 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[10]
.sym 70307 bf_stage3_2_3.twid_mult.multiplier_R.count[4]
.sym 70308 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0[0]
.sym 70312 bf_stage2_0_2.twid_mult.multiplier_I.p[7]
.sym 70317 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[2]
.sym 70318 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 70319 bf_stage3_2_3.twid_mult.multiplier_R.count[2]
.sym 70320 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[6]
.sym 70323 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 70324 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 70325 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 70326 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 70329 bf_stage3_2_3.twid_mult.multiplier_R.count[2]
.sym 70330 bf_stage3_2_3.twid_mult.multiplier_R.count[1]
.sym 70331 bf_stage3_2_3.twid_mult.multiplier_R.count[3]
.sym 70332 bf_stage3_2_3.twid_mult.multiplier_R.count[4]
.sym 70335 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 70336 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 70337 bf_stage3_2_3.twid_mult.multiplier_R.count[1]
.sym 70338 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 70339 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 70340 CLK$SB_IO_IN_$glb_clk
.sym 70343 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70344 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70345 bf_stage3_2_3.twid_mult.multiplier_I.p[8]
.sym 70346 bf_stage3_2_3.twid_mult.multiplier_I.p[9]
.sym 70347 bf_stage3_2_3.twid_mult.multiplier_I.p[7]
.sym 70348 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70349 bf_stage3_2_3.twid_mult.multiplier_I.p[10]
.sym 70354 bf_stage2_0_2.twid_mult.multiplier_I.p[14]
.sym 70356 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 70358 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 70361 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 70370 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 70372 bf_stage2_0_2.twid_mult.w_mult_i[10]
.sym 70387 top_state[1]
.sym 70397 top_state[0]
.sym 70410 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 70411 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 70413 PIN_20$SB_IO_OUT
.sym 70428 top_state[1]
.sym 70429 top_state[0]
.sym 70431 PIN_20$SB_IO_OUT
.sym 70455 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 70462 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 70463 CLK$SB_IO_IN_$glb_clk
.sym 70465 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 70466 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70467 bf_stage3_2_3.twid_mult.w_mult_i[10]
.sym 70468 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 70469 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 70470 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 70471 bf_stage3_2_3.twid_mult.w_mult_i[9]
.sym 70472 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 70475 $PACKER_GND_NET
.sym 70478 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70491 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 70492 bf_stage3_0_1.twid_mult.multiplier_Z.t[10]
.sym 70493 bf_stage3_2_3.twid_mult.multiplier_I.p[11]
.sym 70494 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 70498 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 70499 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 70500 bf_stage3_2_3.twid_mult.multiplier_I.p[13]
.sym 70508 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70510 bf_stage3_2_3.twid_mult.w_neg_z[13]
.sym 70514 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70516 bf_stage3_2_3.twid_mult.w_mult_z[13]
.sym 70517 write_en_SB_DFFE_Q_E[3]
.sym 70518 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70521 top_state[0]
.sym 70523 bf_stage3_2_3.twid_mult.w_mult_i[13]
.sym 70524 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70528 bf_stage3_2_3.twid_mult.w_mult_i[9]
.sym 70531 bf_stage3_2_3.twid_mult.w_neg_z[9]
.sym 70532 bf_stage3_2_3.twid_mult.w_mult_i[10]
.sym 70533 bf_stage3_2_3.twid_mult.w_neg_z[10]
.sym 70540 bf_stage3_2_3.twid_mult.w_mult_z[13]
.sym 70545 bf_stage3_2_3.twid_mult.w_mult_i[13]
.sym 70546 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70548 bf_stage3_2_3.twid_mult.w_neg_z[13]
.sym 70551 bf_stage3_2_3.twid_mult.w_neg_z[9]
.sym 70552 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70553 bf_stage3_2_3.twid_mult.w_mult_i[9]
.sym 70557 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70558 bf_stage3_2_3.twid_mult.w_neg_z[13]
.sym 70559 bf_stage3_2_3.twid_mult.w_mult_i[13]
.sym 70560 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70563 bf_stage3_2_3.twid_mult.w_neg_z[9]
.sym 70564 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70565 bf_stage3_2_3.twid_mult.w_mult_i[9]
.sym 70566 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70569 bf_stage3_2_3.twid_mult.w_mult_i[10]
.sym 70572 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70577 top_state[0]
.sym 70582 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70583 bf_stage3_2_3.twid_mult.w_mult_i[10]
.sym 70584 bf_stage3_2_3.twid_mult.w_neg_z[10]
.sym 70585 write_en_SB_DFFE_Q_E[3]
.sym 70586 CLK$SB_IO_IN_$glb_clk
.sym 70588 bf_stage3_2_3.twid_mult.w_mult_i[14]
.sym 70589 bf_stage3_2_3.twid_mult.w_mult_i[13]
.sym 70590 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70591 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 70592 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 70593 bf_stage3_2_3.twid_mult.w_mult_i[11]
.sym 70594 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 70595 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70597 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 70599 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 70600 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 70601 bf_stage3_2_3.twid_mult.multiplier_I.t[10]
.sym 70606 bf_stage3_2_3.twid_mult.w_neg_z[13]
.sym 70612 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 70613 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 70615 bf_stage3_0_1.twid_mult.multiplier_Z.p[14]
.sym 70616 bf_stage3_0_1.twid_mult.multiplier_Z.p[13]
.sym 70617 bf_stage3_0_1.twid_mult.w_mult_z[14]
.sym 70620 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 70623 bf_stage3_0_1.twid_mult.multiplier_Z.t[11]
.sym 70629 write_addr[1]
.sym 70630 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70631 bf_stage3_0_1.twid_mult.multiplier_Z.p[11]
.sym 70633 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70634 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70635 bf_stage3_0_1.twid_mult.multiplier_Z.p[10]
.sym 70637 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70639 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70640 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 70641 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70642 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 70645 bf_stage3_2_3.twid_mult.w_mult_i[14]
.sym 70647 bf_stage3_0_1.twid_mult.multiplier_Z.t[11]
.sym 70649 write_addr[0]
.sym 70650 bf_stage3_0_1.twid_mult.multiplier_Z.p[12]
.sym 70651 bf_stage3_0_1.twid_mult.multiplier_Z.t[12]
.sym 70652 bf_stage3_0_1.twid_mult.multiplier_Z.t[10]
.sym 70655 bf_stage3_2_3.twid_mult.w_neg_z[14]
.sym 70657 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 70658 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 70663 bf_stage3_0_1.twid_mult.multiplier_Z.t[10]
.sym 70664 bf_stage3_0_1.twid_mult.multiplier_Z.p[10]
.sym 70665 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70668 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 70669 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 70674 bf_stage3_0_1.twid_mult.multiplier_Z.t[11]
.sym 70675 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70676 bf_stage3_0_1.twid_mult.multiplier_Z.p[11]
.sym 70686 write_addr[0]
.sym 70687 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70688 write_addr[1]
.sym 70692 bf_stage3_0_1.twid_mult.multiplier_Z.p[12]
.sym 70694 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70695 bf_stage3_0_1.twid_mult.multiplier_Z.t[12]
.sym 70699 bf_stage3_0_1.twid_mult.multiplier_Z.t[10]
.sym 70700 bf_stage3_0_1.twid_mult.multiplier_Z.p[10]
.sym 70701 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70704 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 70705 bf_stage3_2_3.twid_mult.w_mult_i[14]
.sym 70706 bf_stage3_2_3.twid_mult.w_neg_z[14]
.sym 70707 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70708 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 70709 CLK$SB_IO_IN_$glb_clk
.sym 70710 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 70711 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 70712 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 70713 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 70714 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 70715 bf_stage3_2_3.twid_mult.w_mult_i[12]
.sym 70716 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70717 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 70718 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 70722 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 70723 write_addr[1]
.sym 70725 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 70727 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 70729 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70731 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 70737 bf_stage3_2_3.twid_mult.w_neg_z[12]
.sym 70741 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 70742 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 70744 bf_stage3_2_3.twid_mult.w_neg_z[11]
.sym 70745 PIN_20$SB_IO_OUT
.sym 70752 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70758 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 70762 bf_stage3_0_1.twid_mult.multiplier_Z.p[11]
.sym 70763 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 70764 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 70768 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 70771 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 70775 bf_stage3_0_1.twid_mult.multiplier_Z.p[14]
.sym 70776 bf_stage3_0_1.twid_mult.multiplier_Z.p[13]
.sym 70781 bf_stage3_0_1.twid_mult.multiplier_Z.t[11]
.sym 70788 bf_stage3_0_1.twid_mult.multiplier_Z.p[14]
.sym 70793 bf_stage3_0_1.twid_mult.multiplier_Z.p[13]
.sym 70797 bf_stage3_0_1.twid_mult.multiplier_Z.t[11]
.sym 70799 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70800 bf_stage3_0_1.twid_mult.multiplier_Z.p[11]
.sym 70815 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 70816 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 70817 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 70818 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 70831 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 70832 CLK$SB_IO_IN_$glb_clk
.sym 70834 bf_stage3_0_1.twid_mult.multiplier_Z.t[13]
.sym 70835 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 70838 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 70839 bf_stage3_0_1.twid_mult.multiplier_Z.t[11]
.sym 70840 bf_stage3_0_1.twid_mult.multiplier_Z.t[12]
.sym 70841 bf_stage3_0_1.twid_mult.multiplier_Z.t[14]
.sym 70847 bf_stage3_2_3.twid_mult.multiplier_I.p[12]
.sym 70856 bf_stage3_2_3.twid_mult.w_mult_z[14]
.sym 70861 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 70864 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 70865 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 70868 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 70869 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 70875 bf_stage3_0_1.twid_mult.multiplier_R.t[13]
.sym 70878 bf_stage3_0_1.twid_mult.multiplier_R.p[14]
.sym 70879 write_addr[1]
.sym 70880 bf_stage3_0_1.twid_mult.multiplier_R.t[14]
.sym 70882 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 70884 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 70887 write_addr[0]
.sym 70888 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 70891 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70894 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 70895 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 70900 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70901 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70902 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 70905 bf_stage3_0_1.twid_mult.multiplier_R.p[13]
.sym 70909 bf_stage3_0_1.twid_mult.multiplier_R.p[13]
.sym 70910 bf_stage3_0_1.twid_mult.multiplier_R.t[13]
.sym 70911 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70920 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70922 write_addr[1]
.sym 70923 write_addr[0]
.sym 70926 bf_stage3_0_1.twid_mult.multiplier_R.p[14]
.sym 70927 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70928 bf_stage3_0_1.twid_mult.multiplier_R.t[14]
.sym 70932 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 70933 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 70934 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 70938 write_addr[0]
.sym 70939 write_addr[1]
.sym 70941 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 70944 bf_stage3_0_1.twid_mult.multiplier_R.t[13]
.sym 70945 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70947 bf_stage3_0_1.twid_mult.multiplier_R.p[13]
.sym 70950 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 70952 write_addr[0]
.sym 70953 write_addr[1]
.sym 70954 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 70955 CLK$SB_IO_IN_$glb_clk
.sym 70956 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 70957 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 70958 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 70959 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 70960 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 70962 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 70963 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 70964 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 70967 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 70970 bf_stage3_0_1.twid_mult.multiplier_Z.t[12]
.sym 70971 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 70982 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 70985 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 70986 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 70987 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 70989 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 70990 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 70991 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 70998 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 71000 bf_stage3_4_5.twid_mult.w_neg_z[13]
.sym 71001 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 71003 bf_stage3_0_1.twid_mult.multiplier_R.t[12]
.sym 71005 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 71006 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 71007 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 71008 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 71011 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 71012 bf_stage3_4_5.twid_mult.w_mult_i[13]
.sym 71016 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 71018 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 71020 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 71021 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 71022 bf_stage3_0_1.twid_mult.multiplier_R.t[13]
.sym 71029 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 71032 bf_stage3_0_1.twid_mult.multiplier_R.t[12]
.sym 71037 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 71038 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 71039 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 71040 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 71049 bf_stage3_4_5.twid_mult.w_mult_i[13]
.sym 71050 bf_stage3_4_5.twid_mult.w_neg_z[13]
.sym 71051 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 71052 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 71055 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 71056 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 71057 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 71058 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 71063 bf_stage3_0_1.twid_mult.multiplier_R.t[13]
.sym 71067 bf_stage3_4_5.twid_mult.w_neg_z[13]
.sym 71069 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 71070 bf_stage3_4_5.twid_mult.w_mult_i[13]
.sym 71077 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 71078 CLK$SB_IO_IN_$glb_clk
.sym 71079 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 71080 bf_stage3_6_7.twid_mult.w_mult_z[7]
.sym 71081 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 71082 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 71083 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 71084 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 71085 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 71086 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 71087 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 71094 bf_stage3_6_7.twid_mult.w_mult_i[14]
.sym 71095 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 71097 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 71098 bf_stage3_6_7.twid_mult.multiplier_Z.p[0]
.sym 71099 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 71103 bf_stage3_6_7.twid_mult.w_neg_z[14]
.sym 71104 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 71105 bf_stage3_4_5.twid_mult.multiplier_I.p[9]
.sym 71107 bf_stage3_6_7.twid_mult.w_mult_z[3]
.sym 71108 bf_stage3_4_5.twid_mult.multiplier_I.p[13]
.sym 71109 bf_stage3_6_7.twid_mult.w_mult_z[14]
.sym 71112 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 71121 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 71123 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 71129 bf_stage3_4_5.twid_mult.w_mult_i[11]
.sym 71134 bf_stage3_4_5.twid_mult.multiplier_I.p[13]
.sym 71136 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 71137 bf_stage3_4_5.twid_mult.multiplier_I.p[10]
.sym 71138 bf_stage3_4_5.twid_mult.w_neg_z[11]
.sym 71139 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 71142 bf_stage3_4_5.twid_mult.w_neg_z[10]
.sym 71145 bf_stage3_4_5.twid_mult.w_mult_i[10]
.sym 71154 bf_stage3_4_5.twid_mult.multiplier_I.p[10]
.sym 71160 bf_stage3_4_5.twid_mult.w_mult_i[11]
.sym 71161 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 71162 bf_stage3_4_5.twid_mult.w_neg_z[11]
.sym 71163 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 71167 bf_stage3_4_5.twid_mult.w_neg_z[10]
.sym 71168 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 71169 bf_stage3_4_5.twid_mult.w_mult_i[10]
.sym 71178 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 71179 bf_stage3_4_5.twid_mult.w_mult_i[11]
.sym 71181 bf_stage3_4_5.twid_mult.w_neg_z[11]
.sym 71190 bf_stage3_4_5.twid_mult.multiplier_I.p[13]
.sym 71196 bf_stage3_4_5.twid_mult.w_neg_z[10]
.sym 71197 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 71198 bf_stage3_4_5.twid_mult.w_mult_i[10]
.sym 71199 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 71200 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 71201 CLK$SB_IO_IN_$glb_clk
.sym 71203 bf_stage3_6_7.twid_mult.w_mult_z[9]
.sym 71204 bf_stage3_6_7.twid_mult.w_mult_z[8]
.sym 71205 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 71206 bf_stage3_6_7.twid_mult.w_mult_z[12]
.sym 71207 bf_stage3_6_7.twid_mult.w_mult_z[13]
.sym 71209 bf_stage3_6_7.twid_mult.w_mult_z[10]
.sym 71210 bf_stage3_6_7.twid_mult.w_mult_z[11]
.sym 71217 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 71218 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 71220 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 71227 bf_stage3_6_7.twid_mult.multiplier_Z.p[11]
.sym 71228 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71229 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 71231 stage_2_valid
.sym 71232 bf_stage3_6_7.twid_mult.multiplier_Z.p[2]
.sym 71233 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 71234 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 71235 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 71262 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 71265 bf_stage3_4_5.twid_mult.multiplier_I.p[9]
.sym 71269 bf_stage3_4_5.twid_mult.multiplier_I.p[11]
.sym 71277 bf_stage3_4_5.twid_mult.multiplier_I.p[11]
.sym 71283 bf_stage3_4_5.twid_mult.multiplier_I.p[9]
.sym 71323 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 71324 CLK$SB_IO_IN_$glb_clk
.sym 71326 bf_stage3_6_7.twid_mult.w_mult_z[5]
.sym 71327 bf_stage3_6_7.twid_mult.w_mult_z[3]
.sym 71328 bf_stage3_6_7.twid_mult.w_mult_z[14]
.sym 71329 bf_stage3_6_7.twid_mult.w_mult_z[2]
.sym 71330 bf_stage3_6_7.twid_mult.w_mult_z[4]
.sym 71331 bf_stage3_6_7.twid_mult.w_mult_z[1]
.sym 71332 bf_stage3_6_7.twid_mult.w_mult_z[6]
.sym 71339 bf_stage3_6_7.twid_mult.w_mult_z[10]
.sym 71343 bf_stage3_6_7.twid_mult.w_mult_z[11]
.sym 71344 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 71345 bf_stage3_6_7.twid_mult.w_mult_z[9]
.sym 71349 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 71350 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 71352 bf_stage3_6_7.twid_mult.multiplier_Z.p[5]
.sym 71354 bf_stage3_6_7.twid_mult.multiplier_Z.p[10]
.sym 71355 bf_stage3_4_5.twid_mult.multiplier_I.p[11]
.sym 71356 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 71357 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 71358 bf_stage3_6_7.twid_mult.multiplier_Z.p[4]
.sym 71359 bf_stage3_6_7.twid_mult.multiplier_Z.p[12]
.sym 71360 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 71367 bf_stage3_4_5.twid_mult.multiplier_I.p[10]
.sym 71370 bf_stage3_4_5.twid_mult.multiplier_I.p[12]
.sym 71378 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71381 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71387 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 71394 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 71396 bf_stage3_4_5.twid_mult.multiplier_I.t[10]
.sym 71397 bf_stage3_4_5.twid_mult.multiplier_I.t[12]
.sym 71400 bf_stage3_4_5.twid_mult.multiplier_I.t[10]
.sym 71401 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71402 bf_stage3_4_5.twid_mult.multiplier_I.p[10]
.sym 71418 bf_stage3_4_5.twid_mult.multiplier_I.t[12]
.sym 71420 bf_stage3_4_5.twid_mult.multiplier_I.p[12]
.sym 71421 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71436 bf_stage3_4_5.twid_mult.multiplier_I.p[10]
.sym 71437 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71438 bf_stage3_4_5.twid_mult.multiplier_I.t[10]
.sym 71446 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 71447 CLK$SB_IO_IN_$glb_clk
.sym 71448 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 71450 stage_2_valid
.sym 71451 bf_stage3_4_5.twid_mult.multiplier_I.t[11]
.sym 71453 bf_stage3_4_5.twid_mult.multiplier_I.t[13]
.sym 71454 bf_stage3_4_5.twid_mult.multiplier_I.t[10]
.sym 71455 bf_stage3_4_5.twid_mult.multiplier_I.t[12]
.sym 71456 bf_stage3_4_5.twid_mult.multiplier_I.t[14]
.sym 71474 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 71475 stage_2_valid
.sym 71477 bf_stage3_6_7.twid_mult.multiplier_Z.t[10]
.sym 71480 bf_stage3_6_7.twid_mult.multiplier_Z.p[9]
.sym 71481 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 71483 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 71484 bf_stage3_6_7.twid_mult.multiplier_Z.p[6]
.sym 71490 bf_stage3_6_7.twid_mult.multiplier_Z.p[11]
.sym 71492 bf_stage3_6_7.twid_mult.multiplier_Z.p[12]
.sym 71493 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71496 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71497 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71501 bf_stage3_4_5.twid_mult.multiplier_I.p[12]
.sym 71503 stage_2_valid
.sym 71506 bf_stage3_4_5.twid_mult.multiplier_I.p[11]
.sym 71507 bf_stage3_0_1.twid_mult.multiplier_R.state[0]
.sym 71508 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 71509 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71510 bf_stage3_6_7.twid_mult.multiplier_Z.t[11]
.sym 71511 bf_stage3_4_5.twid_mult.multiplier_I.p[9]
.sym 71512 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71514 bf_stage3_6_7.twid_mult.multiplier_Z.t[12]
.sym 71516 bf_stage3_4_5.twid_mult.multiplier_I.t[11]
.sym 71517 bf_stage3_4_5.twid_mult.multiplier_I.t[9]
.sym 71519 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 71520 bf_stage3_4_5.twid_mult.multiplier_I.t[12]
.sym 71523 bf_stage3_6_7.twid_mult.multiplier_Z.t[11]
.sym 71525 bf_stage3_6_7.twid_mult.multiplier_Z.p[11]
.sym 71526 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71529 bf_stage3_0_1.twid_mult.multiplier_R.state[0]
.sym 71530 stage_2_valid
.sym 71536 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71537 bf_stage3_6_7.twid_mult.multiplier_Z.p[12]
.sym 71538 bf_stage3_6_7.twid_mult.multiplier_Z.t[12]
.sym 71542 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71543 bf_stage3_4_5.twid_mult.multiplier_I.t[11]
.sym 71544 bf_stage3_4_5.twid_mult.multiplier_I.p[11]
.sym 71548 bf_stage3_0_1.twid_mult.multiplier_R.state[0]
.sym 71549 stage_2_valid
.sym 71553 bf_stage3_4_5.twid_mult.multiplier_I.t[12]
.sym 71554 bf_stage3_4_5.twid_mult.multiplier_I.p[12]
.sym 71555 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71559 bf_stage3_4_5.twid_mult.multiplier_I.t[9]
.sym 71561 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71562 bf_stage3_4_5.twid_mult.multiplier_I.p[9]
.sym 71565 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71566 bf_stage3_6_7.twid_mult.multiplier_Z.p[11]
.sym 71568 bf_stage3_6_7.twid_mult.multiplier_Z.t[11]
.sym 71569 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 71570 CLK$SB_IO_IN_$glb_clk
.sym 71571 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 71575 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 71577 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 71578 bf_stage3_6_7.twid_mult.multiplier_R.t[4]
.sym 71579 bf_stage3_6_7.twid_mult.multiplier_R.t[5]
.sym 71596 bf_stage3_4_5.twid_mult.multiplier_I.t[11]
.sym 71597 bf_stage3_4_5.twid_mult.multiplier_I.p[9]
.sym 71598 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 71599 bf_stage3_4_5.twid_mult.multiplier_I.p[13]
.sym 71600 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 71602 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 71603 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71604 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 71605 bf_stage3_4_5.twid_mult.multiplier_I.p[5]
.sym 71606 bf_stage3_4_5.twid_mult.multiplier_I.t[14]
.sym 71615 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 71617 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 71618 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71622 bf_stage3_6_7.twid_mult.multiplier_Z.p[5]
.sym 71625 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 71626 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 71630 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71631 bf_stage3_6_7.twid_mult.multiplier_Z.p[10]
.sym 71632 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 71633 bf_stage3_6_7.twid_mult.multiplier_Z.p[4]
.sym 71637 bf_stage3_6_7.twid_mult.multiplier_Z.t[10]
.sym 71639 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71642 bf_stage3_6_7.twid_mult.multiplier_Z.t[4]
.sym 71644 bf_stage3_6_7.twid_mult.multiplier_Z.t[5]
.sym 71646 bf_stage3_6_7.twid_mult.multiplier_Z.p[5]
.sym 71647 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71648 bf_stage3_6_7.twid_mult.multiplier_Z.t[5]
.sym 71653 bf_stage3_6_7.twid_mult.multiplier_Z.p[5]
.sym 71654 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71655 bf_stage3_6_7.twid_mult.multiplier_Z.t[5]
.sym 71658 bf_stage3_6_7.twid_mult.multiplier_Z.p[10]
.sym 71659 bf_stage3_6_7.twid_mult.multiplier_Z.t[10]
.sym 71661 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71664 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71665 bf_stage3_6_7.twid_mult.multiplier_Z.p[10]
.sym 71666 bf_stage3_6_7.twid_mult.multiplier_Z.t[10]
.sym 71670 bf_stage3_6_7.twid_mult.multiplier_Z.t[4]
.sym 71672 bf_stage3_6_7.twid_mult.multiplier_Z.p[4]
.sym 71673 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71677 bf_stage3_6_7.twid_mult.multiplier_Z.t[4]
.sym 71678 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71679 bf_stage3_6_7.twid_mult.multiplier_Z.p[4]
.sym 71685 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 71690 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 71691 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 71692 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 71693 CLK$SB_IO_IN_$glb_clk
.sym 71694 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 71695 bf_stage3_6_7.twid_mult.multiplier_Z.p[7]
.sym 71696 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71697 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71698 bf_stage3_6_7.twid_mult.multiplier_Z.p[9]
.sym 71699 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71700 bf_stage3_6_7.twid_mult.multiplier_Z.p[6]
.sym 71701 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71702 bf_stage3_6_7.twid_mult.multiplier_Z.p[8]
.sym 71703 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 71707 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 71708 bf_stage3_6_7.twid_mult.multiplier_R.t[4]
.sym 71709 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 71711 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 71712 bf_stage3_6_7.twid_mult.multiplier_R.t[5]
.sym 71719 stage_2_valid
.sym 71722 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 71724 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 71726 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 71728 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71729 bf_stage3_6_7.twid_mult.multiplier_R.t[3]
.sym 71730 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71737 bf_stage3_0_1.twid_mult.multiplier_R.state[0]
.sym 71738 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 71745 bf_stage3_0_1.twid_mult.multiplier_R.count[1]
.sym 71746 bf_stage3_0_1.twid_mult.multiplier_R.count[2]
.sym 71750 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_I3[2]
.sym 71756 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 71763 bf_stage3_0_1.twid_mult.multiplier_R.count[3]
.sym 71764 bf_stage3_0_1.twid_mult.multiplier_R.count[4]
.sym 71767 bf_stage3_0_1.twid_mult.multiplier_R.count[0]
.sym 71768 $nextpnr_ICESTORM_LC_74$O
.sym 71771 bf_stage3_0_1.twid_mult.multiplier_R.count[0]
.sym 71774 bf_stage3_0_1.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 71776 bf_stage3_0_1.twid_mult.multiplier_R.count[1]
.sym 71778 bf_stage3_0_1.twid_mult.multiplier_R.count[0]
.sym 71780 bf_stage3_0_1.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 71782 bf_stage3_0_1.twid_mult.multiplier_R.count[2]
.sym 71784 bf_stage3_0_1.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 71786 bf_stage3_0_1.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 71788 bf_stage3_0_1.twid_mult.multiplier_R.count[3]
.sym 71790 bf_stage3_0_1.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 71794 bf_stage3_0_1.twid_mult.multiplier_R.count[4]
.sym 71796 bf_stage3_0_1.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 71799 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_I3[2]
.sym 71801 bf_stage3_0_1.twid_mult.multiplier_R.state[0]
.sym 71802 bf_stage3_0_1.twid_mult.multiplier_R.count[0]
.sym 71805 bf_stage3_0_1.twid_mult.multiplier_R.count[3]
.sym 71806 bf_stage3_0_1.twid_mult.multiplier_R.count[2]
.sym 71807 bf_stage3_0_1.twid_mult.multiplier_R.count[1]
.sym 71808 bf_stage3_0_1.twid_mult.multiplier_R.count[4]
.sym 71814 bf_stage3_0_1.twid_mult.multiplier_R.count[0]
.sym 71815 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 71816 CLK$SB_IO_IN_$glb_clk
.sym 71817 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 71818 bf_stage3_4_5.twid_mult.multiplier_I.p[9]
.sym 71819 bf_stage3_4_5.twid_mult.multiplier_I.p[13]
.sym 71820 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71822 bf_stage3_4_5.twid_mult.multiplier_I.p[5]
.sym 71824 bf_stage3_4_5.twid_mult.multiplier_I.p[11]
.sym 71825 bf_stage3_4_5.twid_mult.multiplier_I.p[14]
.sym 71831 bf_stage3_0_1.twid_mult.multiplier_R.state[0]
.sym 71834 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 71842 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 71844 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 71847 bf_stage3_4_5.twid_mult.multiplier_I.p[11]
.sym 71850 bf_stage3_4_5.twid_mult.multiplier_I.t[5]
.sym 71861 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 71862 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 71871 bf_stage3_6_7.twid_mult.multiplier_I.count[4]
.sym 71872 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_I1[0]
.sym 71877 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 71879 stage_2_valid
.sym 71889 bf_stage3_6_7.twid_mult.multiplier_I.state[0]
.sym 71890 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 71900 bf_stage3_6_7.twid_mult.multiplier_I.state[0]
.sym 71901 stage_2_valid
.sym 71905 bf_stage3_6_7.twid_mult.multiplier_I.state[0]
.sym 71910 bf_stage3_6_7.twid_mult.multiplier_I.state[0]
.sym 71911 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_I1[0]
.sym 71912 bf_stage3_6_7.twid_mult.multiplier_I.count[4]
.sym 71922 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 71923 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 71928 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 71935 stage_2_valid
.sym 71936 bf_stage3_6_7.twid_mult.multiplier_I.state[0]
.sym 71938 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 71939 CLK$SB_IO_IN_$glb_clk
.sym 71942 PIN_20$SB_IO_OUT
.sym 71943 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 71944 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 71947 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 71948 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 71950 $PACKER_GND_NET
.sym 71955 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 71957 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 71961 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 71966 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 71972 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 71983 bf_stage3_6_7.twid_mult.multiplier_I.count[1]
.sym 71984 bf_stage3_6_7.twid_mult.multiplier_I.count[2]
.sym 71986 bf_stage3_6_7.twid_mult.multiplier_I.count[4]
.sym 71988 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 71993 bf_stage3_6_7.twid_mult.multiplier_I.count[3]
.sym 72002 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 72009 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 72012 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 72014 $nextpnr_ICESTORM_LC_68$O
.sym 72016 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 72020 bf_stage3_6_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 72023 bf_stage3_6_7.twid_mult.multiplier_I.count[1]
.sym 72024 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 72026 bf_stage3_6_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 72029 bf_stage3_6_7.twid_mult.multiplier_I.count[2]
.sym 72030 bf_stage3_6_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 72032 bf_stage3_6_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 72034 bf_stage3_6_7.twid_mult.multiplier_I.count[3]
.sym 72036 bf_stage3_6_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 72041 bf_stage3_6_7.twid_mult.multiplier_I.count[4]
.sym 72042 bf_stage3_6_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 72045 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 72046 bf_stage3_6_7.twid_mult.multiplier_I.count[3]
.sym 72047 bf_stage3_6_7.twid_mult.multiplier_I.count[1]
.sym 72048 bf_stage3_6_7.twid_mult.multiplier_I.count[2]
.sym 72051 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 72058 bf_stage3_6_7.twid_mult.multiplier_I.count[4]
.sym 72060 bf_stage3_6_7.twid_mult.multiplier_I.count[3]
.sym 72061 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 72062 CLK$SB_IO_IN_$glb_clk
.sym 72063 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 72070 bf_stage3_0_1.twid_mult.multiplier_Z.count[0]
.sym 72088 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 72095 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 72116 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 72121 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 72127 bf_stage3_0_1.twid_mult.multiplier_R.state[0]
.sym 72138 bf_stage3_0_1.twid_mult.multiplier_R.state[0]
.sym 72174 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 72184 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 72185 CLK$SB_IO_IN_$glb_clk
.sym 72723 CLK$SB_IO_IN
.sym 72745 CLK$SB_IO_IN
.sym 72783 bf_stage2_0_2.twid_mult.multiplier_I.count[0]
.sym 72788 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 72792 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 72796 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 72797 read_data[1]
.sym 72801 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 72802 bf_stage2_0_2.twid_mult.w_mult_r[14]
.sym 72806 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 72822 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 72823 bf_stage2_0_2.twid_mult.multiplier_I.count[3]
.sym 72825 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 72826 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_I3[2]
.sym 72830 bf_stage2_0_2.twid_mult.multiplier_I.state[0]
.sym 72832 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 72838 bf_stage2_0_2.twid_mult.multiplier_I.state[0]
.sym 72846 stage_1_valid
.sym 72847 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 72851 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 72853 bf_stage2_0_2.twid_mult.multiplier_I.state[0]
.sym 72854 stage_1_valid
.sym 72856 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 72867 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 72871 bf_stage2_0_2.twid_mult.multiplier_I.state[0]
.sym 72877 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_I3[2]
.sym 72878 bf_stage2_0_2.twid_mult.multiplier_I.count[3]
.sym 72880 bf_stage2_0_2.twid_mult.multiplier_I.state[0]
.sym 72889 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 72890 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 72891 bf_stage2_0_2.twid_mult.multiplier_I.state[0]
.sym 72892 bf_stage2_0_2.twid_mult.multiplier_I.count[3]
.sym 72895 bf_stage2_0_2.twid_mult.multiplier_I.state[0]
.sym 72897 stage_1_valid
.sym 72899 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 72900 CLK$SB_IO_IN_$glb_clk
.sym 72907 bf_stage2_0_2.twid_mult.multiplier_R.count[1]
.sym 72908 bf_stage2_0_2.twid_mult.multiplier_R.count[2]
.sym 72909 bf_stage2_0_2.twid_mult.multiplier_R.count[3]
.sym 72910 bf_stage2_0_2.twid_mult.multiplier_R.count[4]
.sym 72912 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_2_I3[2]
.sym 72913 bf_stage2_0_2.twid_mult.multiplier_R.count[0]
.sym 72918 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 72923 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 72928 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 72956 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 72957 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 72959 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 72963 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 72968 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 72970 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 72972 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 72985 bf_stage2_0_2.twid_mult.multiplier_Z.count[2]
.sym 72987 bf_stage2_0_2.twid_mult.multiplier_Z.count[4]
.sym 72990 bf_stage2_0_2.twid_mult.multiplier_Z.count[0]
.sym 72994 bf_stage2_0_2.twid_mult.multiplier_Z.count[3]
.sym 72996 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 73001 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 73004 bf_stage2_0_2.twid_mult.multiplier_Z.count[1]
.sym 73015 $nextpnr_ICESTORM_LC_30$O
.sym 73017 bf_stage2_0_2.twid_mult.multiplier_Z.count[0]
.sym 73021 bf_stage2_0_2.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 73024 bf_stage2_0_2.twid_mult.multiplier_Z.count[1]
.sym 73027 bf_stage2_0_2.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 73030 bf_stage2_0_2.twid_mult.multiplier_Z.count[2]
.sym 73031 bf_stage2_0_2.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 73033 bf_stage2_0_2.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 73035 bf_stage2_0_2.twid_mult.multiplier_Z.count[3]
.sym 73037 bf_stage2_0_2.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 73040 bf_stage2_0_2.twid_mult.multiplier_Z.count[4]
.sym 73043 bf_stage2_0_2.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 73046 bf_stage2_0_2.twid_mult.multiplier_Z.count[0]
.sym 73048 bf_stage2_0_2.twid_mult.multiplier_Z.count[1]
.sym 73058 bf_stage2_0_2.twid_mult.multiplier_Z.count[0]
.sym 73062 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 73063 CLK$SB_IO_IN_$glb_clk
.sym 73064 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 73066 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 73067 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 73069 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 73070 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 73074 stage_2_valid
.sym 73075 stage_2_valid
.sym 73079 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 73080 stage_2_valid
.sym 73081 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 73084 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 73091 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 73093 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 73099 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 73100 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 73108 bf_stage2_0_2.twid_mult.multiplier_Z.count[2]
.sym 73109 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 73110 bf_stage2_0_2.twid_mult.multiplier_Z.count[4]
.sym 73111 bf_stage2_0_2.twid_mult.multiplier_Z.count[1]
.sym 73115 stage_1_valid
.sym 73116 bf_stage2_0_2.twid_mult.multiplier_Z.count[2]
.sym 73117 bf_stage2_0_2.twid_mult.multiplier_Z.count[3]
.sym 73118 bf_stage2_0_2.twid_mult.multiplier_Z.count[4]
.sym 73119 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 73120 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 73121 bf_stage2_0_2.twid_mult.multiplier_Z.count[0]
.sym 73124 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I0_I3[3]
.sym 73129 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 73130 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 73133 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 73139 bf_stage2_0_2.twid_mult.multiplier_Z.count[4]
.sym 73140 bf_stage2_0_2.twid_mult.multiplier_Z.count[1]
.sym 73141 bf_stage2_0_2.twid_mult.multiplier_Z.count[0]
.sym 73142 bf_stage2_0_2.twid_mult.multiplier_Z.count[2]
.sym 73145 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 73151 bf_stage2_0_2.twid_mult.multiplier_Z.count[0]
.sym 73152 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 73153 bf_stage2_0_2.twid_mult.multiplier_Z.count[2]
.sym 73154 bf_stage2_0_2.twid_mult.multiplier_Z.count[1]
.sym 73164 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 73166 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 73175 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 73177 bf_stage2_0_2.twid_mult.multiplier_Z.count[3]
.sym 73181 bf_stage2_0_2.twid_mult.multiplier_Z.count[4]
.sym 73182 stage_1_valid
.sym 73183 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 73184 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I0_I3[3]
.sym 73185 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 73186 CLK$SB_IO_IN_$glb_clk
.sym 73188 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73190 bf_stage2_0_2.twid_mult.multiplier_R.t[12]
.sym 73191 bf_stage2_0_2.twid_mult.multiplier_R.t[11]
.sym 73192 bf_stage2_0_2.twid_mult.multiplier_R.t[9]
.sym 73193 bf_stage2_0_2.twid_mult.multiplier_R.t[10]
.sym 73194 bf_stage2_0_2.twid_mult.multiplier_R.t[5]
.sym 73196 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 73200 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 73201 stage_1_valid
.sym 73204 stage_2_valid
.sym 73212 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 73215 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 73216 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 73222 bf_stage2_0_2.twid_mult.multiplier_R.p[13]
.sym 73223 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I0_O
.sym 73232 stage_2_valid
.sym 73233 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_I2[0]
.sym 73234 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73235 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73237 bf_stage2_0_2.twid_mult.multiplier_R.p[9]
.sym 73238 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 73242 $PACKER_VCC_NET
.sym 73247 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 73249 bf_stage2_0_2.twid_mult.multiplier_R.t[9]
.sym 73253 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73255 spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73261 $nextpnr_ICESTORM_LC_33$O
.sym 73264 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73267 spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 73269 $PACKER_VCC_NET
.sym 73270 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73274 $PACKER_VCC_NET
.sym 73275 spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73277 spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 73280 bf_stage2_0_2.twid_mult.multiplier_R.p[9]
.sym 73281 bf_stage2_0_2.twid_mult.multiplier_R.t[9]
.sym 73282 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73293 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73294 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73295 $PACKER_VCC_NET
.sym 73300 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 73301 stage_2_valid
.sym 73308 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 73309 CLK$SB_IO_IN_$glb_clk
.sym 73310 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_I2[0]
.sym 73311 bf_stage2_0_2.twid_mult.multiplier_R.p[11]
.sym 73312 bf_stage2_0_2.twid_mult.multiplier_R.p[5]
.sym 73313 bf_stage2_0_2.twid_mult.multiplier_R.p[10]
.sym 73314 bf_stage2_0_2.twid_mult.multiplier_R.p[13]
.sym 73315 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73316 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73317 bf_stage2_0_2.twid_mult.multiplier_R.p[12]
.sym 73318 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73321 PIN_20$SB_IO_OUT
.sym 73328 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 73331 w_tx_ready
.sym 73334 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 73341 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 73342 bf_stage2_0_2.twid_mult.w_mult_r[12]
.sym 73343 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 73344 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 73354 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 73356 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 73357 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73362 bf_stage2_0_2.twid_mult.multiplier_R.t[12]
.sym 73371 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 73372 bf_stage2_0_2.twid_mult.multiplier_R.t[13]
.sym 73374 bf_stage2_0_2.twid_mult.multiplier_R.p[12]
.sym 73379 bf_stage2_0_2.twid_mult.multiplier_R.p[13]
.sym 73381 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73387 bf_stage2_0_2.twid_mult.multiplier_R.t[13]
.sym 73410 bf_stage2_0_2.twid_mult.multiplier_R.t[12]
.sym 73415 bf_stage2_0_2.twid_mult.multiplier_R.t[12]
.sym 73416 bf_stage2_0_2.twid_mult.multiplier_R.p[12]
.sym 73418 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73421 bf_stage2_0_2.twid_mult.multiplier_R.t[13]
.sym 73422 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73423 bf_stage2_0_2.twid_mult.multiplier_R.p[13]
.sym 73427 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 73431 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 73432 CLK$SB_IO_IN_$glb_clk
.sym 73433 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 73434 bf_stage2_0_2.twid_mult.multiplier_Z.p[5]
.sym 73435 bf_stage2_0_2.twid_mult.multiplier_Z.p[2]
.sym 73436 bf_stage2_0_2.twid_mult.multiplier_Z.p[4]
.sym 73437 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73438 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73439 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73440 bf_stage2_0_2.twid_mult.multiplier_Z.p[3]
.sym 73441 bf_stage2_0_2.twid_mult.multiplier_Z.p[6]
.sym 73442 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 73445 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 73446 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 73453 bf_stage2_0_2.twid_mult.multiplier_I.p[6]
.sym 73454 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I0_O
.sym 73457 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 73459 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 73462 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 73463 bf_stage2_0_2.twid_mult.multiplier_Z.p[3]
.sym 73465 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 73467 bf_stage2_0_2.twid_mult.multiplier_Z.p[5]
.sym 73468 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 73469 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 73475 bf_stage2_0_2.twid_mult.multiplier_R.p[11]
.sym 73478 bf_stage2_0_2.twid_mult.multiplier_R.p[14]
.sym 73481 bf_stage2_0_2.twid_mult.multiplier_R.p[12]
.sym 73496 bf_stage2_0_2.twid_mult.multiplier_I.p[2]
.sym 73500 bf_stage2_0_2.twid_mult.multiplier_I.p[5]
.sym 73502 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 73510 bf_stage2_0_2.twid_mult.multiplier_I.p[5]
.sym 73515 bf_stage2_0_2.twid_mult.multiplier_R.p[12]
.sym 73535 bf_stage2_0_2.twid_mult.multiplier_I.p[2]
.sym 73547 bf_stage2_0_2.twid_mult.multiplier_R.p[14]
.sym 73551 bf_stage2_0_2.twid_mult.multiplier_R.p[11]
.sym 73554 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 73555 CLK$SB_IO_IN_$glb_clk
.sym 73557 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73558 bf_stage2_0_2.twid_mult.multiplier_I.p[5]
.sym 73559 bf_stage2_0_2.twid_mult.multiplier_I.p[1]
.sym 73561 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73562 bf_stage2_0_2.twid_mult.multiplier_I.p[2]
.sym 73563 bf_stage2_0_2.twid_mult.multiplier_I.p[0]
.sym 73564 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73567 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 73574 spi_state[1]
.sym 73576 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 73578 bf_stage2_0_2.twid_mult.multiplier_Z.p[2]
.sym 73580 spi_state_SB_DFFESR_Q_E
.sym 73581 bf_stage2_0_2.twid_mult.multiplier_Z.p[4]
.sym 73584 bf_stage2_0_2.twid_mult.multiplier_R.p[5]
.sym 73588 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 73589 bf_stage2_0_2.twid_mult.multiplier_I.t[5]
.sym 73591 bf_stage2_0_2.twid_mult.multiplier_Z.p[6]
.sym 73601 bf_stage2_0_2.twid_mult.multiplier_I.t[4]
.sym 73602 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73608 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73609 bf_stage2_0_2.twid_mult.multiplier_I.t[0]
.sym 73611 bf_stage2_0_2.twid_mult.multiplier_I.t[3]
.sym 73615 bf_stage2_0_2.twid_mult.multiplier_I.t[1]
.sym 73616 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 73618 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73619 bf_stage2_0_2.twid_mult.multiplier_I.p[2]
.sym 73620 bf_stage2_0_2.twid_mult.multiplier_I.p[3]
.sym 73624 bf_stage2_0_2.twid_mult.multiplier_I.p[4]
.sym 73627 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 73628 bf_stage2_0_2.twid_mult.multiplier_I.t[2]
.sym 73632 bf_stage2_0_2.twid_mult.multiplier_I.t[4]
.sym 73638 bf_stage2_0_2.twid_mult.multiplier_I.t[0]
.sym 73643 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73644 bf_stage2_0_2.twid_mult.multiplier_I.t[2]
.sym 73646 bf_stage2_0_2.twid_mult.multiplier_I.p[2]
.sym 73650 bf_stage2_0_2.twid_mult.multiplier_I.t[3]
.sym 73655 bf_stage2_0_2.twid_mult.multiplier_I.p[3]
.sym 73656 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73657 bf_stage2_0_2.twid_mult.multiplier_I.t[3]
.sym 73661 bf_stage2_0_2.twid_mult.multiplier_I.t[2]
.sym 73670 bf_stage2_0_2.twid_mult.multiplier_I.t[1]
.sym 73673 bf_stage2_0_2.twid_mult.multiplier_I.p[4]
.sym 73675 bf_stage2_0_2.twid_mult.multiplier_I.t[4]
.sym 73676 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73677 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 73678 CLK$SB_IO_IN_$glb_clk
.sym 73679 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 73680 bf_stage2_0_2.twid_mult.w_mult_r[3]
.sym 73681 bf_stage2_0_2.twid_mult.w_mult_r[6]
.sym 73682 bf_stage2_0_2.twid_mult.w_mult_r[10]
.sym 73683 bf_stage2_0_2.twid_mult.w_mult_r[2]
.sym 73684 bf_stage2_0_2.twid_mult.w_mult_r[4]
.sym 73685 bf_stage2_0_2.twid_mult.w_mult_r[5]
.sym 73686 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73687 bf_stage2_0_2.twid_mult.w_mult_r[8]
.sym 73692 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 73695 bf_stage2_0_2.twid_mult.multiplier_I.t[0]
.sym 73699 PIN_20$SB_IO_OUT
.sym 73701 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 73707 bf_stage2_0_2.twid_mult.multiplier_R.p[13]
.sym 73710 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73711 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I0_O
.sym 73712 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 73713 spi_state_SB_DFFESR_Q_R[1]
.sym 73714 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73715 read_en_SB_DFFE_Q_E
.sym 73724 bf_stage2_0_2.twid_mult.multiplier_Z.p[8]
.sym 73729 bf_stage2_0_2.twid_mult.w_mult_z[2]
.sym 73732 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 73733 bf_stage2_0_2.twid_mult.multiplier_Z.p[3]
.sym 73736 bf_stage2_0_2.twid_mult.multiplier_Z.p[9]
.sym 73737 bf_stage2_0_2.twid_mult.multiplier_Z.p[5]
.sym 73738 bf_stage2_0_2.twid_mult.multiplier_Z.p[2]
.sym 73741 bf_stage2_0_2.twid_mult.multiplier_Z.p[4]
.sym 73745 bf_stage2_0_2.twid_mult.w_mult_r[3]
.sym 73746 bf_stage2_0_2.twid_mult.w_mult_z[3]
.sym 73748 bf_stage2_0_2.twid_mult.w_mult_r[2]
.sym 73751 bf_stage2_0_2.twid_mult.multiplier_Z.p[6]
.sym 73755 bf_stage2_0_2.twid_mult.multiplier_Z.p[2]
.sym 73760 bf_stage2_0_2.twid_mult.multiplier_Z.p[3]
.sym 73766 bf_stage2_0_2.twid_mult.multiplier_Z.p[9]
.sym 73772 bf_stage2_0_2.twid_mult.w_mult_z[2]
.sym 73773 bf_stage2_0_2.twid_mult.w_mult_z[3]
.sym 73774 bf_stage2_0_2.twid_mult.w_mult_r[3]
.sym 73775 bf_stage2_0_2.twid_mult.w_mult_r[2]
.sym 73780 bf_stage2_0_2.twid_mult.multiplier_Z.p[4]
.sym 73785 bf_stage2_0_2.twid_mult.multiplier_Z.p[5]
.sym 73793 bf_stage2_0_2.twid_mult.multiplier_Z.p[8]
.sym 73796 bf_stage2_0_2.twid_mult.multiplier_Z.p[6]
.sym 73800 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 73801 CLK$SB_IO_IN_$glb_clk
.sym 73803 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73804 bf_stage2_0_2.twid_mult.multiplier_Z.p[11]
.sym 73805 bf_stage2_0_2.twid_mult.multiplier_Z.p[12]
.sym 73806 bf_stage2_0_2.twid_mult.multiplier_Z.p[7]
.sym 73807 bf_stage2_0_2.twid_mult.multiplier_Z.p[14]
.sym 73808 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73809 bf_stage2_0_2.twid_mult.multiplier_Z.p[13]
.sym 73810 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73816 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73817 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 73818 bf_stage2_0_2.twid_mult.multiplier_Z.p[8]
.sym 73819 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 73820 bf_stage2_0_2.twid_mult.w_mult_r[8]
.sym 73822 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 73824 bf_stage2_0_2.twid_mult.multiplier_Z.p[9]
.sym 73826 bf_stage2_0_2.twid_mult.multiplier_Z.p[10]
.sym 73828 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 73830 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 73832 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 73834 bf_stage2_0_2.twid_mult.w_mult_r[12]
.sym 73837 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 73838 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 73847 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 73848 bf_stage2_0_2.twid_mult.w_mult_r[4]
.sym 73849 bf_stage2_0_2.twid_mult.w_mult_z[5]
.sym 73851 bf_stage2_0_2.twid_mult.w_mult_z[6]
.sym 73853 bf_stage2_0_2.twid_mult.w_mult_r[6]
.sym 73855 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 73856 bf_stage2_0_2.twid_mult.w_mult_z[4]
.sym 73857 bf_stage2_0_2.twid_mult.w_mult_r[5]
.sym 73859 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 73861 bf_stage2_0_2.twid_mult.multiplier_Z.p[11]
.sym 73863 bf_stage2_0_2.twid_mult.multiplier_Z.p[7]
.sym 73865 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 73869 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 73871 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 73872 bf_stage2_0_2.twid_mult.w_mult_z[7]
.sym 73874 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 73875 bf_stage2_0_2.twid_mult.w_mult_r[7]
.sym 73877 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 73878 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 73879 bf_stage2_0_2.twid_mult.w_mult_r[7]
.sym 73880 bf_stage2_0_2.twid_mult.w_mult_z[7]
.sym 73883 bf_stage2_0_2.twid_mult.w_mult_z[4]
.sym 73884 bf_stage2_0_2.twid_mult.w_mult_r[4]
.sym 73885 bf_stage2_0_2.twid_mult.w_mult_z[5]
.sym 73886 bf_stage2_0_2.twid_mult.w_mult_r[5]
.sym 73892 bf_stage2_0_2.twid_mult.multiplier_Z.p[11]
.sym 73895 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 73896 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 73897 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 73898 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 73902 bf_stage2_0_2.twid_mult.multiplier_Z.p[7]
.sym 73909 bf_stage2_0_2.twid_mult.w_mult_z[6]
.sym 73910 bf_stage2_0_2.twid_mult.w_mult_r[6]
.sym 73913 bf_stage2_0_2.twid_mult.w_mult_r[4]
.sym 73916 bf_stage2_0_2.twid_mult.w_mult_z[4]
.sym 73919 bf_stage2_0_2.twid_mult.w_mult_z[5]
.sym 73920 bf_stage2_0_2.twid_mult.w_mult_r[5]
.sym 73921 bf_stage2_0_2.twid_mult.w_mult_z[6]
.sym 73922 bf_stage2_0_2.twid_mult.w_mult_r[6]
.sym 73923 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 73924 CLK$SB_IO_IN_$glb_clk
.sym 73930 bf_stage2_0_2.twid_mult.w_mult_r[13]
.sym 73931 read_en_SB_DFFE_Q_E
.sym 73933 bf_stage2_0_2.twid_mult.w_mult_r[7]
.sym 73936 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 73938 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 73949 bf_stage2_0_2.twid_mult.multiplier_Z.p[12]
.sym 73950 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 73953 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 73954 bf_stage2_0_2.twid_mult.multiplier_Z.p[14]
.sym 73956 bf_stage2_0_2.twid_mult.w_mult_z[12]
.sym 73957 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 73958 bf_stage2_0_2.twid_mult.multiplier_Z.p[13]
.sym 73959 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 73969 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 73970 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 73971 bf_stage2_0_2.twid_mult.w_mult_z[7]
.sym 73974 bf_stage2_0_2.twid_mult.w_mult_z[12]
.sym 73979 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 73980 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 73985 read_en_SB_DFFE_Q_E
.sym 73987 bf_stage2_0_2.twid_mult.w_mult_r[14]
.sym 73988 bf_stage2_0_2.twid_mult.w_mult_z[14]
.sym 73989 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 73990 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 73991 bf_stage2_0_2.twid_mult.w_mult_z[13]
.sym 73993 $PACKER_VCC_NET
.sym 73994 bf_stage2_0_2.twid_mult.w_mult_r[12]
.sym 73995 bf_stage2_0_2.twid_mult.w_mult_r[13]
.sym 73996 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 73998 bf_stage2_0_2.twid_mult.w_mult_r[7]
.sym 74000 bf_stage2_0_2.twid_mult.w_mult_r[14]
.sym 74001 bf_stage2_0_2.twid_mult.w_mult_z[14]
.sym 74003 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 74006 $PACKER_VCC_NET
.sym 74012 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 74013 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 74014 bf_stage2_0_2.twid_mult.w_mult_r[7]
.sym 74018 bf_stage2_0_2.twid_mult.w_mult_z[13]
.sym 74019 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 74020 bf_stage2_0_2.twid_mult.w_mult_r[13]
.sym 74024 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 74025 bf_stage2_0_2.twid_mult.w_mult_z[13]
.sym 74027 bf_stage2_0_2.twid_mult.w_mult_r[13]
.sym 74030 bf_stage2_0_2.twid_mult.w_mult_z[12]
.sym 74031 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 74033 bf_stage2_0_2.twid_mult.w_mult_r[12]
.sym 74036 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 74037 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 74038 bf_stage2_0_2.twid_mult.w_mult_z[7]
.sym 74042 bf_stage2_0_2.twid_mult.w_mult_z[13]
.sym 74046 read_en_SB_DFFE_Q_E
.sym 74047 CLK$SB_IO_IN_$glb_clk
.sym 74049 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74050 bf_stage2_0_2.twid_mult.multiplier_I.t[13]
.sym 74051 bf_stage2_0_2.twid_mult.multiplier_I.t[12]
.sym 74052 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 74053 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 74054 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 74056 bf_stage2_0_2.twid_mult.multiplier_I.t[14]
.sym 74059 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 74061 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 74071 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 74074 bf_stage2_0_2.twid_mult.w_mult_z[14]
.sym 74081 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 74082 bf_stage2_0_2.twid_mult.multiplier_I.p[10]
.sym 74083 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 74091 bf_stage3_2_3.w_e_re[8]
.sym 74092 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 74094 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74097 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74103 bf_stage2_0_2.twid_mult.multiplier_I.t[11]
.sym 74106 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74107 bf_stage2_0_2.twid_mult.multiplier_I.p[12]
.sym 74108 bf_stage2_0_2.twid_mult.multiplier_I.t[12]
.sym 74109 bf_stage2_0_2.twid_mult.multiplier_I.p[11]
.sym 74111 bf_stage2_0_2.twid_mult.multiplier_I.p[13]
.sym 74115 bf_stage2_0_2.twid_mult.multiplier_I.t[13]
.sym 74116 PIN_20$SB_IO_OUT
.sym 74118 bf_stage3_2_3.twid_mult.w_neg_y[7]
.sym 74119 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74121 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 74123 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74125 bf_stage2_0_2.twid_mult.multiplier_I.t[11]
.sym 74126 bf_stage2_0_2.twid_mult.multiplier_I.p[11]
.sym 74129 bf_stage2_0_2.twid_mult.multiplier_I.p[12]
.sym 74130 bf_stage2_0_2.twid_mult.multiplier_I.t[12]
.sym 74132 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74136 bf_stage3_2_3.w_e_re[8]
.sym 74137 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 74138 bf_stage3_2_3.twid_mult.w_neg_y[7]
.sym 74141 bf_stage2_0_2.twid_mult.multiplier_I.p[11]
.sym 74142 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74144 bf_stage2_0_2.twid_mult.multiplier_I.t[11]
.sym 74150 PIN_20$SB_IO_OUT
.sym 74153 bf_stage2_0_2.twid_mult.multiplier_I.p[13]
.sym 74155 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74156 bf_stage2_0_2.twid_mult.multiplier_I.t[13]
.sym 74160 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74161 bf_stage2_0_2.twid_mult.multiplier_I.t[13]
.sym 74162 bf_stage2_0_2.twid_mult.multiplier_I.p[13]
.sym 74166 bf_stage2_0_2.twid_mult.multiplier_I.t[12]
.sym 74167 bf_stage2_0_2.twid_mult.multiplier_I.p[12]
.sym 74168 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74169 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 74170 CLK$SB_IO_IN_$glb_clk
.sym 74171 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74172 bf_stage3_2_3.twid_mult.multiplier_Z.t[12]
.sym 74173 bf_stage3_2_3.twid_mult.multiplier_Z.t[14]
.sym 74174 bf_stage3_2_3.twid_mult.multiplier_Z.t[9]
.sym 74176 bf_stage3_2_3.twid_mult.multiplier_Z.t[11]
.sym 74177 bf_stage3_2_3.twid_mult.multiplier_Z.t[8]
.sym 74178 bf_stage3_2_3.twid_mult.multiplier_Z.t[10]
.sym 74179 bf_stage3_2_3.twid_mult.multiplier_Z.t[13]
.sym 74189 bf_stage2_0_2.twid_mult.multiplier_I.p[8]
.sym 74191 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 74194 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 74195 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74198 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74199 bf_stage3_2_3.twid_mult.multiplier_Z.t[8]
.sym 74201 bf_stage3_2_3.twid_mult.multiplier_Z.t[10]
.sym 74202 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 74217 bf_stage2_0_2.twid_mult.multiplier_Z.p[12]
.sym 74224 bf_stage2_0_2.twid_mult.multiplier_Z.p[10]
.sym 74226 bf_stage2_0_2.twid_mult.multiplier_Z.p[14]
.sym 74230 bf_stage2_0_2.twid_mult.multiplier_Z.p[13]
.sym 74240 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 74249 bf_stage2_0_2.twid_mult.multiplier_Z.p[13]
.sym 74267 bf_stage2_0_2.twid_mult.multiplier_Z.p[12]
.sym 74272 bf_stage2_0_2.twid_mult.multiplier_Z.p[10]
.sym 74282 bf_stage2_0_2.twid_mult.multiplier_Z.p[14]
.sym 74292 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 74293 CLK$SB_IO_IN_$glb_clk
.sym 74296 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74300 bf_stage3_2_3.twid_mult.multiplier_R.p[6]
.sym 74302 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 74310 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 74315 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 74317 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 74319 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74321 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 74322 bf_stage3_2_3.twid_mult.multiplier_I.t[10]
.sym 74324 bf_stage3_2_3.twid_mult.multiplier_I.t[8]
.sym 74325 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 74326 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74327 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 74328 bf_stage3_2_3.twid_mult.multiplier_Z.t[7]
.sym 74338 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 74341 bf_stage2_0_2.twid_mult.multiplier_I.p[14]
.sym 74346 bf_stage2_0_2.twid_mult.multiplier_I.p[13]
.sym 74352 bf_stage2_0_2.twid_mult.multiplier_I.p[10]
.sym 74400 bf_stage2_0_2.twid_mult.multiplier_I.p[10]
.sym 74408 bf_stage2_0_2.twid_mult.multiplier_I.p[14]
.sym 74411 bf_stage2_0_2.twid_mult.multiplier_I.p[13]
.sym 74415 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 74416 CLK$SB_IO_IN_$glb_clk
.sym 74418 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74419 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74420 bf_stage3_2_3.twid_mult.multiplier_Z.p[8]
.sym 74421 bf_stage3_2_3.twid_mult.multiplier_Z.p[9]
.sym 74422 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74423 bf_stage3_2_3.twid_mult.multiplier_Z.p[7]
.sym 74424 bf_stage3_2_3.twid_mult.multiplier_Z.p[10]
.sym 74425 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74426 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 74429 bf_stage3_6_7.twid_mult.multiplier_Z.p[7]
.sym 74430 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 74431 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 74435 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 74441 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74447 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74452 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 74463 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74464 bf_stage3_2_3.twid_mult.multiplier_I.p[7]
.sym 74469 bf_stage3_2_3.twid_mult.multiplier_I.t[7]
.sym 74470 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74473 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74474 bf_stage3_2_3.twid_mult.multiplier_I.p[10]
.sym 74476 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74478 bf_stage3_2_3.twid_mult.multiplier_I.p[8]
.sym 74479 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74482 bf_stage3_2_3.twid_mult.multiplier_I.t[10]
.sym 74484 bf_stage3_2_3.twid_mult.multiplier_I.t[8]
.sym 74485 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74487 bf_stage3_2_3.twid_mult.multiplier_I.p[9]
.sym 74488 bf_stage3_2_3.twid_mult.multiplier_I.t[9]
.sym 74498 bf_stage3_2_3.twid_mult.multiplier_I.p[7]
.sym 74499 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74500 bf_stage3_2_3.twid_mult.multiplier_I.t[7]
.sym 74504 bf_stage3_2_3.twid_mult.multiplier_I.t[9]
.sym 74505 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74507 bf_stage3_2_3.twid_mult.multiplier_I.p[9]
.sym 74510 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74512 bf_stage3_2_3.twid_mult.multiplier_I.p[8]
.sym 74513 bf_stage3_2_3.twid_mult.multiplier_I.t[8]
.sym 74516 bf_stage3_2_3.twid_mult.multiplier_I.t[9]
.sym 74517 bf_stage3_2_3.twid_mult.multiplier_I.p[9]
.sym 74519 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74522 bf_stage3_2_3.twid_mult.multiplier_I.p[7]
.sym 74524 bf_stage3_2_3.twid_mult.multiplier_I.t[7]
.sym 74525 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74528 bf_stage3_2_3.twid_mult.multiplier_I.t[8]
.sym 74529 bf_stage3_2_3.twid_mult.multiplier_I.p[8]
.sym 74531 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74534 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74536 bf_stage3_2_3.twid_mult.multiplier_I.t[10]
.sym 74537 bf_stage3_2_3.twid_mult.multiplier_I.p[10]
.sym 74538 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74539 CLK$SB_IO_IN_$glb_clk
.sym 74540 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74541 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 74542 bf_stage3_2_3.twid_mult.w_mult_z[12]
.sym 74543 bf_stage3_2_3.twid_mult.w_mult_z[11]
.sym 74544 bf_stage3_2_3.twid_mult.w_mult_z[8]
.sym 74545 bf_stage3_2_3.twid_mult.w_mult_z[7]
.sym 74546 bf_stage3_2_3.twid_mult.w_mult_z[13]
.sym 74547 bf_stage3_2_3.twid_mult.w_mult_z[9]
.sym 74548 bf_stage3_2_3.twid_mult.w_mult_z[10]
.sym 74551 stage_2_valid
.sym 74554 bf_stage2_0_2.twid_mult.multiplier_I.p[7]
.sym 74560 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 74563 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 74567 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 74572 bf_stage3_2_3.twid_mult.w_mult_z[10]
.sym 74574 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 74575 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74576 bf_stage3_2_3.twid_mult.w_mult_z[12]
.sym 74584 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74586 bf_stage3_2_3.twid_mult.multiplier_I.p[9]
.sym 74593 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 74594 bf_stage3_2_3.twid_mult.multiplier_I.t[10]
.sym 74597 bf_stage3_2_3.twid_mult.multiplier_I.p[10]
.sym 74599 bf_stage3_2_3.twid_mult.w_mult_z[12]
.sym 74600 bf_stage3_2_3.twid_mult.w_mult_z[11]
.sym 74601 bf_stage3_2_3.twid_mult.w_mult_z[8]
.sym 74602 bf_stage3_2_3.twid_mult.w_mult_z[7]
.sym 74612 bf_stage3_2_3.twid_mult.w_mult_z[9]
.sym 74618 bf_stage3_2_3.twid_mult.w_mult_z[12]
.sym 74622 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74623 bf_stage3_2_3.twid_mult.multiplier_I.t[10]
.sym 74624 bf_stage3_2_3.twid_mult.multiplier_I.p[10]
.sym 74629 bf_stage3_2_3.twid_mult.multiplier_I.p[10]
.sym 74636 bf_stage3_2_3.twid_mult.w_mult_z[7]
.sym 74640 bf_stage3_2_3.twid_mult.w_mult_z[8]
.sym 74647 bf_stage3_2_3.twid_mult.w_mult_z[9]
.sym 74651 bf_stage3_2_3.twid_mult.multiplier_I.p[9]
.sym 74660 bf_stage3_2_3.twid_mult.w_mult_z[11]
.sym 74661 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 74662 CLK$SB_IO_IN_$glb_clk
.sym 74664 bf_stage3_2_3.twid_mult.multiplier_I.p[14]
.sym 74665 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 74666 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 74667 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 74668 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 74669 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 74670 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 74671 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 74681 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 74683 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 74688 bf_stage3_2_3.twid_mult.w_mult_z[11]
.sym 74690 bf_stage3_2_3.twid_mult.w_mult_z[8]
.sym 74696 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 74699 bf_stage3_6_7.twid_mult.w_mult_z[2]
.sym 74705 bf_stage3_2_3.twid_mult.multiplier_I.p[11]
.sym 74709 bf_stage3_2_3.twid_mult.w_mult_i[12]
.sym 74711 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 74712 bf_stage3_2_3.twid_mult.multiplier_I.p[13]
.sym 74716 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 74717 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 74718 bf_stage3_2_3.twid_mult.w_mult_i[11]
.sym 74726 bf_stage3_2_3.twid_mult.w_neg_z[11]
.sym 74727 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 74728 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 74729 bf_stage3_2_3.twid_mult.multiplier_I.p[14]
.sym 74731 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 74734 bf_stage3_2_3.twid_mult.w_neg_z[11]
.sym 74735 bf_stage3_2_3.twid_mult.w_neg_z[12]
.sym 74736 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 74741 bf_stage3_2_3.twid_mult.multiplier_I.p[14]
.sym 74746 bf_stage3_2_3.twid_mult.multiplier_I.p[13]
.sym 74750 bf_stage3_2_3.twid_mult.w_mult_i[12]
.sym 74752 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 74753 bf_stage3_2_3.twid_mult.w_neg_z[12]
.sym 74756 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 74757 bf_stage3_2_3.twid_mult.w_mult_i[12]
.sym 74758 bf_stage3_2_3.twid_mult.w_neg_z[12]
.sym 74759 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 74762 bf_stage3_2_3.twid_mult.w_neg_z[11]
.sym 74763 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 74764 bf_stage3_2_3.twid_mult.w_mult_i[11]
.sym 74765 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 74769 bf_stage3_2_3.twid_mult.multiplier_I.p[11]
.sym 74774 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 74776 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 74777 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 74780 bf_stage3_2_3.twid_mult.w_neg_z[11]
.sym 74782 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 74783 bf_stage3_2_3.twid_mult.w_mult_i[11]
.sym 74784 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 74785 CLK$SB_IO_IN_$glb_clk
.sym 74787 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 74788 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 74789 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 74790 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 74791 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 74792 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 74793 bf_stage3_2_3.twid_mult.w_mult_r[10]
.sym 74794 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 74797 PIN_20$SB_IO_OUT
.sym 74804 bf_stage3_2_3.twid_mult.w_mult_r[8]
.sym 74807 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 74812 bf_stage3_6_7.twid_mult.w_mult_z[6]
.sym 74813 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 74817 bf_stage3_0_1.twid_mult.multiplier_Z.t[10]
.sym 74819 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 74820 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 74821 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 74831 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 74834 bf_stage3_0_1.twid_mult.multiplier_Z.t[12]
.sym 74835 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 74837 bf_stage3_2_3.twid_mult.w_mult_r[14]
.sym 74838 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74839 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 74840 bf_stage3_2_3.twid_mult.multiplier_I.p[12]
.sym 74841 bf_stage3_2_3.twid_mult.w_mult_z[14]
.sym 74843 bf_stage3_2_3.twid_mult.w_mult_r[11]
.sym 74845 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 74846 bf_stage3_2_3.twid_mult.w_mult_z[12]
.sym 74847 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 74848 bf_stage3_2_3.twid_mult.w_mult_z[11]
.sym 74849 bf_stage3_0_1.twid_mult.multiplier_Z.p[12]
.sym 74850 bf_stage3_2_3.twid_mult.w_mult_z[8]
.sym 74853 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 74854 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 74855 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 74856 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 74857 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 74859 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 74861 bf_stage3_2_3.twid_mult.w_mult_r[11]
.sym 74862 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 74863 bf_stage3_2_3.twid_mult.w_mult_z[11]
.sym 74864 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 74867 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 74868 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 74869 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 74870 bf_stage3_2_3.twid_mult.w_mult_z[8]
.sym 74873 bf_stage3_2_3.twid_mult.w_mult_z[14]
.sym 74874 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 74875 bf_stage3_2_3.twid_mult.w_mult_r[14]
.sym 74876 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 74879 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 74880 bf_stage3_2_3.twid_mult.w_mult_z[12]
.sym 74881 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 74882 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 74886 bf_stage3_2_3.twid_mult.multiplier_I.p[12]
.sym 74891 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74893 bf_stage3_0_1.twid_mult.multiplier_Z.p[12]
.sym 74894 bf_stage3_0_1.twid_mult.multiplier_Z.t[12]
.sym 74897 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 74898 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 74899 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 74903 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 74907 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 74908 CLK$SB_IO_IN_$glb_clk
.sym 74910 bf_stage3_0_1.twid_mult.multiplier_Z.p[13]
.sym 74911 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 74912 bf_stage3_0_1.twid_mult.multiplier_Z.p[14]
.sym 74913 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 74914 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 74915 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 74916 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 74917 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74919 bf_stage3_2_3.twid_mult.multiplier_R.p[11]
.sym 74921 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 74922 bf_stage3_2_3.twid_mult.multiplier_I.p[11]
.sym 74923 bf_stage3_2_3.twid_mult.w_mult_r[14]
.sym 74924 bf_stage3_2_3.twid_mult.multiplier_I.p[13]
.sym 74931 bf_stage3_2_3.twid_mult.w_mult_r[11]
.sym 74938 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 74943 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 74945 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 74953 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 74956 bf_stage3_0_1.twid_mult.multiplier_Z.t[11]
.sym 74960 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 74961 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 74964 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 74965 bf_stage3_0_1.twid_mult.multiplier_Z.t[12]
.sym 74968 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 74971 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 74975 bf_stage3_0_1.twid_mult.multiplier_Z.t[13]
.sym 74976 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 74977 bf_stage3_0_1.twid_mult.multiplier_Z.t[10]
.sym 74978 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 74979 bf_stage3_6_7.twid_mult.w_mult_z[13]
.sym 74985 bf_stage3_0_1.twid_mult.multiplier_Z.t[12]
.sym 74990 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 74991 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 74992 bf_stage3_6_7.twid_mult.w_mult_z[13]
.sym 74993 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 75008 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 75010 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 75011 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 75014 bf_stage3_0_1.twid_mult.multiplier_Z.t[10]
.sym 75023 bf_stage3_0_1.twid_mult.multiplier_Z.t[11]
.sym 75026 bf_stage3_0_1.twid_mult.multiplier_Z.t[13]
.sym 75030 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 75031 CLK$SB_IO_IN_$glb_clk
.sym 75032 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 75033 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 75034 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 75035 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 75036 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 75037 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 75038 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 75039 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 75040 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 75043 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 75049 bf_stage3_6_7.twid_mult.w_mult_z[3]
.sym 75052 bf_stage3_0_1.twid_mult.multiplier_Z.p[13]
.sym 75053 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 75056 bf_stage3_0_1.twid_mult.multiplier_Z.p[14]
.sym 75061 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 75065 bf_stage3_6_7.twid_mult.w_mult_z[13]
.sym 75066 bf_stage3_6_7.twid_mult.w_mult_r[14]
.sym 75076 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 75077 bf_stage3_6_7.twid_mult.w_mult_r[14]
.sym 75086 bf_stage3_6_7.twid_mult.w_neg_z[14]
.sym 75089 bf_stage3_6_7.twid_mult.w_mult_i[14]
.sym 75090 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 75091 bf_stage3_6_7.twid_mult.w_mult_z[13]
.sym 75092 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 75096 bf_stage3_6_7.twid_mult.w_mult_r[13]
.sym 75097 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 75098 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 75099 bf_stage3_6_7.twid_mult.w_mult_z[14]
.sym 75100 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 75101 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 75103 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 75104 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 75107 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 75109 bf_stage3_6_7.twid_mult.w_mult_r[13]
.sym 75110 bf_stage3_6_7.twid_mult.w_mult_z[13]
.sym 75114 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 75116 bf_stage3_6_7.twid_mult.w_mult_r[13]
.sym 75119 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 75125 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 75126 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 75127 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 75128 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 75139 bf_stage3_6_7.twid_mult.w_mult_z[13]
.sym 75143 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 75144 bf_stage3_6_7.twid_mult.w_neg_z[14]
.sym 75145 bf_stage3_6_7.twid_mult.w_mult_i[14]
.sym 75146 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 75149 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 75150 bf_stage3_6_7.twid_mult.w_mult_z[14]
.sym 75151 bf_stage3_6_7.twid_mult.w_mult_r[14]
.sym 75152 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 75156 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 75157 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 75158 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 75159 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 75160 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 75161 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 75162 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 75163 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 75169 bf_stage3_6_7.twid_mult.w_mult_i[13]
.sym 75170 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 75181 bf_stage3_6_7.twid_mult.multiplier_R.p[12]
.sym 75182 bf_stage3_6_7.twid_mult.w_mult_r[13]
.sym 75184 bf_stage3_6_7.twid_mult.multiplier_Z.p[8]
.sym 75186 bf_stage3_6_7.twid_mult.w_mult_z[2]
.sym 75187 bf_stage3_6_7.twid_mult.w_mult_z[0]
.sym 75188 bf_stage3_6_7.twid_mult.w_mult_z[4]
.sym 75189 bf_stage3_6_7.twid_mult.multiplier_R.p[14]
.sym 75190 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 75198 bf_stage3_6_7.twid_mult.w_mult_z[8]
.sym 75200 bf_stage3_6_7.twid_mult.w_mult_z[12]
.sym 75203 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 75204 bf_stage3_6_7.twid_mult.w_mult_z[11]
.sym 75205 bf_stage3_6_7.twid_mult.w_mult_z[7]
.sym 75210 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 75212 bf_stage3_6_7.twid_mult.w_mult_z[11]
.sym 75213 bf_stage3_6_7.twid_mult.w_mult_r[8]
.sym 75214 bf_stage3_6_7.twid_mult.w_mult_r[12]
.sym 75215 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 75216 bf_stage3_6_7.twid_mult.w_mult_r[11]
.sym 75217 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 75219 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 75220 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 75221 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 75224 bf_stage3_6_7.twid_mult.multiplier_Z.p[7]
.sym 75232 bf_stage3_6_7.twid_mult.multiplier_Z.p[7]
.sym 75236 bf_stage3_6_7.twid_mult.w_mult_r[12]
.sym 75237 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 75238 bf_stage3_6_7.twid_mult.w_mult_z[12]
.sym 75239 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 75242 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 75243 bf_stage3_6_7.twid_mult.w_mult_r[12]
.sym 75245 bf_stage3_6_7.twid_mult.w_mult_z[12]
.sym 75248 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 75249 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 75250 bf_stage3_6_7.twid_mult.w_mult_z[7]
.sym 75251 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 75257 bf_stage3_6_7.twid_mult.w_mult_z[12]
.sym 75260 bf_stage3_6_7.twid_mult.w_mult_z[8]
.sym 75261 bf_stage3_6_7.twid_mult.w_mult_r[8]
.sym 75262 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 75263 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 75266 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 75267 bf_stage3_6_7.twid_mult.w_mult_r[11]
.sym 75268 bf_stage3_6_7.twid_mult.w_mult_z[11]
.sym 75272 bf_stage3_6_7.twid_mult.w_mult_z[11]
.sym 75273 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 75274 bf_stage3_6_7.twid_mult.w_mult_r[11]
.sym 75275 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 75276 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 75277 CLK$SB_IO_IN_$glb_clk
.sym 75279 bf_stage3_6_7.twid_mult.w_mult_r[8]
.sym 75280 bf_stage3_6_7.twid_mult.w_mult_r[12]
.sym 75281 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 75282 bf_stage3_6_7.twid_mult.w_mult_r[11]
.sym 75283 bf_stage3_6_7.twid_mult.w_mult_r[14]
.sym 75284 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 75285 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 75286 bf_stage3_6_7.twid_mult.w_mult_r[13]
.sym 75300 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 75303 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 75304 bf_stage3_6_7.twid_mult.w_mult_z[6]
.sym 75306 bf_stage3_6_7.twid_mult.multiplier_Z.p[14]
.sym 75311 bf_stage3_6_7.twid_mult.multiplier_Z.p[1]
.sym 75312 bf_stage3_6_7.twid_mult.w_mult_z[14]
.sym 75313 bf_stage3_6_7.twid_mult.multiplier_Z.p[3]
.sym 75321 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 75323 bf_stage3_6_7.twid_mult.multiplier_Z.p[9]
.sym 75336 bf_stage3_6_7.twid_mult.multiplier_Z.p[10]
.sym 75341 bf_stage3_6_7.twid_mult.multiplier_Z.p[12]
.sym 75343 bf_stage3_6_7.twid_mult.multiplier_Z.p[13]
.sym 75344 bf_stage3_6_7.twid_mult.multiplier_Z.p[8]
.sym 75345 bf_stage3_6_7.twid_mult.multiplier_Z.p[11]
.sym 75347 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 75354 bf_stage3_6_7.twid_mult.multiplier_Z.p[9]
.sym 75361 bf_stage3_6_7.twid_mult.multiplier_Z.p[8]
.sym 75366 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 75373 bf_stage3_6_7.twid_mult.multiplier_Z.p[12]
.sym 75380 bf_stage3_6_7.twid_mult.multiplier_Z.p[13]
.sym 75389 bf_stage3_6_7.twid_mult.multiplier_Z.p[10]
.sym 75396 bf_stage3_6_7.twid_mult.multiplier_Z.p[11]
.sym 75399 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 75400 CLK$SB_IO_IN_$glb_clk
.sym 75402 bf_stage3_6_7.twid_mult.w_mult_r[0]
.sym 75403 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 75404 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 75405 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 75406 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 75407 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 75408 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_I3[2]
.sym 75409 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 75414 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 75417 bf_stage3_6_7.twid_mult.multiplier_Z.p[9]
.sym 75425 bf_stage3_6_7.twid_mult.multiplier_R.p[8]
.sym 75428 bf_stage3_4_5.twid_mult.multiplier_I.p[14]
.sym 75430 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 75433 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 75436 bf_stage3_4_5.twid_mult.multiplier_I.t[9]
.sym 75452 bf_stage3_6_7.twid_mult.multiplier_Z.p[2]
.sym 75462 bf_stage3_6_7.twid_mult.multiplier_Z.p[5]
.sym 75466 bf_stage3_6_7.twid_mult.multiplier_Z.p[14]
.sym 75468 bf_stage3_6_7.twid_mult.multiplier_Z.p[4]
.sym 75470 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 75471 bf_stage3_6_7.twid_mult.multiplier_Z.p[1]
.sym 75473 bf_stage3_6_7.twid_mult.multiplier_Z.p[3]
.sym 75474 bf_stage3_6_7.twid_mult.multiplier_Z.p[6]
.sym 75479 bf_stage3_6_7.twid_mult.multiplier_Z.p[5]
.sym 75482 bf_stage3_6_7.twid_mult.multiplier_Z.p[3]
.sym 75491 bf_stage3_6_7.twid_mult.multiplier_Z.p[14]
.sym 75495 bf_stage3_6_7.twid_mult.multiplier_Z.p[2]
.sym 75500 bf_stage3_6_7.twid_mult.multiplier_Z.p[4]
.sym 75506 bf_stage3_6_7.twid_mult.multiplier_Z.p[1]
.sym 75512 bf_stage3_6_7.twid_mult.multiplier_Z.p[6]
.sym 75522 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 75523 CLK$SB_IO_IN_$glb_clk
.sym 75525 bf_stage3_6_7.twid_mult.w_mult_r[1]
.sym 75526 bf_stage3_6_7.twid_mult.w_mult_r[3]
.sym 75528 bf_stage3_6_7.twid_mult.w_mult_r[4]
.sym 75529 bf_stage3_6_7.twid_mult.w_mult_r[2]
.sym 75532 bf_stage3_6_7.twid_mult.w_mult_r[5]
.sym 75535 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 75537 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 75541 bf_stage3_6_7.twid_mult.multiplier_I.t[0]
.sym 75542 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 75544 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 75549 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 75555 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 75556 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 75558 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 75559 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 75560 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 75568 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 75570 bf_stage3_4_5.twid_mult.multiplier_I.t[13]
.sym 75576 bf_stage3_4_5.twid_mult.multiplier_I.t[11]
.sym 75579 bf_stage3_4_5.twid_mult.multiplier_I.t[10]
.sym 75580 bf_stage3_4_5.twid_mult.multiplier_I.t[12]
.sym 75586 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 75588 stage_2_valid
.sym 75596 bf_stage3_4_5.twid_mult.multiplier_I.t[9]
.sym 75608 stage_2_valid
.sym 75611 bf_stage3_4_5.twid_mult.multiplier_I.t[10]
.sym 75624 bf_stage3_4_5.twid_mult.multiplier_I.t[12]
.sym 75629 bf_stage3_4_5.twid_mult.multiplier_I.t[9]
.sym 75636 bf_stage3_4_5.twid_mult.multiplier_I.t[11]
.sym 75642 bf_stage3_4_5.twid_mult.multiplier_I.t[13]
.sym 75645 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 75646 CLK$SB_IO_IN_$glb_clk
.sym 75647 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 75648 bf_stage3_6_7.twid_mult.multiplier_R.state[0]
.sym 75649 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 75650 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 75651 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 75652 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 75653 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 75654 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 75667 bf_stage3_6_7.twid_mult.multiplier_R.t[3]
.sym 75675 bf_stage3_6_7.twid_mult.multiplier_Z.p[8]
.sym 75676 bf_stage3_6_7.twid_mult.multiplier_Z.t[7]
.sym 75677 bf_stage3_4_5.twid_mult.multiplier_I.t[13]
.sym 75678 bf_stage3_6_7.twid_mult.multiplier_Z.t[6]
.sym 75679 bf_stage3_6_7.twid_mult.multiplier_Z.t[9]
.sym 75681 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 75683 bf_stage3_6_7.twid_mult.multiplier_Z.t[8]
.sym 75700 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 75708 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 75711 bf_stage3_6_7.twid_mult.multiplier_R.t[4]
.sym 75714 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 75718 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 75719 bf_stage3_6_7.twid_mult.multiplier_R.t[3]
.sym 75740 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 75753 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 75761 bf_stage3_6_7.twid_mult.multiplier_R.t[3]
.sym 75765 bf_stage3_6_7.twid_mult.multiplier_R.t[4]
.sym 75768 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 75769 CLK$SB_IO_IN_$glb_clk
.sym 75770 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 75773 bf_stage3_6_7.twid_mult.multiplier_Z.count[2]
.sym 75774 bf_stage3_6_7.twid_mult.multiplier_Z.count[3]
.sym 75775 bf_stage3_6_7.twid_mult.multiplier_Z.count[4]
.sym 75776 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 75777 bf_stage3_6_7.twid_mult.multiplier_Z.count[1]
.sym 75778 bf_stage3_6_7.twid_mult.multiplier_Z.count[0]
.sym 75786 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 75792 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 75795 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 75796 bf_stage3_4_5.twid_mult.multiplier_I.p[11]
.sym 75797 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 75798 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 75799 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 75804 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 75812 bf_stage3_6_7.twid_mult.multiplier_Z.p[7]
.sym 75814 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 75819 bf_stage3_6_7.twid_mult.multiplier_Z.p[8]
.sym 75822 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75828 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75831 bf_stage3_6_7.twid_mult.multiplier_Z.p[9]
.sym 75832 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75833 bf_stage3_6_7.twid_mult.multiplier_Z.p[6]
.sym 75836 bf_stage3_6_7.twid_mult.multiplier_Z.t[7]
.sym 75838 bf_stage3_6_7.twid_mult.multiplier_Z.t[6]
.sym 75839 bf_stage3_6_7.twid_mult.multiplier_Z.t[9]
.sym 75841 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 75842 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75843 bf_stage3_6_7.twid_mult.multiplier_Z.t[8]
.sym 75846 bf_stage3_6_7.twid_mult.multiplier_Z.t[7]
.sym 75847 bf_stage3_6_7.twid_mult.multiplier_Z.p[7]
.sym 75848 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75851 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75853 bf_stage3_6_7.twid_mult.multiplier_Z.p[9]
.sym 75854 bf_stage3_6_7.twid_mult.multiplier_Z.t[9]
.sym 75858 bf_stage3_6_7.twid_mult.multiplier_Z.t[6]
.sym 75859 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75860 bf_stage3_6_7.twid_mult.multiplier_Z.p[6]
.sym 75863 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75865 bf_stage3_6_7.twid_mult.multiplier_Z.p[9]
.sym 75866 bf_stage3_6_7.twid_mult.multiplier_Z.t[9]
.sym 75870 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75871 bf_stage3_6_7.twid_mult.multiplier_Z.p[7]
.sym 75872 bf_stage3_6_7.twid_mult.multiplier_Z.t[7]
.sym 75875 bf_stage3_6_7.twid_mult.multiplier_Z.t[6]
.sym 75876 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75877 bf_stage3_6_7.twid_mult.multiplier_Z.p[6]
.sym 75881 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75882 bf_stage3_6_7.twid_mult.multiplier_Z.p[8]
.sym 75883 bf_stage3_6_7.twid_mult.multiplier_Z.t[8]
.sym 75888 bf_stage3_6_7.twid_mult.multiplier_Z.t[8]
.sym 75889 bf_stage3_6_7.twid_mult.multiplier_Z.p[8]
.sym 75890 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75891 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 75892 CLK$SB_IO_IN_$glb_clk
.sym 75893 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 75894 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 75896 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 75897 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 75898 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 75899 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 75900 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[0]
.sym 75901 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 75911 stage_2_valid
.sym 75921 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 75924 bf_stage3_4_5.twid_mult.multiplier_I.p[14]
.sym 75928 bf_stage3_4_5.twid_mult.multiplier_I.t[9]
.sym 75935 bf_stage3_4_5.twid_mult.multiplier_I.t[9]
.sym 75936 bf_stage3_4_5.twid_mult.multiplier_I.t[11]
.sym 75937 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75938 bf_stage3_4_5.twid_mult.multiplier_I.t[14]
.sym 75939 bf_stage3_4_5.twid_mult.multiplier_I.p[5]
.sym 75941 bf_stage3_4_5.twid_mult.multiplier_I.p[11]
.sym 75942 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75943 bf_stage3_4_5.twid_mult.multiplier_I.p[9]
.sym 75946 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 75947 bf_stage3_4_5.twid_mult.multiplier_I.t[13]
.sym 75948 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75949 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75950 bf_stage3_4_5.twid_mult.multiplier_I.p[14]
.sym 75952 bf_stage3_4_5.twid_mult.multiplier_I.t[5]
.sym 75953 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75955 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 75960 bf_stage3_4_5.twid_mult.multiplier_I.p[13]
.sym 75968 bf_stage3_4_5.twid_mult.multiplier_I.t[9]
.sym 75970 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75971 bf_stage3_4_5.twid_mult.multiplier_I.p[9]
.sym 75974 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75975 bf_stage3_4_5.twid_mult.multiplier_I.p[13]
.sym 75976 bf_stage3_4_5.twid_mult.multiplier_I.t[13]
.sym 75981 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75982 bf_stage3_4_5.twid_mult.multiplier_I.p[13]
.sym 75983 bf_stage3_4_5.twid_mult.multiplier_I.t[13]
.sym 75993 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75994 bf_stage3_4_5.twid_mult.multiplier_I.p[5]
.sym 75995 bf_stage3_4_5.twid_mult.multiplier_I.t[5]
.sym 76004 bf_stage3_4_5.twid_mult.multiplier_I.p[11]
.sym 76005 bf_stage3_4_5.twid_mult.multiplier_I.t[11]
.sym 76006 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 76011 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 76012 bf_stage3_4_5.twid_mult.multiplier_I.t[14]
.sym 76013 bf_stage3_4_5.twid_mult.multiplier_I.p[14]
.sym 76014 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 76015 CLK$SB_IO_IN_$glb_clk
.sym 76016 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 76017 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 76018 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 76019 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I1[0]
.sym 76021 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 76023 bf_stage3_0_1.twid_mult.multiplier_Z.state[0]
.sym 76026 stage_2_valid
.sym 76032 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 76034 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 76036 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 76043 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 76051 PIN_20$SB_IO_OUT
.sym 76067 stage_2_valid
.sym 76069 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 76075 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 76084 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 76085 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 76088 bf_stage3_0_1.twid_mult.multiplier_Z.state[0]
.sym 76099 bf_stage3_0_1.twid_mult.multiplier_Z.state[0]
.sym 76103 stage_2_valid
.sym 76106 bf_stage3_0_1.twid_mult.multiplier_Z.state[0]
.sym 76109 bf_stage3_0_1.twid_mult.multiplier_Z.state[0]
.sym 76111 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 76127 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 76128 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 76135 bf_stage3_0_1.twid_mult.multiplier_Z.state[0]
.sym 76137 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 76138 CLK$SB_IO_IN_$glb_clk
.sym 76142 bf_stage3_0_1.twid_mult.multiplier_Z.count[2]
.sym 76143 bf_stage3_0_1.twid_mult.multiplier_Z.count[3]
.sym 76144 bf_stage3_0_1.twid_mult.multiplier_Z.count[4]
.sym 76145 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 76146 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I3[1]
.sym 76147 bf_stage3_0_1.twid_mult.multiplier_Z.count[1]
.sym 76153 stage_2_valid
.sym 76159 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 76183 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 76195 bf_stage3_0_1.twid_mult.multiplier_Z.count[0]
.sym 76210 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 76251 bf_stage3_0_1.twid_mult.multiplier_Z.count[0]
.sym 76260 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 76261 CLK$SB_IO_IN_$glb_clk
.sym 76262 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 76286 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 76857 spi_master.r_CS_Inactive_Count[2]
.sym 76858 spi_master.r_CS_Inactive_Count[3]
.sym 76859 spi_master.r_CS_Inactive_Count[4]
.sym 76860 spi_master.r_CS_Inactive_Count[5]
.sym 76861 spi_master.r_CS_Inactive_Count[0]
.sym 76862 spi_master.r_CS_Inactive_Count[1]
.sym 76910 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 76918 bf_stage2_0_2.twid_mult.multiplier_I.count[0]
.sym 76924 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 76962 bf_stage2_0_2.twid_mult.multiplier_I.count[0]
.sym 76976 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 76977 CLK$SB_IO_IN_$glb_clk
.sym 76978 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 76983 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_I2[0]
.sym 76984 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 76985 bf_stage2_0_2.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 76986 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 76987 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 76988 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 76990 PIN_15$SB_IO_OUT
.sym 76991 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 76994 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 76998 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 77021 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 77031 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 77039 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 77045 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 77048 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 77062 bf_stage2_0_2.twid_mult.multiplier_R.count[2]
.sym 77067 bf_stage2_0_2.twid_mult.multiplier_R.count[0]
.sym 77071 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 77072 bf_stage2_0_2.twid_mult.multiplier_R.count[4]
.sym 77073 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 77075 bf_stage2_0_2.twid_mult.multiplier_R.count[0]
.sym 77077 bf_stage2_0_2.twid_mult.multiplier_R.count[1]
.sym 77087 bf_stage2_0_2.twid_mult.multiplier_R.count[3]
.sym 77092 $nextpnr_ICESTORM_LC_55$O
.sym 77094 bf_stage2_0_2.twid_mult.multiplier_R.count[0]
.sym 77098 bf_stage2_0_2.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 77101 bf_stage2_0_2.twid_mult.multiplier_R.count[1]
.sym 77102 bf_stage2_0_2.twid_mult.multiplier_R.count[0]
.sym 77104 bf_stage2_0_2.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 77107 bf_stage2_0_2.twid_mult.multiplier_R.count[2]
.sym 77108 bf_stage2_0_2.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 77110 bf_stage2_0_2.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 77112 bf_stage2_0_2.twid_mult.multiplier_R.count[3]
.sym 77114 bf_stage2_0_2.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 77118 bf_stage2_0_2.twid_mult.multiplier_R.count[4]
.sym 77120 bf_stage2_0_2.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 77129 bf_stage2_0_2.twid_mult.multiplier_R.count[3]
.sym 77130 bf_stage2_0_2.twid_mult.multiplier_R.count[4]
.sym 77131 bf_stage2_0_2.twid_mult.multiplier_R.count[2]
.sym 77132 bf_stage2_0_2.twid_mult.multiplier_R.count[1]
.sym 77137 bf_stage2_0_2.twid_mult.multiplier_R.count[0]
.sym 77139 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 77140 CLK$SB_IO_IN_$glb_clk
.sym 77141 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 77142 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77143 bf_stage2_0_2.twid_mult.multiplier_R.p[0]
.sym 77144 bf_stage2_0_2.twid_mult.multiplier_R.p[1]
.sym 77145 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 77146 bf_stage2_0_2.twid_mult.multiplier_R.p[8]
.sym 77147 bf_stage2_0_2.twid_mult.multiplier_R.p[7]
.sym 77149 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 77157 spi_master.master_ready
.sym 77158 spi_master.SPI_Master_Inst.r_Trailing_Edge
.sym 77159 PIN_15$SB_IO_OUT
.sym 77162 stage_2_valid
.sym 77166 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 77167 bf_stage2_0_2.twid_mult.multiplier_R.p[8]
.sym 77176 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 77177 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77186 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 77190 bf_stage2_0_2.twid_mult.multiplier_R.count[0]
.sym 77194 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 77195 stage_1_valid
.sym 77196 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 77197 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_2_I3[2]
.sym 77206 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 77213 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 77222 stage_1_valid
.sym 77224 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 77229 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_2_I3[2]
.sym 77230 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 77231 bf_stage2_0_2.twid_mult.multiplier_R.count[0]
.sym 77241 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 77243 stage_1_valid
.sym 77246 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 77262 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 77263 CLK$SB_IO_IN_$glb_clk
.sym 77265 bf_stage2_0_2.twid_mult.multiplier_R.t[8]
.sym 77266 bf_stage2_0_2.twid_mult.multiplier_R.t[4]
.sym 77267 bf_stage2_0_2.twid_mult.multiplier_R.t[3]
.sym 77268 bf_stage2_0_2.twid_mult.multiplier_R.t[2]
.sym 77269 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77270 bf_stage2_0_2.twid_mult.multiplier_R.t[6]
.sym 77271 bf_stage2_0_2.twid_mult.multiplier_R.t[1]
.sym 77272 bf_stage2_0_2.twid_mult.multiplier_R.t[7]
.sym 77276 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 77282 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 77287 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 77290 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 77294 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 77295 bf_stage2_0_2.twid_mult.multiplier_R.p[7]
.sym 77310 bf_stage2_0_2.twid_mult.multiplier_R.p[8]
.sym 77317 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 77318 bf_stage2_0_2.twid_mult.multiplier_R.t[9]
.sym 77325 bf_stage2_0_2.twid_mult.multiplier_R.t[11]
.sym 77327 bf_stage2_0_2.twid_mult.multiplier_R.t[10]
.sym 77330 bf_stage2_0_2.twid_mult.multiplier_R.t[8]
.sym 77331 bf_stage2_0_2.twid_mult.multiplier_R.t[4]
.sym 77334 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77335 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 77340 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77341 bf_stage2_0_2.twid_mult.multiplier_R.p[8]
.sym 77342 bf_stage2_0_2.twid_mult.multiplier_R.t[8]
.sym 77352 bf_stage2_0_2.twid_mult.multiplier_R.t[11]
.sym 77359 bf_stage2_0_2.twid_mult.multiplier_R.t[10]
.sym 77366 bf_stage2_0_2.twid_mult.multiplier_R.t[8]
.sym 77369 bf_stage2_0_2.twid_mult.multiplier_R.t[9]
.sym 77375 bf_stage2_0_2.twid_mult.multiplier_R.t[4]
.sym 77385 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 77386 CLK$SB_IO_IN_$glb_clk
.sym 77387 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 77388 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77389 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77390 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77391 bf_stage2_0_2.twid_mult.multiplier_R.p[2]
.sym 77392 bf_stage2_0_2.twid_mult.multiplier_R.p[6]
.sym 77393 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77394 bf_stage2_0_2.twid_mult.multiplier_R.p[3]
.sym 77395 bf_stage2_0_2.twid_mult.multiplier_R.p[4]
.sym 77413 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 77423 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 77430 bf_stage2_0_2.twid_mult.multiplier_R.p[5]
.sym 77431 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 77432 bf_stage2_0_2.twid_mult.multiplier_R.t[11]
.sym 77433 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 77434 bf_stage2_0_2.twid_mult.multiplier_R.t[10]
.sym 77435 bf_stage2_0_2.twid_mult.multiplier_R.t[5]
.sym 77439 bf_stage2_0_2.twid_mult.multiplier_R.t[12]
.sym 77441 bf_stage2_0_2.twid_mult.multiplier_R.t[13]
.sym 77442 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77447 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77448 bf_stage2_0_2.twid_mult.multiplier_R.p[13]
.sym 77449 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77451 bf_stage2_0_2.twid_mult.multiplier_R.p[12]
.sym 77453 bf_stage2_0_2.twid_mult.multiplier_R.p[11]
.sym 77455 bf_stage2_0_2.twid_mult.multiplier_R.p[10]
.sym 77456 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77458 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77462 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77463 bf_stage2_0_2.twid_mult.multiplier_R.p[11]
.sym 77465 bf_stage2_0_2.twid_mult.multiplier_R.t[11]
.sym 77469 bf_stage2_0_2.twid_mult.multiplier_R.t[5]
.sym 77470 bf_stage2_0_2.twid_mult.multiplier_R.p[5]
.sym 77471 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77475 bf_stage2_0_2.twid_mult.multiplier_R.p[10]
.sym 77476 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77477 bf_stage2_0_2.twid_mult.multiplier_R.t[10]
.sym 77480 bf_stage2_0_2.twid_mult.multiplier_R.p[13]
.sym 77482 bf_stage2_0_2.twid_mult.multiplier_R.t[13]
.sym 77483 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77486 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77487 bf_stage2_0_2.twid_mult.multiplier_R.t[10]
.sym 77489 bf_stage2_0_2.twid_mult.multiplier_R.p[10]
.sym 77492 bf_stage2_0_2.twid_mult.multiplier_R.t[11]
.sym 77494 bf_stage2_0_2.twid_mult.multiplier_R.p[11]
.sym 77495 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77498 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77500 bf_stage2_0_2.twid_mult.multiplier_R.p[12]
.sym 77501 bf_stage2_0_2.twid_mult.multiplier_R.t[12]
.sym 77505 bf_stage2_0_2.twid_mult.multiplier_R.t[5]
.sym 77506 bf_stage2_0_2.twid_mult.multiplier_R.p[5]
.sym 77507 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77508 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 77509 CLK$SB_IO_IN_$glb_clk
.sym 77510 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 77512 bf_stage2_1_3.twid_mult.multiplier_Z.count[1]
.sym 77513 bf_stage2_1_3.twid_mult.multiplier_Z.count[2]
.sym 77514 bf_stage2_1_3.twid_mult.multiplier_Z.count[3]
.sym 77515 bf_stage2_1_3.twid_mult.multiplier_Z.count[4]
.sym 77516 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_I1[0]
.sym 77517 bf_stage2_1_3.twid_mult.multiplier_Z.count[0]
.sym 77525 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 77527 bf_stage2_0_2.twid_mult.multiplier_R.p[5]
.sym 77534 start_tx_SB_DFFE_Q_E
.sym 77536 bf_stage2_0_2.twid_mult.multiplier_R.p[10]
.sym 77537 bf_stage2_0_2.twid_mult.multiplier_R.p[2]
.sym 77539 bf_stage2_0_2.twid_mult.multiplier_R.p[6]
.sym 77540 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 77543 bf_stage2_0_2.twid_mult.multiplier_R.p[3]
.sym 77545 bf_stage2_0_2.twid_mult.multiplier_R.p[4]
.sym 77554 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I0_O
.sym 77555 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77556 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 77557 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77558 bf_stage2_0_2.twid_mult.multiplier_Z.p[3]
.sym 77567 bf_stage2_0_2.twid_mult.multiplier_Z.p[6]
.sym 77568 bf_stage2_0_2.twid_mult.multiplier_Z.t[3]
.sym 77569 bf_stage2_0_2.twid_mult.multiplier_Z.p[2]
.sym 77570 bf_stage2_0_2.twid_mult.multiplier_Z.p[4]
.sym 77571 bf_stage2_0_2.twid_mult.multiplier_Z.t[5]
.sym 77572 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77575 bf_stage2_0_2.twid_mult.multiplier_Z.t[4]
.sym 77576 bf_stage2_0_2.twid_mult.multiplier_Z.p[5]
.sym 77577 bf_stage2_0_2.twid_mult.multiplier_Z.t[6]
.sym 77582 bf_stage2_0_2.twid_mult.multiplier_Z.t[2]
.sym 77586 bf_stage2_0_2.twid_mult.multiplier_Z.t[5]
.sym 77587 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77588 bf_stage2_0_2.twid_mult.multiplier_Z.p[5]
.sym 77591 bf_stage2_0_2.twid_mult.multiplier_Z.t[2]
.sym 77593 bf_stage2_0_2.twid_mult.multiplier_Z.p[2]
.sym 77597 bf_stage2_0_2.twid_mult.multiplier_Z.p[4]
.sym 77598 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77600 bf_stage2_0_2.twid_mult.multiplier_Z.t[4]
.sym 77603 bf_stage2_0_2.twid_mult.multiplier_Z.p[5]
.sym 77604 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77605 bf_stage2_0_2.twid_mult.multiplier_Z.t[5]
.sym 77610 bf_stage2_0_2.twid_mult.multiplier_Z.t[4]
.sym 77611 bf_stage2_0_2.twid_mult.multiplier_Z.p[4]
.sym 77612 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77615 bf_stage2_0_2.twid_mult.multiplier_Z.t[2]
.sym 77616 bf_stage2_0_2.twid_mult.multiplier_Z.p[3]
.sym 77617 bf_stage2_0_2.twid_mult.multiplier_Z.p[2]
.sym 77618 bf_stage2_0_2.twid_mult.multiplier_Z.t[3]
.sym 77621 bf_stage2_0_2.twid_mult.multiplier_Z.p[3]
.sym 77622 bf_stage2_0_2.twid_mult.multiplier_Z.p[2]
.sym 77623 bf_stage2_0_2.twid_mult.multiplier_Z.t[3]
.sym 77624 bf_stage2_0_2.twid_mult.multiplier_Z.t[2]
.sym 77627 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77628 bf_stage2_0_2.twid_mult.multiplier_Z.t[6]
.sym 77630 bf_stage2_0_2.twid_mult.multiplier_Z.p[6]
.sym 77631 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I0_O
.sym 77632 CLK$SB_IO_IN_$glb_clk
.sym 77633 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 77634 bf_stage2_0_2.twid_mult.multiplier_Z.t[3]
.sym 77635 bf_stage2_0_2.twid_mult.multiplier_Z.t[6]
.sym 77637 bf_stage2_0_2.twid_mult.multiplier_Z.t[5]
.sym 77639 bf_stage2_0_2.twid_mult.multiplier_Z.t[7]
.sym 77640 bf_stage2_0_2.twid_mult.multiplier_Z.t[2]
.sym 77641 bf_stage2_0_2.twid_mult.multiplier_Z.t[4]
.sym 77646 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 77650 spi_state_SB_DFFESR_Q_R[1]
.sym 77652 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 77657 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 77659 bf_stage2_0_2.twid_mult.multiplier_R.p[8]
.sym 77661 bf_stage2_0_2.twid_mult.multiplier_Z.t[7]
.sym 77664 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 77665 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 77666 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77669 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77677 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 77681 bf_stage2_0_2.twid_mult.multiplier_I.t[2]
.sym 77682 bf_stage2_0_2.twid_mult.multiplier_Z.p[6]
.sym 77683 bf_stage2_0_2.twid_mult.multiplier_I.t[5]
.sym 77684 bf_stage2_0_2.twid_mult.multiplier_I.t[1]
.sym 77686 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77688 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 77689 bf_stage2_0_2.twid_mult.multiplier_I.t[0]
.sym 77690 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77692 bf_stage2_0_2.twid_mult.multiplier_I.p[5]
.sym 77693 bf_stage2_0_2.twid_mult.multiplier_I.p[1]
.sym 77696 bf_stage2_0_2.twid_mult.multiplier_I.p[2]
.sym 77700 bf_stage2_0_2.twid_mult.multiplier_Z.t[6]
.sym 77703 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77705 bf_stage2_0_2.twid_mult.multiplier_I.p[0]
.sym 77708 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77709 bf_stage2_0_2.twid_mult.multiplier_I.t[5]
.sym 77711 bf_stage2_0_2.twid_mult.multiplier_I.p[5]
.sym 77714 bf_stage2_0_2.twid_mult.multiplier_I.t[5]
.sym 77716 bf_stage2_0_2.twid_mult.multiplier_I.p[5]
.sym 77717 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77720 bf_stage2_0_2.twid_mult.multiplier_I.p[1]
.sym 77721 bf_stage2_0_2.twid_mult.multiplier_I.t[0]
.sym 77722 bf_stage2_0_2.twid_mult.multiplier_I.t[1]
.sym 77723 bf_stage2_0_2.twid_mult.multiplier_I.p[0]
.sym 77732 bf_stage2_0_2.twid_mult.multiplier_I.p[1]
.sym 77733 bf_stage2_0_2.twid_mult.multiplier_I.p[0]
.sym 77734 bf_stage2_0_2.twid_mult.multiplier_I.t[1]
.sym 77735 bf_stage2_0_2.twid_mult.multiplier_I.t[0]
.sym 77738 bf_stage2_0_2.twid_mult.multiplier_I.p[2]
.sym 77739 bf_stage2_0_2.twid_mult.multiplier_I.t[2]
.sym 77740 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77745 bf_stage2_0_2.twid_mult.multiplier_I.t[0]
.sym 77747 bf_stage2_0_2.twid_mult.multiplier_I.p[0]
.sym 77750 bf_stage2_0_2.twid_mult.multiplier_Z.p[6]
.sym 77751 bf_stage2_0_2.twid_mult.multiplier_Z.t[6]
.sym 77753 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77754 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 77755 CLK$SB_IO_IN_$glb_clk
.sym 77756 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 77757 bf_stage2_0_2.twid_mult.multiplier_Z.t[12]
.sym 77758 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77759 bf_stage2_0_2.twid_mult.multiplier_Z.t[9]
.sym 77760 bf_stage2_0_2.twid_mult.multiplier_Z.t[11]
.sym 77761 bf_stage2_0_2.twid_mult.multiplier_Z.t[14]
.sym 77762 bf_stage2_0_2.twid_mult.multiplier_Z.t[8]
.sym 77763 bf_stage2_0_2.twid_mult.multiplier_Z.t[10]
.sym 77764 bf_stage2_0_2.twid_mult.multiplier_Z.t[13]
.sym 77783 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 77787 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77792 bf_stage2_0_2.twid_mult.multiplier_R.p[7]
.sym 77801 bf_stage2_0_2.twid_mult.multiplier_Z.p[7]
.sym 77803 bf_stage2_0_2.twid_mult.multiplier_Z.t[7]
.sym 77805 bf_stage2_0_2.twid_mult.multiplier_R.p[5]
.sym 77806 bf_stage2_0_2.twid_mult.multiplier_R.p[10]
.sym 77809 bf_stage2_0_2.twid_mult.multiplier_R.p[2]
.sym 77811 bf_stage2_0_2.twid_mult.multiplier_R.p[6]
.sym 77813 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77815 bf_stage2_0_2.twid_mult.multiplier_R.p[3]
.sym 77817 bf_stage2_0_2.twid_mult.multiplier_R.p[4]
.sym 77819 bf_stage2_0_2.twid_mult.multiplier_R.p[8]
.sym 77825 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 77834 bf_stage2_0_2.twid_mult.multiplier_R.p[3]
.sym 77838 bf_stage2_0_2.twid_mult.multiplier_R.p[6]
.sym 77844 bf_stage2_0_2.twid_mult.multiplier_R.p[10]
.sym 77850 bf_stage2_0_2.twid_mult.multiplier_R.p[2]
.sym 77858 bf_stage2_0_2.twid_mult.multiplier_R.p[4]
.sym 77863 bf_stage2_0_2.twid_mult.multiplier_R.p[5]
.sym 77868 bf_stage2_0_2.twid_mult.multiplier_Z.p[7]
.sym 77869 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77870 bf_stage2_0_2.twid_mult.multiplier_Z.t[7]
.sym 77873 bf_stage2_0_2.twid_mult.multiplier_R.p[8]
.sym 77877 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 77878 CLK$SB_IO_IN_$glb_clk
.sym 77880 bf_stage2_0_2.twid_mult.multiplier_I.t[8]
.sym 77881 bf_stage2_0_2.twid_mult.multiplier_I.t[9]
.sym 77882 bf_stage2_0_2.twid_mult.multiplier_I.t[6]
.sym 77884 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77885 bf_stage2_0_2.twid_mult.multiplier_I.t[10]
.sym 77886 bf_stage2_0_2.twid_mult.multiplier_I.t[7]
.sym 77887 bf_stage2_0_2.twid_mult.multiplier_I.t[11]
.sym 77892 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 77913 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 77921 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77922 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77924 bf_stage2_0_2.twid_mult.multiplier_Z.t[11]
.sym 77925 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 77926 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77927 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77928 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77929 bf_stage2_0_2.twid_mult.multiplier_Z.t[12]
.sym 77931 bf_stage2_0_2.twid_mult.multiplier_Z.t[7]
.sym 77932 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I0_O
.sym 77933 bf_stage2_0_2.twid_mult.multiplier_Z.t[14]
.sym 77935 bf_stage2_0_2.twid_mult.multiplier_Z.p[13]
.sym 77936 bf_stage2_0_2.twid_mult.multiplier_Z.t[13]
.sym 77941 bf_stage2_0_2.twid_mult.multiplier_Z.p[14]
.sym 77946 bf_stage2_0_2.twid_mult.multiplier_Z.p[11]
.sym 77947 bf_stage2_0_2.twid_mult.multiplier_Z.p[12]
.sym 77948 bf_stage2_0_2.twid_mult.multiplier_Z.p[7]
.sym 77955 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77956 bf_stage2_0_2.twid_mult.multiplier_Z.p[11]
.sym 77957 bf_stage2_0_2.twid_mult.multiplier_Z.t[11]
.sym 77960 bf_stage2_0_2.twid_mult.multiplier_Z.t[11]
.sym 77962 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77963 bf_stage2_0_2.twid_mult.multiplier_Z.p[11]
.sym 77967 bf_stage2_0_2.twid_mult.multiplier_Z.p[12]
.sym 77968 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77969 bf_stage2_0_2.twid_mult.multiplier_Z.t[12]
.sym 77973 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77974 bf_stage2_0_2.twid_mult.multiplier_Z.t[7]
.sym 77975 bf_stage2_0_2.twid_mult.multiplier_Z.p[7]
.sym 77979 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77980 bf_stage2_0_2.twid_mult.multiplier_Z.p[14]
.sym 77981 bf_stage2_0_2.twid_mult.multiplier_Z.t[14]
.sym 77984 bf_stage2_0_2.twid_mult.multiplier_Z.p[13]
.sym 77986 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77987 bf_stage2_0_2.twid_mult.multiplier_Z.t[13]
.sym 77990 bf_stage2_0_2.twid_mult.multiplier_Z.t[13]
.sym 77991 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77993 bf_stage2_0_2.twid_mult.multiplier_Z.p[13]
.sym 77996 bf_stage2_0_2.twid_mult.multiplier_Z.p[12]
.sym 77997 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77998 bf_stage2_0_2.twid_mult.multiplier_Z.t[12]
.sym 78000 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I0_O
.sym 78001 CLK$SB_IO_IN_$glb_clk
.sym 78002 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 78009 bf_stage2_1_3.twid_mult.w_neg_z[7]
.sym 78010 bf_stage2_1_3.twid_mult.w_neg_z[8]
.sym 78025 bf_stage2_0_2.twid_mult.multiplier_I.p[10]
.sym 78026 bf_stage2_0_2.twid_mult.multiplier_I.t[5]
.sym 78028 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 78029 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 78032 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 78037 bf_stage2_0_2.twid_mult.multiplier_I.t[11]
.sym 78038 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78052 spi_state_SB_DFFESR_Q_R[1]
.sym 78054 bf_stage2_0_2.twid_mult.multiplier_R.p[13]
.sym 78055 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 78062 bf_stage2_0_2.twid_mult.multiplier_R.p[7]
.sym 78072 PIN_20$SB_IO_OUT
.sym 78104 bf_stage2_0_2.twid_mult.multiplier_R.p[13]
.sym 78107 spi_state_SB_DFFESR_Q_R[1]
.sym 78109 PIN_20$SB_IO_OUT
.sym 78122 bf_stage2_0_2.twid_mult.multiplier_R.p[7]
.sym 78123 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 78124 CLK$SB_IO_IN_$glb_clk
.sym 78126 bf_stage2_1_3.twid_mult.w_neg_z[9]
.sym 78127 bf_stage2_1_3.twid_mult.w_neg_z[10]
.sym 78128 bf_stage2_1_3.twid_mult.w_neg_z[11]
.sym 78129 bf_stage2_1_3.twid_mult.w_neg_z[12]
.sym 78130 bf_stage2_1_3.twid_mult.w_neg_z[13]
.sym 78131 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 78132 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 78133 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 78150 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 78151 bf_stage2_1_3.twid_mult.w_mult_i[9]
.sym 78153 bf_stage2_1_3.twid_mult.w_mult_i[7]
.sym 78154 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 78155 bf_stage2_1_3.twid_mult.w_mult_i[8]
.sym 78157 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 78158 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 78160 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 78169 bf_stage2_1_3.twid_mult.w_mult_i[7]
.sym 78171 bf_stage2_1_3.twid_mult.w_mult_i[8]
.sym 78174 bf_stage2_1_3.twid_mult.w_neg_z[8]
.sym 78175 bf_stage2_1_3.twid_mult.w_mult_i[9]
.sym 78178 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 78180 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 78181 bf_stage2_1_3.twid_mult.w_neg_z[7]
.sym 78183 bf_stage2_1_3.twid_mult.w_neg_z[9]
.sym 78184 bf_stage2_0_2.twid_mult.multiplier_I.t[13]
.sym 78186 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 78193 bf_stage2_0_2.twid_mult.multiplier_I.t[12]
.sym 78197 bf_stage2_0_2.twid_mult.multiplier_I.t[11]
.sym 78200 bf_stage2_1_3.twid_mult.w_neg_z[9]
.sym 78201 bf_stage2_1_3.twid_mult.w_mult_i[9]
.sym 78203 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 78206 bf_stage2_0_2.twid_mult.multiplier_I.t[12]
.sym 78215 bf_stage2_0_2.twid_mult.multiplier_I.t[11]
.sym 78218 bf_stage2_1_3.twid_mult.w_neg_z[8]
.sym 78219 bf_stage2_1_3.twid_mult.w_mult_i[8]
.sym 78220 bf_stage2_1_3.twid_mult.w_neg_z[7]
.sym 78221 bf_stage2_1_3.twid_mult.w_mult_i[7]
.sym 78226 bf_stage2_1_3.twid_mult.w_mult_i[7]
.sym 78227 bf_stage2_1_3.twid_mult.w_neg_z[7]
.sym 78230 bf_stage2_1_3.twid_mult.w_neg_z[8]
.sym 78231 bf_stage2_1_3.twid_mult.w_mult_i[7]
.sym 78232 bf_stage2_1_3.twid_mult.w_neg_z[7]
.sym 78233 bf_stage2_1_3.twid_mult.w_mult_i[8]
.sym 78242 bf_stage2_0_2.twid_mult.multiplier_I.t[13]
.sym 78246 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 78247 CLK$SB_IO_IN_$glb_clk
.sym 78248 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 78249 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 78250 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 78251 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 78252 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 78253 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 78254 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 78255 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 78256 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 78263 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 78268 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 78270 bf_stage2_1_3.twid_mult.w_mult_z[14]
.sym 78272 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 78273 bf_stage2_1_3.twid_mult.multiplier_I.p[14]
.sym 78276 bf_stage3_2_3.twid_mult.multiplier_R.t[6]
.sym 78279 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78280 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78281 bf_stage3_2_3.twid_mult.multiplier_Z.t[12]
.sym 78282 bf_stage2_1_3.twid_mult.multiplier_I.p[7]
.sym 78283 bf_stage3_2_3.twid_mult.multiplier_Z.t[14]
.sym 78284 bf_stage2_1_3.twid_mult.multiplier_I.p[8]
.sym 78292 bf_stage3_2_3.twid_mult.multiplier_Z.t[9]
.sym 78303 bf_stage3_2_3.twid_mult.multiplier_Z.t[8]
.sym 78305 bf_stage3_2_3.twid_mult.multiplier_Z.t[13]
.sym 78306 bf_stage3_2_3.twid_mult.multiplier_Z.t[12]
.sym 78310 bf_stage3_2_3.twid_mult.multiplier_Z.t[11]
.sym 78312 bf_stage3_2_3.twid_mult.multiplier_Z.t[10]
.sym 78314 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 78316 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78317 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 78318 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 78319 bf_stage3_2_3.twid_mult.multiplier_Z.t[7]
.sym 78321 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 78323 bf_stage3_2_3.twid_mult.multiplier_Z.t[11]
.sym 78324 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 78325 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 78326 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78329 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78330 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 78331 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 78332 bf_stage3_2_3.twid_mult.multiplier_Z.t[13]
.sym 78335 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 78336 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 78337 bf_stage3_2_3.twid_mult.multiplier_Z.t[8]
.sym 78338 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78347 bf_stage3_2_3.twid_mult.multiplier_Z.t[10]
.sym 78348 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 78349 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 78350 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78353 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78354 bf_stage3_2_3.twid_mult.multiplier_Z.t[7]
.sym 78355 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 78356 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 78359 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 78360 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 78361 bf_stage3_2_3.twid_mult.multiplier_Z.t[9]
.sym 78362 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78365 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78366 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 78367 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 78368 bf_stage3_2_3.twid_mult.multiplier_Z.t[12]
.sym 78369 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 78370 CLK$SB_IO_IN_$glb_clk
.sym 78372 bf_stage2_1_3.twid_mult.w_mult_i[9]
.sym 78373 bf_stage2_1_3.twid_mult.w_mult_i[7]
.sym 78374 bf_stage2_1_3.twid_mult.w_mult_i[8]
.sym 78375 bf_stage2_1_3.twid_mult.w_mult_i[14]
.sym 78376 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 78397 bf_stage3_2_3.twid_mult.multiplier_Z.t[9]
.sym 78400 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 78401 bf_stage3_2_3.twid_mult.multiplier_Z.t[11]
.sym 78404 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 78407 bf_stage3_2_3.twid_mult.multiplier_Z.t[13]
.sym 78416 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 78425 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78426 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 78431 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 78436 bf_stage3_2_3.twid_mult.multiplier_R.t[6]
.sym 78442 bf_stage3_2_3.twid_mult.multiplier_R.p[6]
.sym 78452 bf_stage3_2_3.twid_mult.multiplier_R.t[6]
.sym 78454 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78455 bf_stage3_2_3.twid_mult.multiplier_R.p[6]
.sym 78476 bf_stage3_2_3.twid_mult.multiplier_R.t[6]
.sym 78478 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78479 bf_stage3_2_3.twid_mult.multiplier_R.p[6]
.sym 78488 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 78492 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 78493 CLK$SB_IO_IN_$glb_clk
.sym 78494 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 78495 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78496 bf_stage3_2_3.twid_mult.multiplier_Z.p[14]
.sym 78497 bf_stage3_2_3.twid_mult.multiplier_Z.p[11]
.sym 78498 bf_stage3_2_3.twid_mult.multiplier_Z.p[12]
.sym 78499 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78500 bf_stage3_2_3.twid_mult.multiplier_Z.p[13]
.sym 78501 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78510 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 78511 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 78512 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 78514 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 78517 bf_stage2_1_3.twid_mult.multiplier_I.p[9]
.sym 78518 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 78519 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 78521 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 78526 bf_stage3_2_3.twid_mult.multiplier_R.p[6]
.sym 78530 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78537 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78538 bf_stage3_2_3.twid_mult.multiplier_Z.t[8]
.sym 78540 bf_stage3_2_3.twid_mult.multiplier_Z.t[10]
.sym 78541 bf_stage3_2_3.twid_mult.multiplier_Z.p[7]
.sym 78544 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78546 bf_stage3_2_3.twid_mult.multiplier_Z.p[8]
.sym 78547 bf_stage3_2_3.twid_mult.multiplier_Z.p[9]
.sym 78549 bf_stage3_2_3.twid_mult.multiplier_Z.t[7]
.sym 78550 bf_stage3_2_3.twid_mult.multiplier_Z.p[10]
.sym 78557 bf_stage3_2_3.twid_mult.multiplier_Z.t[9]
.sym 78559 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78563 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78565 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 78567 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78569 bf_stage3_2_3.twid_mult.multiplier_Z.t[8]
.sym 78570 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78572 bf_stage3_2_3.twid_mult.multiplier_Z.p[8]
.sym 78575 bf_stage3_2_3.twid_mult.multiplier_Z.p[7]
.sym 78576 bf_stage3_2_3.twid_mult.multiplier_Z.t[7]
.sym 78578 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78581 bf_stage3_2_3.twid_mult.multiplier_Z.t[8]
.sym 78582 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78584 bf_stage3_2_3.twid_mult.multiplier_Z.p[8]
.sym 78587 bf_stage3_2_3.twid_mult.multiplier_Z.t[9]
.sym 78588 bf_stage3_2_3.twid_mult.multiplier_Z.p[9]
.sym 78589 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78594 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78595 bf_stage3_2_3.twid_mult.multiplier_Z.t[10]
.sym 78596 bf_stage3_2_3.twid_mult.multiplier_Z.p[10]
.sym 78600 bf_stage3_2_3.twid_mult.multiplier_Z.t[7]
.sym 78601 bf_stage3_2_3.twid_mult.multiplier_Z.p[7]
.sym 78602 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78605 bf_stage3_2_3.twid_mult.multiplier_Z.t[10]
.sym 78606 bf_stage3_2_3.twid_mult.multiplier_Z.p[10]
.sym 78608 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78611 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78612 bf_stage3_2_3.twid_mult.multiplier_Z.p[9]
.sym 78613 bf_stage3_2_3.twid_mult.multiplier_Z.t[9]
.sym 78615 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78616 CLK$SB_IO_IN_$glb_clk
.sym 78617 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 78620 bf_stage3_2_3.twid_mult.multiplier_I.t[10]
.sym 78621 bf_stage3_2_3.twid_mult.multiplier_I.t[8]
.sym 78625 bf_stage3_2_3.twid_mult.multiplier_I.t[9]
.sym 78642 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78643 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 78644 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 78646 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 78649 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78651 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 78652 bf_stage3_2_3.twid_mult.w_mult_z[12]
.sym 78661 bf_stage3_2_3.twid_mult.multiplier_Z.p[8]
.sym 78662 bf_stage3_2_3.twid_mult.multiplier_Z.p[12]
.sym 78664 bf_stage3_2_3.twid_mult.multiplier_Z.p[13]
.sym 78665 bf_stage3_2_3.twid_mult.multiplier_Z.p[10]
.sym 78669 bf_stage3_2_3.twid_mult.multiplier_Z.p[11]
.sym 78670 bf_stage3_2_3.twid_mult.multiplier_Z.p[9]
.sym 78672 bf_stage3_2_3.twid_mult.multiplier_Z.p[7]
.sym 78674 bf_stage3_2_3.twid_mult.w_mult_z[10]
.sym 78677 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 78692 bf_stage3_2_3.twid_mult.w_mult_z[10]
.sym 78698 bf_stage3_2_3.twid_mult.multiplier_Z.p[12]
.sym 78707 bf_stage3_2_3.twid_mult.multiplier_Z.p[11]
.sym 78713 bf_stage3_2_3.twid_mult.multiplier_Z.p[8]
.sym 78718 bf_stage3_2_3.twid_mult.multiplier_Z.p[7]
.sym 78722 bf_stage3_2_3.twid_mult.multiplier_Z.p[13]
.sym 78730 bf_stage3_2_3.twid_mult.multiplier_Z.p[9]
.sym 78737 bf_stage3_2_3.twid_mult.multiplier_Z.p[10]
.sym 78738 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 78739 CLK$SB_IO_IN_$glb_clk
.sym 78741 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78742 bf_stage3_2_3.twid_mult.multiplier_I.t[14]
.sym 78743 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 78744 bf_stage3_2_3.twid_mult.multiplier_I.t[11]
.sym 78747 bf_stage3_2_3.twid_mult.multiplier_I.t[12]
.sym 78748 bf_stage3_2_3.twid_mult.multiplier_I.t[13]
.sym 78752 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 78753 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 78756 bf_stage3_2_3.twid_mult.multiplier_I.t[8]
.sym 78762 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 78763 bf_stage3_2_3.twid_mult.w_mult_z[14]
.sym 78764 bf_stage3_2_3.twid_mult.multiplier_I.t[10]
.sym 78771 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78772 bf_stage3_2_3.twid_mult.w_mult_z[13]
.sym 78775 bf_stage3_2_3.twid_mult.multiplier_I.t[9]
.sym 78782 bf_stage3_2_3.twid_mult.w_mult_r[7]
.sym 78785 bf_stage3_2_3.twid_mult.w_mult_z[8]
.sym 78786 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 78788 bf_stage3_2_3.twid_mult.w_mult_z[9]
.sym 78790 bf_stage3_2_3.twid_mult.w_mult_r[9]
.sym 78791 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 78794 bf_stage3_2_3.twid_mult.w_mult_z[7]
.sym 78795 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 78796 bf_stage3_2_3.twid_mult.w_mult_r[8]
.sym 78798 bf_stage3_2_3.twid_mult.multiplier_I.p[14]
.sym 78799 bf_stage3_2_3.twid_mult.multiplier_I.t[14]
.sym 78800 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78802 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 78804 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 78806 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78808 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 78811 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 78816 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78817 bf_stage3_2_3.twid_mult.multiplier_I.p[14]
.sym 78818 bf_stage3_2_3.twid_mult.multiplier_I.t[14]
.sym 78821 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 78822 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 78823 bf_stage3_2_3.twid_mult.w_mult_r[9]
.sym 78824 bf_stage3_2_3.twid_mult.w_mult_z[9]
.sym 78827 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 78828 bf_stage3_2_3.twid_mult.w_mult_z[7]
.sym 78829 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 78830 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 78833 bf_stage3_2_3.twid_mult.w_mult_r[9]
.sym 78834 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 78836 bf_stage3_2_3.twid_mult.w_mult_z[9]
.sym 78840 bf_stage3_2_3.twid_mult.w_mult_r[8]
.sym 78841 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 78842 bf_stage3_2_3.twid_mult.w_mult_z[8]
.sym 78845 bf_stage3_2_3.twid_mult.w_mult_z[7]
.sym 78846 bf_stage3_2_3.twid_mult.w_mult_r[7]
.sym 78848 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 78851 bf_stage3_2_3.twid_mult.w_mult_r[7]
.sym 78853 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 78857 bf_stage3_2_3.twid_mult.w_mult_r[8]
.sym 78860 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 78861 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78862 CLK$SB_IO_IN_$glb_clk
.sym 78863 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 78864 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78865 bf_stage3_2_3.twid_mult.multiplier_I.p[13]
.sym 78866 bf_stage3_2_3.twid_mult.multiplier_I.p[12]
.sym 78867 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 78868 bf_stage3_2_3.twid_mult.multiplier_I.p[11]
.sym 78871 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78872 bf_stage3_2_3.twid_mult.w_mult_r[7]
.sym 78875 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 78883 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 78886 bf_stage3_2_3.twid_mult.w_mult_r[9]
.sym 78891 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 78896 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 78906 bf_stage3_2_3.twid_mult.multiplier_R.p[10]
.sym 78907 bf_stage3_2_3.twid_mult.w_mult_r[12]
.sym 78908 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 78909 bf_stage3_2_3.twid_mult.w_mult_z[11]
.sym 78911 bf_stage3_2_3.twid_mult.w_mult_z[10]
.sym 78912 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 78913 bf_stage3_2_3.twid_mult.w_mult_r[13]
.sym 78914 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 78915 bf_stage3_2_3.twid_mult.w_mult_r[11]
.sym 78916 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 78919 bf_stage3_2_3.twid_mult.w_mult_z[10]
.sym 78924 bf_stage3_2_3.twid_mult.w_mult_z[12]
.sym 78927 bf_stage3_2_3.twid_mult.w_mult_r[10]
.sym 78928 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 78932 bf_stage3_2_3.twid_mult.w_mult_z[13]
.sym 78933 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 78938 bf_stage3_2_3.twid_mult.w_mult_z[10]
.sym 78939 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 78940 bf_stage3_2_3.twid_mult.w_mult_r[10]
.sym 78941 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 78944 bf_stage3_2_3.twid_mult.w_mult_z[12]
.sym 78945 bf_stage3_2_3.twid_mult.w_mult_r[12]
.sym 78946 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 78951 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 78952 bf_stage3_2_3.twid_mult.w_mult_r[12]
.sym 78956 bf_stage3_2_3.twid_mult.w_mult_r[13]
.sym 78957 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 78959 bf_stage3_2_3.twid_mult.w_mult_z[13]
.sym 78962 bf_stage3_2_3.twid_mult.w_mult_r[10]
.sym 78963 bf_stage3_2_3.twid_mult.w_mult_z[10]
.sym 78965 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 78968 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 78969 bf_stage3_2_3.twid_mult.w_mult_z[13]
.sym 78970 bf_stage3_2_3.twid_mult.w_mult_r[13]
.sym 78971 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 78975 bf_stage3_2_3.twid_mult.multiplier_R.p[10]
.sym 78980 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 78981 bf_stage3_2_3.twid_mult.w_mult_z[11]
.sym 78982 bf_stage3_2_3.twid_mult.w_mult_r[11]
.sym 78984 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 78985 CLK$SB_IO_IN_$glb_clk
.sym 78988 bf_stage3_6_7.twid_mult.w_neg_z[1]
.sym 78989 bf_stage3_6_7.twid_mult.w_neg_z[2]
.sym 78990 bf_stage3_6_7.twid_mult.w_neg_z[3]
.sym 78991 bf_stage3_6_7.twid_mult.w_neg_z[4]
.sym 78992 bf_stage3_6_7.twid_mult.w_neg_z[5]
.sym 78993 bf_stage3_6_7.twid_mult.w_neg_z[6]
.sym 78994 bf_stage3_6_7.twid_mult.w_neg_z[7]
.sym 78999 bf_stage3_2_3.twid_mult.w_mult_r[13]
.sym 79001 bf_stage3_2_3.twid_mult.w_mult_r[12]
.sym 79006 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79010 bf_stage3_2_3.twid_mult.multiplier_R.p[10]
.sym 79012 bf_stage3_6_7.twid_mult.w_mult_i[12]
.sym 79018 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 79022 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 79028 bf_stage3_0_1.twid_mult.multiplier_Z.t[13]
.sym 79030 bf_stage3_6_7.twid_mult.w_mult_z[4]
.sym 79032 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 79035 bf_stage3_0_1.twid_mult.multiplier_Z.t[14]
.sym 79036 bf_stage3_6_7.twid_mult.w_mult_i[12]
.sym 79038 bf_stage3_6_7.twid_mult.w_mult_z[2]
.sym 79041 bf_stage3_6_7.twid_mult.w_mult_z[6]
.sym 79043 bf_stage3_6_7.twid_mult.w_mult_z[3]
.sym 79046 bf_stage3_0_1.twid_mult.multiplier_Z.p[14]
.sym 79048 bf_stage3_6_7.twid_mult.w_neg_z[12]
.sym 79049 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79051 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79052 bf_stage3_0_1.twid_mult.multiplier_Z.p[13]
.sym 79054 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 79055 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 79057 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 79062 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79063 bf_stage3_0_1.twid_mult.multiplier_Z.t[13]
.sym 79064 bf_stage3_0_1.twid_mult.multiplier_Z.p[13]
.sym 79070 bf_stage3_6_7.twid_mult.w_mult_z[6]
.sym 79073 bf_stage3_0_1.twid_mult.multiplier_Z.p[14]
.sym 79074 bf_stage3_0_1.twid_mult.multiplier_Z.t[14]
.sym 79076 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79080 bf_stage3_6_7.twid_mult.w_mult_z[3]
.sym 79087 bf_stage3_6_7.twid_mult.w_mult_z[4]
.sym 79091 bf_stage3_6_7.twid_mult.w_mult_i[12]
.sym 79092 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 79093 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 79094 bf_stage3_6_7.twid_mult.w_neg_z[12]
.sym 79100 bf_stage3_6_7.twid_mult.w_mult_z[2]
.sym 79103 bf_stage3_0_1.twid_mult.multiplier_Z.p[13]
.sym 79104 bf_stage3_0_1.twid_mult.multiplier_Z.t[13]
.sym 79105 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79107 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 79108 CLK$SB_IO_IN_$glb_clk
.sym 79109 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 79110 bf_stage3_6_7.twid_mult.w_neg_z[8]
.sym 79111 bf_stage3_6_7.twid_mult.w_neg_z[9]
.sym 79112 bf_stage3_6_7.twid_mult.w_neg_z[10]
.sym 79113 bf_stage3_6_7.twid_mult.w_neg_z[11]
.sym 79114 bf_stage3_6_7.twid_mult.w_neg_z[12]
.sym 79115 bf_stage3_6_7.twid_mult.w_neg_z[13]
.sym 79116 bf_stage3_6_7.twid_mult.w_neg_z[14]
.sym 79117 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 79121 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 79125 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 79126 bf_stage3_6_7.twid_mult.w_mult_z[4]
.sym 79130 bf_stage3_6_7.twid_mult.w_mult_z[0]
.sym 79136 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 79138 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 79144 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 79145 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 79153 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 79155 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 79157 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 79159 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 79161 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 79163 bf_stage3_6_7.twid_mult.w_mult_i[13]
.sym 79167 bf_stage3_6_7.twid_mult.w_mult_i[12]
.sym 79169 bf_stage3_6_7.twid_mult.w_neg_z[10]
.sym 79170 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 79171 bf_stage3_6_7.twid_mult.w_mult_i[11]
.sym 79175 bf_stage3_6_7.twid_mult.w_mult_z[7]
.sym 79177 bf_stage3_6_7.twid_mult.w_mult_i[10]
.sym 79178 bf_stage3_6_7.twid_mult.w_neg_z[11]
.sym 79179 bf_stage3_6_7.twid_mult.w_neg_z[12]
.sym 79180 bf_stage3_6_7.twid_mult.w_neg_z[13]
.sym 79184 bf_stage3_6_7.twid_mult.w_neg_z[10]
.sym 79185 bf_stage3_6_7.twid_mult.w_mult_i[10]
.sym 79187 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 79190 bf_stage3_6_7.twid_mult.w_mult_i[13]
.sym 79191 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 79192 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 79193 bf_stage3_6_7.twid_mult.w_neg_z[13]
.sym 79196 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 79197 bf_stage3_6_7.twid_mult.w_mult_i[13]
.sym 79198 bf_stage3_6_7.twid_mult.w_neg_z[13]
.sym 79202 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 79203 bf_stage3_6_7.twid_mult.w_neg_z[10]
.sym 79204 bf_stage3_6_7.twid_mult.w_mult_i[10]
.sym 79205 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 79208 bf_stage3_6_7.twid_mult.w_mult_i[11]
.sym 79210 bf_stage3_6_7.twid_mult.w_neg_z[11]
.sym 79211 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 79214 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 79215 bf_stage3_6_7.twid_mult.w_neg_z[11]
.sym 79216 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 79217 bf_stage3_6_7.twid_mult.w_mult_i[11]
.sym 79220 bf_stage3_6_7.twid_mult.w_mult_i[12]
.sym 79221 bf_stage3_6_7.twid_mult.w_neg_z[12]
.sym 79222 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 79228 bf_stage3_6_7.twid_mult.w_mult_z[7]
.sym 79233 bf_stage3_6_7.twid_mult.w_mult_i[12]
.sym 79234 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 79235 bf_stage3_6_7.twid_mult.w_mult_i[10]
.sym 79236 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 79237 bf_stage3_6_7.twid_mult.w_mult_i[11]
.sym 79238 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 79239 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 79240 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 79241 bf_stage3_6_7.twid_mult.multiplier_I.p[13]
.sym 79246 bf_stage3_6_7.twid_mult.w_mult_z[14]
.sym 79255 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 79259 bf_stage3_6_7.twid_mult.multiplier_R.p[13]
.sym 79260 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 79264 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 79266 bf_stage3_6_7.twid_mult.multiplier_R.p[11]
.sym 79274 bf_stage3_6_7.twid_mult.w_mult_z[7]
.sym 79280 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 79282 bf_stage3_6_7.twid_mult.w_mult_r[8]
.sym 79284 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 79287 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 79289 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 79290 bf_stage3_6_7.twid_mult.w_mult_r[10]
.sym 79295 bf_stage3_6_7.twid_mult.w_mult_r[9]
.sym 79296 bf_stage3_6_7.twid_mult.w_mult_z[10]
.sym 79298 bf_stage3_6_7.twid_mult.w_mult_z[9]
.sym 79299 bf_stage3_6_7.twid_mult.w_mult_z[8]
.sym 79300 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 79303 bf_stage3_6_7.twid_mult.w_mult_r[9]
.sym 79304 bf_stage3_6_7.twid_mult.w_mult_r[7]
.sym 79308 bf_stage3_6_7.twid_mult.w_mult_r[7]
.sym 79309 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 79313 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 79314 bf_stage3_6_7.twid_mult.w_mult_r[9]
.sym 79315 bf_stage3_6_7.twid_mult.w_mult_z[9]
.sym 79316 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 79319 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 79320 bf_stage3_6_7.twid_mult.w_mult_z[9]
.sym 79322 bf_stage3_6_7.twid_mult.w_mult_r[9]
.sym 79326 bf_stage3_6_7.twid_mult.w_mult_z[8]
.sym 79331 bf_stage3_6_7.twid_mult.w_mult_z[10]
.sym 79332 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 79333 bf_stage3_6_7.twid_mult.w_mult_r[10]
.sym 79337 bf_stage3_6_7.twid_mult.w_mult_r[8]
.sym 79338 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 79340 bf_stage3_6_7.twid_mult.w_mult_z[8]
.sym 79343 bf_stage3_6_7.twid_mult.w_mult_z[10]
.sym 79344 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 79345 bf_stage3_6_7.twid_mult.w_mult_r[10]
.sym 79346 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 79349 bf_stage3_6_7.twid_mult.w_mult_r[7]
.sym 79350 bf_stage3_6_7.twid_mult.w_mult_z[7]
.sym 79352 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 79356 bf_stage3_6_7.twid_mult.w_mult_r[10]
.sym 79357 bf_stage3_6_7.twid_mult.w_mult_r[6]
.sym 79361 bf_stage3_6_7.twid_mult.w_mult_r[9]
.sym 79362 bf_stage3_6_7.twid_mult.w_mult_r[7]
.sym 79375 bf_stage3_6_7.twid_mult.multiplier_I.p[11]
.sym 79382 bf_stage3_6_7.twid_mult.w_mult_r[3]
.sym 79386 bf_stage3_6_7.twid_mult.w_mult_r[4]
.sym 79387 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 79402 bf_stage3_6_7.twid_mult.multiplier_R.p[14]
.sym 79403 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_I3[2]
.sym 79409 bf_stage3_6_7.twid_mult.multiplier_R.p[8]
.sym 79410 bf_stage3_6_7.twid_mult.multiplier_R.p[12]
.sym 79413 bf_stage3_6_7.twid_mult.w_mult_z[5]
.sym 79414 bf_stage3_6_7.twid_mult.w_mult_r[6]
.sym 79418 bf_stage3_6_7.twid_mult.w_mult_z[1]
.sym 79419 bf_stage3_6_7.twid_mult.multiplier_R.p[13]
.sym 79424 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 79426 bf_stage3_6_7.twid_mult.multiplier_R.p[11]
.sym 79427 bf_stage3_6_7.twid_mult.w_mult_z[6]
.sym 79431 bf_stage3_6_7.twid_mult.multiplier_R.p[8]
.sym 79437 bf_stage3_6_7.twid_mult.multiplier_R.p[12]
.sym 79442 bf_stage3_6_7.twid_mult.w_mult_z[5]
.sym 79451 bf_stage3_6_7.twid_mult.multiplier_R.p[11]
.sym 79457 bf_stage3_6_7.twid_mult.multiplier_R.p[14]
.sym 79460 bf_stage3_6_7.twid_mult.w_mult_z[1]
.sym 79467 bf_stage3_6_7.twid_mult.w_mult_z[6]
.sym 79468 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_I3[2]
.sym 79469 bf_stage3_6_7.twid_mult.w_mult_r[6]
.sym 79475 bf_stage3_6_7.twid_mult.multiplier_R.p[13]
.sym 79476 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 79477 CLK$SB_IO_IN_$glb_clk
.sym 79484 bf_stage3_6_7.twid_mult.multiplier_I.t[0]
.sym 79505 bf_stage3_6_7.twid_mult.multiplier_R.p[6]
.sym 79509 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 79511 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 79513 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 79520 bf_stage3_6_7.twid_mult.w_mult_z[5]
.sym 79521 bf_stage3_6_7.twid_mult.w_mult_r[6]
.sym 79522 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 79523 bf_stage3_6_7.twid_mult.w_mult_z[2]
.sym 79524 bf_stage3_6_7.twid_mult.w_mult_r[2]
.sym 79525 bf_stage3_6_7.twid_mult.w_mult_z[1]
.sym 79526 bf_stage3_6_7.twid_mult.w_mult_z[0]
.sym 79527 bf_stage3_6_7.twid_mult.w_mult_r[5]
.sym 79528 bf_stage3_6_7.twid_mult.w_mult_r[1]
.sym 79529 bf_stage3_6_7.twid_mult.w_mult_z[3]
.sym 79531 bf_stage3_6_7.twid_mult.w_mult_r[4]
.sym 79532 bf_stage3_6_7.twid_mult.w_mult_z[4]
.sym 79534 bf_stage3_6_7.twid_mult.w_mult_z[6]
.sym 79535 bf_stage3_6_7.twid_mult.w_mult_r[5]
.sym 79536 bf_stage3_6_7.twid_mult.w_mult_r[0]
.sym 79537 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 79538 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 79541 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 79542 bf_stage3_6_7.twid_mult.w_mult_r[3]
.sym 79546 bf_stage3_6_7.twid_mult.w_mult_r[4]
.sym 79547 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 79548 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 79549 bf_stage3_6_7.twid_mult.multiplier_R.p[0]
.sym 79551 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 79553 bf_stage3_6_7.twid_mult.multiplier_R.p[0]
.sym 79559 bf_stage3_6_7.twid_mult.w_mult_r[4]
.sym 79560 bf_stage3_6_7.twid_mult.w_mult_z[3]
.sym 79561 bf_stage3_6_7.twid_mult.w_mult_z[4]
.sym 79562 bf_stage3_6_7.twid_mult.w_mult_r[3]
.sym 79565 bf_stage3_6_7.twid_mult.w_mult_z[5]
.sym 79566 bf_stage3_6_7.twid_mult.w_mult_r[6]
.sym 79567 bf_stage3_6_7.twid_mult.w_mult_r[5]
.sym 79568 bf_stage3_6_7.twid_mult.w_mult_z[6]
.sym 79571 bf_stage3_6_7.twid_mult.w_mult_z[1]
.sym 79572 bf_stage3_6_7.twid_mult.w_mult_z[0]
.sym 79573 bf_stage3_6_7.twid_mult.w_mult_r[1]
.sym 79574 bf_stage3_6_7.twid_mult.w_mult_r[0]
.sym 79577 bf_stage3_6_7.twid_mult.w_mult_z[5]
.sym 79578 bf_stage3_6_7.twid_mult.w_mult_z[4]
.sym 79579 bf_stage3_6_7.twid_mult.w_mult_r[4]
.sym 79580 bf_stage3_6_7.twid_mult.w_mult_r[5]
.sym 79584 bf_stage3_6_7.twid_mult.w_mult_r[3]
.sym 79586 bf_stage3_6_7.twid_mult.w_mult_z[3]
.sym 79589 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 79590 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 79591 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 79592 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 79595 bf_stage3_6_7.twid_mult.w_mult_z[2]
.sym 79596 bf_stage3_6_7.twid_mult.w_mult_r[2]
.sym 79597 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 79598 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 79599 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 79600 CLK$SB_IO_IN_$glb_clk
.sym 79602 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79603 bf_stage3_6_7.twid_mult.multiplier_R.p[2]
.sym 79604 bf_stage3_6_7.twid_mult.multiplier_R.p[1]
.sym 79605 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 79606 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79607 bf_stage3_6_7.twid_mult.multiplier_R.p[0]
.sym 79608 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79609 bf_stage3_6_7.twid_mult.multiplier_R.p[6]
.sym 79619 bf_stage3_6_7.twid_mult.multiplier_R.p[14]
.sym 79623 bf_stage3_6_7.twid_mult.multiplier_R.p[12]
.sym 79636 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 79637 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I0[0]
.sym 79659 bf_stage3_6_7.twid_mult.multiplier_R.p[5]
.sym 79660 bf_stage3_6_7.twid_mult.multiplier_R.p[2]
.sym 79661 bf_stage3_6_7.twid_mult.multiplier_R.p[1]
.sym 79663 bf_stage3_6_7.twid_mult.multiplier_R.p[4]
.sym 79668 bf_stage3_6_7.twid_mult.multiplier_R.p[3]
.sym 79670 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 79676 bf_stage3_6_7.twid_mult.multiplier_R.p[1]
.sym 79685 bf_stage3_6_7.twid_mult.multiplier_R.p[3]
.sym 79695 bf_stage3_6_7.twid_mult.multiplier_R.p[4]
.sym 79701 bf_stage3_6_7.twid_mult.multiplier_R.p[2]
.sym 79719 bf_stage3_6_7.twid_mult.multiplier_R.p[5]
.sym 79722 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 79723 CLK$SB_IO_IN_$glb_clk
.sym 79725 bf_stage3_6_7.twid_mult.multiplier_R.p[5]
.sym 79726 bf_stage3_6_7.twid_mult.multiplier_R.p[3]
.sym 79728 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79729 bf_stage3_6_7.twid_mult.multiplier_R.p[4]
.sym 79730 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79731 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79746 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 79749 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 79751 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 79755 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 79757 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 79758 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 79759 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 79768 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 79770 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 79783 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 79787 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1[1]
.sym 79790 bf_stage3_6_7.twid_mult.multiplier_R.state[0]
.sym 79791 stage_2_valid
.sym 79793 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 79797 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I0[0]
.sym 79800 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 79807 bf_stage3_6_7.twid_mult.multiplier_R.state[0]
.sym 79811 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 79813 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 79818 stage_2_valid
.sym 79819 bf_stage3_6_7.twid_mult.multiplier_R.state[0]
.sym 79824 bf_stage3_6_7.twid_mult.multiplier_R.state[0]
.sym 79825 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I0[0]
.sym 79829 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1[1]
.sym 79830 stage_2_valid
.sym 79831 bf_stage3_6_7.twid_mult.multiplier_R.state[0]
.sym 79832 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I0[0]
.sym 79836 bf_stage3_6_7.twid_mult.multiplier_R.state[0]
.sym 79837 stage_2_valid
.sym 79845 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 79846 CLK$SB_IO_IN_$glb_clk
.sym 79850 bf_stage3_2_3.twid_mult.multiplier_Z.count[2]
.sym 79851 bf_stage3_2_3.twid_mult.multiplier_Z.count[3]
.sym 79852 bf_stage3_2_3.twid_mult.multiplier_Z.count[4]
.sym 79853 bf_stage3_2_3.twid_mult.multiplier_Z.count[0]
.sym 79854 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 79855 bf_stage3_2_3.twid_mult.multiplier_Z.count[1]
.sym 79864 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 79868 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 79874 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 79875 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 79879 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 79895 stage_2_valid
.sym 79897 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 79899 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 79900 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 79902 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 79909 bf_stage3_6_7.twid_mult.multiplier_Z.count[4]
.sym 79912 bf_stage3_6_7.twid_mult.multiplier_Z.count[0]
.sym 79915 bf_stage3_6_7.twid_mult.multiplier_Z.count[2]
.sym 79916 bf_stage3_6_7.twid_mult.multiplier_Z.count[3]
.sym 79919 bf_stage3_6_7.twid_mult.multiplier_Z.count[1]
.sym 79921 $nextpnr_ICESTORM_LC_24$O
.sym 79923 bf_stage3_6_7.twid_mult.multiplier_Z.count[0]
.sym 79927 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 79930 bf_stage3_6_7.twid_mult.multiplier_Z.count[1]
.sym 79933 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 79935 bf_stage3_6_7.twid_mult.multiplier_Z.count[2]
.sym 79937 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 79939 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 79941 bf_stage3_6_7.twid_mult.multiplier_Z.count[3]
.sym 79943 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 79946 bf_stage3_6_7.twid_mult.multiplier_Z.count[4]
.sym 79949 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 79952 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 79953 stage_2_valid
.sym 79954 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 79955 bf_stage3_6_7.twid_mult.multiplier_Z.count[4]
.sym 79959 bf_stage3_6_7.twid_mult.multiplier_Z.count[1]
.sym 79961 bf_stage3_6_7.twid_mult.multiplier_Z.count[0]
.sym 79966 bf_stage3_6_7.twid_mult.multiplier_Z.count[0]
.sym 79968 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 79969 CLK$SB_IO_IN_$glb_clk
.sym 79970 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 79972 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 79973 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 79974 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 79975 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 79977 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 79978 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 79983 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 79987 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 79997 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 80000 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 80012 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 80014 bf_stage3_6_7.twid_mult.multiplier_Z.count[2]
.sym 80015 bf_stage3_6_7.twid_mult.multiplier_Z.count[3]
.sym 80016 bf_stage3_6_7.twid_mult.multiplier_Z.count[4]
.sym 80018 bf_stage3_6_7.twid_mult.multiplier_Z.count[1]
.sym 80019 bf_stage3_6_7.twid_mult.multiplier_Z.count[0]
.sym 80022 stage_2_valid
.sym 80024 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 80030 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 80033 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 80042 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[0]
.sym 80046 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 80057 bf_stage3_6_7.twid_mult.multiplier_Z.count[2]
.sym 80058 bf_stage3_6_7.twid_mult.multiplier_Z.count[0]
.sym 80059 bf_stage3_6_7.twid_mult.multiplier_Z.count[1]
.sym 80060 bf_stage3_6_7.twid_mult.multiplier_Z.count[3]
.sym 80064 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 80065 stage_2_valid
.sym 80069 bf_stage3_6_7.twid_mult.multiplier_Z.count[4]
.sym 80071 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 80072 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[0]
.sym 80076 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 80081 bf_stage3_6_7.twid_mult.multiplier_Z.count[2]
.sym 80082 bf_stage3_6_7.twid_mult.multiplier_Z.count[0]
.sym 80083 bf_stage3_6_7.twid_mult.multiplier_Z.count[1]
.sym 80084 bf_stage3_6_7.twid_mult.multiplier_Z.count[3]
.sym 80087 stage_2_valid
.sym 80088 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 80089 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 80091 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 80092 CLK$SB_IO_IN_$glb_clk
.sym 80096 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 80106 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 80137 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 80139 bf_stage3_0_1.twid_mult.multiplier_Z.count[4]
.sym 80144 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 80147 stage_2_valid
.sym 80148 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 80149 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I3[1]
.sym 80150 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 80153 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I1[0]
.sym 80157 bf_stage3_0_1.twid_mult.multiplier_Z.state[0]
.sym 80165 bf_stage3_0_1.twid_mult.multiplier_Z.count[0]
.sym 80168 bf_stage3_0_1.twid_mult.multiplier_Z.state[0]
.sym 80170 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I1[0]
.sym 80171 stage_2_valid
.sym 80174 bf_stage3_0_1.twid_mult.multiplier_Z.count[0]
.sym 80175 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 80177 bf_stage3_0_1.twid_mult.multiplier_Z.count[4]
.sym 80180 bf_stage3_0_1.twid_mult.multiplier_Z.count[4]
.sym 80183 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I3[1]
.sym 80192 bf_stage3_0_1.twid_mult.multiplier_Z.state[0]
.sym 80193 stage_2_valid
.sym 80194 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 80204 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 80214 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 80215 CLK$SB_IO_IN_$glb_clk
.sym 80233 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 80260 bf_stage3_0_1.twid_mult.multiplier_Z.count[2]
.sym 80262 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 80264 bf_stage3_0_1.twid_mult.multiplier_Z.count[0]
.sym 80270 bf_stage3_0_1.twid_mult.multiplier_Z.count[4]
.sym 80276 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 80277 bf_stage3_0_1.twid_mult.multiplier_Z.count[3]
.sym 80281 bf_stage3_0_1.twid_mult.multiplier_Z.count[1]
.sym 80290 $nextpnr_ICESTORM_LC_10$O
.sym 80293 bf_stage3_0_1.twid_mult.multiplier_Z.count[0]
.sym 80296 bf_stage3_0_1.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 80299 bf_stage3_0_1.twid_mult.multiplier_Z.count[1]
.sym 80302 bf_stage3_0_1.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 80305 bf_stage3_0_1.twid_mult.multiplier_Z.count[2]
.sym 80306 bf_stage3_0_1.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 80308 bf_stage3_0_1.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 80311 bf_stage3_0_1.twid_mult.multiplier_Z.count[3]
.sym 80312 bf_stage3_0_1.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 80316 bf_stage3_0_1.twid_mult.multiplier_Z.count[4]
.sym 80318 bf_stage3_0_1.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 80321 bf_stage3_0_1.twid_mult.multiplier_Z.count[3]
.sym 80322 bf_stage3_0_1.twid_mult.multiplier_Z.count[2]
.sym 80323 bf_stage3_0_1.twid_mult.multiplier_Z.count[1]
.sym 80327 bf_stage3_0_1.twid_mult.multiplier_Z.count[0]
.sym 80328 bf_stage3_0_1.twid_mult.multiplier_Z.count[3]
.sym 80329 bf_stage3_0_1.twid_mult.multiplier_Z.count[2]
.sym 80330 bf_stage3_0_1.twid_mult.multiplier_Z.count[1]
.sym 80334 bf_stage3_0_1.twid_mult.multiplier_Z.count[0]
.sym 80335 bf_stage3_0_1.twid_mult.multiplier_Z.count[1]
.sym 80337 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 80338 CLK$SB_IO_IN_$glb_clk
.sym 80339 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 80482 PIN_20$SB_IO_OUT
.sym 80932 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 80933 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 80934 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 80935 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 80936 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 80938 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 80939 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 80980 spi_master.r_CS_Inactive_Count[0]
.sym 80981 spi_master.r_CS_Inactive_Count[1]
.sym 80985 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 80986 spi_master.r_CS_Inactive_Count[4]
.sym 80987 spi_master.r_CS_Inactive_Count[5]
.sym 80994 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 80997 $PACKER_VCC_NET
.sym 81000 spi_master.r_CS_Inactive_Count[2]
.sym 81001 spi_master.r_CS_Inactive_Count[3]
.sym 81002 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 81005 $PACKER_VCC_NET
.sym 81006 $nextpnr_ICESTORM_LC_15$O
.sym 81009 spi_master.r_CS_Inactive_Count[0]
.sym 81012 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 81014 $PACKER_VCC_NET
.sym 81015 spi_master.r_CS_Inactive_Count[1]
.sym 81018 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 81020 spi_master.r_CS_Inactive_Count[2]
.sym 81021 $PACKER_VCC_NET
.sym 81022 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 81024 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 81026 spi_master.r_CS_Inactive_Count[3]
.sym 81027 $PACKER_VCC_NET
.sym 81028 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 81030 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 81032 spi_master.r_CS_Inactive_Count[4]
.sym 81033 $PACKER_VCC_NET
.sym 81034 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 81037 $PACKER_VCC_NET
.sym 81038 spi_master.r_CS_Inactive_Count[5]
.sym 81040 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 81046 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 81049 spi_master.r_CS_Inactive_Count[1]
.sym 81051 $PACKER_VCC_NET
.sym 81052 spi_master.r_CS_Inactive_Count[0]
.sym 81053 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 81054 CLK$SB_IO_IN_$glb_clk
.sym 81055 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 81066 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[5]
.sym 81067 stage_2_valid
.sym 81071 bf_stage2_1_3.twid_mult.w_mult_i[9]
.sym 81082 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 81094 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 81098 spi_master.master_ready
.sym 81099 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 81114 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 81119 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 81122 stage_2_valid
.sym 81123 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_I2[0]
.sym 81139 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 81140 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 81141 spi_master.r_CS_Inactive_Count[4]
.sym 81143 spi_master.master_ready
.sym 81145 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 81150 spi_master.r_CS_Inactive_Count[5]
.sym 81151 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 81152 spi_master.SPI_Master_Inst.r_Trailing_Edge
.sym 81161 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_I2[0]
.sym 81164 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 81165 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 81166 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 81170 spi_master.master_ready
.sym 81173 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 81179 spi_master.r_CS_Inactive_Count[4]
.sym 81183 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 81185 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 81191 spi_master.r_CS_Inactive_Count[5]
.sym 81194 spi_master.SPI_Master_Inst.r_Trailing_Edge
.sym 81196 spi_master.master_ready
.sym 81197 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 81200 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_I2[0]
.sym 81201 spi_master.SPI_Master_Inst.r_Trailing_Edge
.sym 81212 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 81213 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 81214 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 81215 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 81216 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 81217 CLK$SB_IO_IN_$glb_clk
.sym 81219 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 81222 start_tx_SB_LUT4_I3_O[2]
.sym 81223 bf_stage2_0_2.twid_mult.multiplier_R.t[0]
.sym 81227 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 81235 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 81238 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 81239 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 81243 spi_master.r_SM_CS[0]
.sym 81245 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 81246 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 81248 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 81249 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 81250 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 81251 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81252 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 81253 stage_2_valid
.sym 81260 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 81261 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 81262 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 81264 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81266 bf_stage2_0_2.twid_mult.multiplier_R.t[1]
.sym 81267 bf_stage2_0_2.twid_mult.multiplier_R.t[7]
.sym 81268 bf_stage2_0_2.twid_mult.multiplier_R.t[8]
.sym 81271 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 81272 bf_stage2_0_2.twid_mult.multiplier_R.p[8]
.sym 81273 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 81277 stage_1_valid
.sym 81278 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81285 bf_stage2_0_2.twid_mult.multiplier_R.p[0]
.sym 81286 bf_stage2_0_2.twid_mult.multiplier_R.p[1]
.sym 81288 bf_stage2_0_2.twid_mult.multiplier_R.t[0]
.sym 81289 bf_stage2_0_2.twid_mult.multiplier_R.p[7]
.sym 81293 bf_stage2_0_2.twid_mult.multiplier_R.t[1]
.sym 81294 bf_stage2_0_2.twid_mult.multiplier_R.p[1]
.sym 81295 bf_stage2_0_2.twid_mult.multiplier_R.p[0]
.sym 81296 bf_stage2_0_2.twid_mult.multiplier_R.t[0]
.sym 81299 bf_stage2_0_2.twid_mult.multiplier_R.t[0]
.sym 81300 bf_stage2_0_2.twid_mult.multiplier_R.p[0]
.sym 81305 bf_stage2_0_2.twid_mult.multiplier_R.t[1]
.sym 81306 bf_stage2_0_2.twid_mult.multiplier_R.t[0]
.sym 81307 bf_stage2_0_2.twid_mult.multiplier_R.p[0]
.sym 81308 bf_stage2_0_2.twid_mult.multiplier_R.p[1]
.sym 81311 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 81312 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 81317 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81318 bf_stage2_0_2.twid_mult.multiplier_R.t[8]
.sym 81320 bf_stage2_0_2.twid_mult.multiplier_R.p[8]
.sym 81323 bf_stage2_0_2.twid_mult.multiplier_R.t[7]
.sym 81324 bf_stage2_0_2.twid_mult.multiplier_R.p[7]
.sym 81326 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81335 stage_1_valid
.sym 81336 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 81339 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 81340 CLK$SB_IO_IN_$glb_clk
.sym 81341 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 81344 spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 81345 start_tx_SB_LUT4_I3_O[0]
.sym 81347 spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 81348 spi_master.r_SM_CS[0]
.sym 81349 spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 81354 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 81364 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 81369 spi_state[0]
.sym 81370 stage_1_valid
.sym 81387 bf_stage2_0_2.twid_mult.multiplier_R.t[0]
.sym 81388 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81393 bf_stage2_0_2.twid_mult.multiplier_R.t[3]
.sym 81394 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 81396 bf_stage2_0_2.twid_mult.multiplier_R.p[7]
.sym 81397 bf_stage2_0_2.twid_mult.multiplier_R.t[5]
.sym 81402 bf_stage2_0_2.twid_mult.multiplier_R.t[2]
.sym 81404 bf_stage2_0_2.twid_mult.multiplier_R.t[6]
.sym 81405 bf_stage2_0_2.twid_mult.multiplier_R.t[1]
.sym 81412 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 81414 bf_stage2_0_2.twid_mult.multiplier_R.t[7]
.sym 81418 bf_stage2_0_2.twid_mult.multiplier_R.t[7]
.sym 81422 bf_stage2_0_2.twid_mult.multiplier_R.t[3]
.sym 81429 bf_stage2_0_2.twid_mult.multiplier_R.t[2]
.sym 81435 bf_stage2_0_2.twid_mult.multiplier_R.t[1]
.sym 81440 bf_stage2_0_2.twid_mult.multiplier_R.t[7]
.sym 81441 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81442 bf_stage2_0_2.twid_mult.multiplier_R.p[7]
.sym 81446 bf_stage2_0_2.twid_mult.multiplier_R.t[5]
.sym 81452 bf_stage2_0_2.twid_mult.multiplier_R.t[0]
.sym 81458 bf_stage2_0_2.twid_mult.multiplier_R.t[6]
.sym 81462 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 81463 CLK$SB_IO_IN_$glb_clk
.sym 81464 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 81485 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 81500 bf_stage3_2_3.twid_mult.multiplier_I.t[7]
.sym 81507 bf_stage2_0_2.twid_mult.multiplier_R.t[4]
.sym 81508 bf_stage2_0_2.twid_mult.multiplier_R.t[3]
.sym 81509 bf_stage2_0_2.twid_mult.multiplier_R.t[2]
.sym 81511 bf_stage2_0_2.twid_mult.multiplier_R.t[6]
.sym 81517 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 81521 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81522 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81523 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81526 bf_stage2_0_2.twid_mult.multiplier_R.p[6]
.sym 81531 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81533 bf_stage2_0_2.twid_mult.multiplier_R.p[2]
.sym 81535 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 81536 bf_stage2_0_2.twid_mult.multiplier_R.p[3]
.sym 81537 bf_stage2_0_2.twid_mult.multiplier_R.p[4]
.sym 81540 bf_stage2_0_2.twid_mult.multiplier_R.t[2]
.sym 81541 bf_stage2_0_2.twid_mult.multiplier_R.p[2]
.sym 81542 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81545 bf_stage2_0_2.twid_mult.multiplier_R.p[3]
.sym 81546 bf_stage2_0_2.twid_mult.multiplier_R.t[3]
.sym 81548 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81551 bf_stage2_0_2.twid_mult.multiplier_R.p[4]
.sym 81552 bf_stage2_0_2.twid_mult.multiplier_R.t[4]
.sym 81553 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81557 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81558 bf_stage2_0_2.twid_mult.multiplier_R.p[2]
.sym 81559 bf_stage2_0_2.twid_mult.multiplier_R.t[2]
.sym 81563 bf_stage2_0_2.twid_mult.multiplier_R.p[6]
.sym 81564 bf_stage2_0_2.twid_mult.multiplier_R.t[6]
.sym 81565 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81569 bf_stage2_0_2.twid_mult.multiplier_R.t[6]
.sym 81570 bf_stage2_0_2.twid_mult.multiplier_R.p[6]
.sym 81572 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81575 bf_stage2_0_2.twid_mult.multiplier_R.t[3]
.sym 81577 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81578 bf_stage2_0_2.twid_mult.multiplier_R.p[3]
.sym 81582 bf_stage2_0_2.twid_mult.multiplier_R.p[4]
.sym 81583 bf_stage2_0_2.twid_mult.multiplier_R.t[4]
.sym 81584 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81585 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 81586 CLK$SB_IO_IN_$glb_clk
.sym 81587 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 81589 spi_state[0]
.sym 81591 spi_state[1]
.sym 81592 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 81593 spi_state_SB_DFFESR_Q_R[1]
.sym 81594 spi_state_SB_DFFESR_Q_E
.sym 81595 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O
.sym 81601 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 81610 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 81619 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O
.sym 81631 bf_stage2_1_3.twid_mult.multiplier_Z.count[2]
.sym 81632 bf_stage2_1_3.twid_mult.multiplier_Z.count[3]
.sym 81638 bf_stage2_1_3.twid_mult.multiplier_Z.count[1]
.sym 81640 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O
.sym 81642 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 81649 bf_stage2_1_3.twid_mult.multiplier_Z.count[4]
.sym 81651 bf_stage2_1_3.twid_mult.multiplier_Z.count[0]
.sym 81659 bf_stage2_1_3.twid_mult.multiplier_Z.count[0]
.sym 81661 $nextpnr_ICESTORM_LC_62$O
.sym 81663 bf_stage2_1_3.twid_mult.multiplier_Z.count[0]
.sym 81667 bf_stage2_1_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 81669 bf_stage2_1_3.twid_mult.multiplier_Z.count[1]
.sym 81671 bf_stage2_1_3.twid_mult.multiplier_Z.count[0]
.sym 81673 bf_stage2_1_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 81676 bf_stage2_1_3.twid_mult.multiplier_Z.count[2]
.sym 81677 bf_stage2_1_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 81679 bf_stage2_1_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 81682 bf_stage2_1_3.twid_mult.multiplier_Z.count[3]
.sym 81683 bf_stage2_1_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 81686 bf_stage2_1_3.twid_mult.multiplier_Z.count[4]
.sym 81689 bf_stage2_1_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 81692 bf_stage2_1_3.twid_mult.multiplier_Z.count[3]
.sym 81693 bf_stage2_1_3.twid_mult.multiplier_Z.count[2]
.sym 81694 bf_stage2_1_3.twid_mult.multiplier_Z.count[0]
.sym 81695 bf_stage2_1_3.twid_mult.multiplier_Z.count[1]
.sym 81698 bf_stage2_1_3.twid_mult.multiplier_Z.count[0]
.sym 81708 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O
.sym 81709 CLK$SB_IO_IN_$glb_clk
.sym 81710 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 81718 bf_stage2_0_2.twid_mult.multiplier_I.t[0]
.sym 81728 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O
.sym 81731 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 81737 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 81738 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 81739 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 81740 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 81745 stage_2_valid
.sym 81752 bf_stage2_0_2.twid_mult.multiplier_Z.t[3]
.sym 81754 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 81757 $PACKER_GND_NET
.sym 81763 bf_stage2_0_2.twid_mult.multiplier_Z.t[5]
.sym 81765 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 81767 bf_stage2_0_2.twid_mult.multiplier_Z.t[4]
.sym 81774 bf_stage2_0_2.twid_mult.multiplier_Z.t[2]
.sym 81777 bf_stage2_0_2.twid_mult.multiplier_Z.t[6]
.sym 81787 bf_stage2_0_2.twid_mult.multiplier_Z.t[2]
.sym 81794 bf_stage2_0_2.twid_mult.multiplier_Z.t[5]
.sym 81804 bf_stage2_0_2.twid_mult.multiplier_Z.t[4]
.sym 81816 bf_stage2_0_2.twid_mult.multiplier_Z.t[6]
.sym 81822 $PACKER_GND_NET
.sym 81828 bf_stage2_0_2.twid_mult.multiplier_Z.t[3]
.sym 81831 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 81832 CLK$SB_IO_IN_$glb_clk
.sym 81833 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 81835 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81837 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81839 bf_stage2_0_2.twid_mult.multiplier_Z.p[9]
.sym 81840 bf_stage2_0_2.twid_mult.multiplier_Z.p[10]
.sym 81841 bf_stage2_0_2.twid_mult.multiplier_Z.p[8]
.sym 81845 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81853 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 81861 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 81866 stage_1_valid
.sym 81877 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 81878 bf_stage2_0_2.twid_mult.multiplier_Z.t[11]
.sym 81880 bf_stage2_0_2.twid_mult.multiplier_Z.t[8]
.sym 81882 bf_stage2_0_2.twid_mult.multiplier_Z.t[13]
.sym 81883 bf_stage2_0_2.twid_mult.multiplier_Z.t[12]
.sym 81888 bf_stage2_0_2.twid_mult.multiplier_Z.t[7]
.sym 81889 bf_stage2_0_2.twid_mult.multiplier_Z.t[10]
.sym 81893 bf_stage2_0_2.twid_mult.multiplier_Z.t[9]
.sym 81897 bf_stage2_0_2.twid_mult.multiplier_Z.p[10]
.sym 81902 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81904 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 81911 bf_stage2_0_2.twid_mult.multiplier_Z.t[11]
.sym 81915 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81916 bf_stage2_0_2.twid_mult.multiplier_Z.t[10]
.sym 81917 bf_stage2_0_2.twid_mult.multiplier_Z.p[10]
.sym 81921 bf_stage2_0_2.twid_mult.multiplier_Z.t[8]
.sym 81926 bf_stage2_0_2.twid_mult.multiplier_Z.t[10]
.sym 81935 bf_stage2_0_2.twid_mult.multiplier_Z.t[13]
.sym 81941 bf_stage2_0_2.twid_mult.multiplier_Z.t[7]
.sym 81944 bf_stage2_0_2.twid_mult.multiplier_Z.t[9]
.sym 81950 bf_stage2_0_2.twid_mult.multiplier_Z.t[12]
.sym 81954 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 81955 CLK$SB_IO_IN_$glb_clk
.sym 81956 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 81957 bf_stage2_0_2.twid_mult.multiplier_I.p[10]
.sym 81958 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 81959 bf_stage2_0_2.twid_mult.multiplier_I.p[6]
.sym 81961 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81962 bf_stage2_0_2.twid_mult.multiplier_I.p[9]
.sym 81964 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81981 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81984 bf_stage2_0_2.twid_mult.multiplier_I.p[9]
.sym 81985 bf_stage2_0_2.twid_mult.multiplier_I.t[7]
.sym 81987 bf_stage2_0_2.twid_mult.multiplier_I.t[11]
.sym 81988 bf_stage3_2_3.twid_mult.multiplier_I.t[7]
.sym 81989 bf_stage2_0_2.twid_mult.multiplier_I.t[8]
.sym 82003 bf_stage2_0_2.twid_mult.multiplier_I.t[10]
.sym 82004 bf_stage2_0_2.twid_mult.multiplier_I.t[7]
.sym 82008 bf_stage2_0_2.twid_mult.multiplier_I.t[6]
.sym 82009 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 82010 bf_stage2_0_2.twid_mult.multiplier_I.t[5]
.sym 82011 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 82014 bf_stage2_0_2.twid_mult.multiplier_I.p[10]
.sym 82015 bf_stage2_0_2.twid_mult.multiplier_I.t[9]
.sym 82022 bf_stage2_0_2.twid_mult.multiplier_I.t[8]
.sym 82029 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82031 bf_stage2_0_2.twid_mult.multiplier_I.t[7]
.sym 82039 bf_stage2_0_2.twid_mult.multiplier_I.t[8]
.sym 82044 bf_stage2_0_2.twid_mult.multiplier_I.t[5]
.sym 82055 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82057 bf_stage2_0_2.twid_mult.multiplier_I.p[10]
.sym 82058 bf_stage2_0_2.twid_mult.multiplier_I.t[10]
.sym 82063 bf_stage2_0_2.twid_mult.multiplier_I.t[9]
.sym 82070 bf_stage2_0_2.twid_mult.multiplier_I.t[6]
.sym 82073 bf_stage2_0_2.twid_mult.multiplier_I.t[10]
.sym 82077 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 82078 CLK$SB_IO_IN_$glb_clk
.sym 82079 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 82080 bf_stage2_1_3.twid_mult.w_mult_z[5]
.sym 82081 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82082 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 82083 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 82084 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 82085 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 82086 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 82087 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 82090 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 82103 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82105 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 82122 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 82139 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 82140 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 82141 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 82143 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 82147 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 82150 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 82152 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 82153 $nextpnr_ICESTORM_LC_25$O
.sym 82156 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 82159 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 82162 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 82165 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 82168 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 82171 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 82174 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 82177 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 82180 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 82183 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 82185 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 82189 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 82191 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 82193 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 82195 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 82197 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 82199 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 82203 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 82204 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82205 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 82206 bf_stage2_0_2.twid_mult.multiplier_I.p[8]
.sym 82207 bf_stage2_0_2.twid_mult.multiplier_I.p[14]
.sym 82208 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 82209 bf_stage2_0_2.twid_mult.multiplier_I.p[7]
.sym 82210 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 82228 bf_stage2_0_2.twid_mult.multiplier_I.p[14]
.sym 82232 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 82233 bf_stage2_1_3.twid_mult.w_mult_i[14]
.sym 82236 bf_stage2_1_3.twid_mult.multiplier_Z.p[5]
.sym 82237 stage_2_valid
.sym 82238 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 82239 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 82251 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 82252 bf_stage2_1_3.twid_mult.w_neg_z[9]
.sym 82254 bf_stage2_1_3.twid_mult.w_mult_z[14]
.sym 82255 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 82258 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 82259 bf_stage2_1_3.twid_mult.w_mult_i[14]
.sym 82260 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 82262 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 82264 bf_stage2_1_3.twid_mult.w_mult_i[9]
.sym 82265 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 82267 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 82268 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 82269 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 82273 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 82275 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 82276 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 82278 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 82280 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 82282 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 82284 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 82286 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 82288 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 82291 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 82292 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 82294 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 82297 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 82298 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 82300 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 82302 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 82304 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 82307 bf_stage2_1_3.twid_mult.w_mult_z[14]
.sym 82308 bf_stage2_1_3.twid_mult.w_mult_i[14]
.sym 82309 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 82310 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 82313 bf_stage2_1_3.twid_mult.w_mult_i[9]
.sym 82314 bf_stage2_1_3.twid_mult.w_neg_z[9]
.sym 82315 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 82319 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 82320 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 82323 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 82324 CLK$SB_IO_IN_$glb_clk
.sym 82325 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 82326 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 82327 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 82333 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 82347 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82352 bf_stage2_1_3.twid_mult.multiplier_I.p[13]
.sym 82353 stage_1_valid
.sym 82368 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 82369 bf_stage2_1_3.twid_mult.w_neg_z[11]
.sym 82370 bf_stage2_1_3.twid_mult.w_neg_z[12]
.sym 82376 bf_stage2_1_3.twid_mult.w_neg_z[10]
.sym 82378 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 82379 bf_stage2_1_3.twid_mult.w_neg_z[13]
.sym 82381 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 82383 bf_stage2_1_3.twid_mult.w_mult_i[12]
.sym 82386 bf_stage2_1_3.twid_mult.w_mult_i[13]
.sym 82389 bf_stage2_1_3.twid_mult.w_mult_i[11]
.sym 82392 bf_stage2_1_3.twid_mult.w_mult_i[10]
.sym 82393 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 82400 bf_stage2_1_3.twid_mult.w_mult_i[11]
.sym 82401 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 82402 bf_stage2_1_3.twid_mult.w_neg_z[11]
.sym 82407 bf_stage2_1_3.twid_mult.w_neg_z[10]
.sym 82408 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 82409 bf_stage2_1_3.twid_mult.w_mult_i[10]
.sym 82412 bf_stage2_1_3.twid_mult.w_mult_i[11]
.sym 82413 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 82414 bf_stage2_1_3.twid_mult.w_neg_z[11]
.sym 82418 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 82419 bf_stage2_1_3.twid_mult.w_mult_i[12]
.sym 82420 bf_stage2_1_3.twid_mult.w_neg_z[12]
.sym 82424 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 82425 bf_stage2_1_3.twid_mult.w_neg_z[13]
.sym 82427 bf_stage2_1_3.twid_mult.w_mult_i[13]
.sym 82430 bf_stage2_1_3.twid_mult.w_neg_z[12]
.sym 82431 bf_stage2_1_3.twid_mult.w_mult_i[12]
.sym 82432 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 82436 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 82437 bf_stage2_1_3.twid_mult.w_neg_z[13]
.sym 82439 bf_stage2_1_3.twid_mult.w_mult_i[13]
.sym 82442 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 82443 bf_stage2_1_3.twid_mult.w_mult_i[10]
.sym 82445 bf_stage2_1_3.twid_mult.w_neg_z[10]
.sym 82449 bf_stage2_1_3.twid_mult.w_mult_i[12]
.sym 82450 bf_stage2_1_3.twid_mult.w_mult_i[10]
.sym 82451 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 82452 bf_stage2_1_3.twid_mult.w_mult_i[13]
.sym 82455 bf_stage2_1_3.twid_mult.w_mult_i[11]
.sym 82456 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 82463 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 82471 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 82476 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[2]
.sym 82481 bf_stage3_2_3.twid_mult.multiplier_I.t[7]
.sym 82490 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 82492 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[2]
.sym 82494 bf_stage2_1_3.twid_mult.multiplier_I.p[14]
.sym 82495 bf_stage2_1_3.twid_mult.multiplier_I.p[9]
.sym 82503 bf_stage2_1_3.twid_mult.multiplier_I.p[7]
.sym 82505 bf_stage2_1_3.twid_mult.multiplier_I.p[8]
.sym 82509 stage_2_valid
.sym 82526 bf_stage2_1_3.twid_mult.multiplier_I.p[9]
.sym 82532 bf_stage2_1_3.twid_mult.multiplier_I.p[7]
.sym 82535 bf_stage2_1_3.twid_mult.multiplier_I.p[8]
.sym 82542 bf_stage2_1_3.twid_mult.multiplier_I.p[14]
.sym 82547 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 82550 stage_2_valid
.sym 82569 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[2]
.sym 82570 CLK$SB_IO_IN_$glb_clk
.sym 82573 bf_stage3_2_3.twid_mult.multiplier_R.t[7]
.sym 82574 bf_stage3_2_3.twid_mult.multiplier_R.t[6]
.sym 82588 bf_stage2_1_3.twid_mult.multiplier_I.p[12]
.sym 82589 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 82594 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 82595 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 82596 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 82601 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 82605 bf_stage2_1_3.twid_mult.multiplier_I.p[10]
.sym 82614 bf_stage3_2_3.twid_mult.multiplier_Z.t[12]
.sym 82616 bf_stage3_2_3.twid_mult.multiplier_Z.t[14]
.sym 82617 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82622 bf_stage3_2_3.twid_mult.multiplier_Z.t[11]
.sym 82624 bf_stage3_2_3.twid_mult.multiplier_Z.p[12]
.sym 82627 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82628 bf_stage3_2_3.twid_mult.multiplier_Z.t[13]
.sym 82634 bf_stage3_2_3.twid_mult.multiplier_Z.p[13]
.sym 82637 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82638 bf_stage3_2_3.twid_mult.multiplier_Z.p[14]
.sym 82639 bf_stage3_2_3.twid_mult.multiplier_Z.p[11]
.sym 82640 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82641 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82642 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 82647 bf_stage3_2_3.twid_mult.multiplier_Z.t[12]
.sym 82648 bf_stage3_2_3.twid_mult.multiplier_Z.p[12]
.sym 82649 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82652 bf_stage3_2_3.twid_mult.multiplier_Z.t[14]
.sym 82653 bf_stage3_2_3.twid_mult.multiplier_Z.p[14]
.sym 82654 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82658 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82660 bf_stage3_2_3.twid_mult.multiplier_Z.t[11]
.sym 82661 bf_stage3_2_3.twid_mult.multiplier_Z.p[11]
.sym 82664 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82665 bf_stage3_2_3.twid_mult.multiplier_Z.p[12]
.sym 82666 bf_stage3_2_3.twid_mult.multiplier_Z.t[12]
.sym 82670 bf_stage3_2_3.twid_mult.multiplier_Z.t[11]
.sym 82671 bf_stage3_2_3.twid_mult.multiplier_Z.p[11]
.sym 82672 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82676 bf_stage3_2_3.twid_mult.multiplier_Z.p[13]
.sym 82678 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82679 bf_stage3_2_3.twid_mult.multiplier_Z.t[13]
.sym 82683 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82684 bf_stage3_2_3.twid_mult.multiplier_Z.t[13]
.sym 82685 bf_stage3_2_3.twid_mult.multiplier_Z.p[13]
.sym 82692 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82693 CLK$SB_IO_IN_$glb_clk
.sym 82694 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 82695 bf_stage3_2_3.twid_mult.w_mult_z[14]
.sym 82708 bf_stage2_1_3.twid_mult.multiplier_I.p[14]
.sym 82709 bf_stage3_2_3.twid_mult.multiplier_R.t[5]
.sym 82714 bf_stage2_1_3.twid_mult.multiplier_I.p[8]
.sym 82715 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82717 bf_stage2_1_3.twid_mult.multiplier_I.p[7]
.sym 82718 bf_stage3_2_3.twid_mult.multiplier_R.t[6]
.sym 82722 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 82725 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 82728 bf_stage3_2_3.twid_mult.w_mult_z[14]
.sym 82738 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 82747 bf_stage3_2_3.twid_mult.multiplier_I.t[8]
.sym 82749 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 82753 bf_stage3_2_3.twid_mult.multiplier_I.t[7]
.sym 82759 bf_stage3_2_3.twid_mult.multiplier_I.t[9]
.sym 82784 bf_stage3_2_3.twid_mult.multiplier_I.t[9]
.sym 82787 bf_stage3_2_3.twid_mult.multiplier_I.t[7]
.sym 82814 bf_stage3_2_3.twid_mult.multiplier_I.t[8]
.sym 82815 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 82816 CLK$SB_IO_IN_$glb_clk
.sym 82817 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 82818 bf_stage3_2_3.twid_mult.w_mult_r[9]
.sym 82821 bf_stage3_2_3.twid_mult.w_mult_r[8]
.sym 82824 bf_stage3_2_3.twid_mult.w_mult_r[7]
.sym 82827 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 82828 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 82845 stage_1_valid
.sym 82848 bf_stage2_1_3.twid_mult.multiplier_I.p[13]
.sym 82853 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 82860 bf_stage3_2_3.twid_mult.multiplier_I.p[13]
.sym 82865 bf_stage3_2_3.twid_mult.multiplier_I.t[12]
.sym 82869 bf_stage3_2_3.twid_mult.multiplier_I.t[10]
.sym 82870 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 82872 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 82874 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82882 bf_stage3_2_3.twid_mult.multiplier_I.t[13]
.sym 82886 bf_stage3_2_3.twid_mult.multiplier_I.t[11]
.sym 82889 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 82893 bf_stage3_2_3.twid_mult.multiplier_I.p[13]
.sym 82894 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82895 bf_stage3_2_3.twid_mult.multiplier_I.t[13]
.sym 82898 bf_stage3_2_3.twid_mult.multiplier_I.t[13]
.sym 82905 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 82912 bf_stage3_2_3.twid_mult.multiplier_I.t[10]
.sym 82928 bf_stage3_2_3.twid_mult.multiplier_I.t[11]
.sym 82935 bf_stage3_2_3.twid_mult.multiplier_I.t[12]
.sym 82938 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 82939 CLK$SB_IO_IN_$glb_clk
.sym 82940 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 82942 bf_stage3_2_3.twid_mult.w_mult_r[12]
.sym 82943 bf_stage3_2_3.twid_mult.w_mult_r[14]
.sym 82945 bf_stage3_2_3.twid_mult.w_mult_r[13]
.sym 82946 bf_stage3_2_3.twid_mult.w_mult_r[11]
.sym 82947 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 82948 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 82958 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_O
.sym 82967 bf_stage3_6_7.twid_mult.w_mult_z[0]
.sym 82968 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[2]
.sym 82970 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 82976 bf_stage3_6_7.twid_mult.multiplier_Z.p[0]
.sym 82982 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82984 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82985 bf_stage3_2_3.twid_mult.multiplier_I.t[11]
.sym 82986 bf_stage3_2_3.twid_mult.multiplier_I.p[11]
.sym 82988 bf_stage3_2_3.twid_mult.multiplier_I.t[12]
.sym 82989 bf_stage3_2_3.twid_mult.multiplier_I.t[13]
.sym 82990 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82995 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 83005 bf_stage3_6_7.twid_mult.w_mult_z[0]
.sym 83007 bf_stage3_2_3.twid_mult.multiplier_I.p[13]
.sym 83008 bf_stage3_2_3.twid_mult.multiplier_I.p[12]
.sym 83013 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83016 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83017 bf_stage3_2_3.twid_mult.multiplier_I.p[11]
.sym 83018 bf_stage3_2_3.twid_mult.multiplier_I.t[11]
.sym 83021 bf_stage3_2_3.twid_mult.multiplier_I.t[13]
.sym 83022 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83024 bf_stage3_2_3.twid_mult.multiplier_I.p[13]
.sym 83027 bf_stage3_2_3.twid_mult.multiplier_I.t[12]
.sym 83029 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83030 bf_stage3_2_3.twid_mult.multiplier_I.p[12]
.sym 83033 bf_stage3_6_7.twid_mult.w_mult_z[0]
.sym 83040 bf_stage3_2_3.twid_mult.multiplier_I.t[11]
.sym 83041 bf_stage3_2_3.twid_mult.multiplier_I.p[11]
.sym 83042 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83058 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83059 bf_stage3_2_3.twid_mult.multiplier_I.p[12]
.sym 83060 bf_stage3_2_3.twid_mult.multiplier_I.t[12]
.sym 83061 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 83062 CLK$SB_IO_IN_$glb_clk
.sym 83063 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 83064 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 83065 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 83066 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 83067 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 83068 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 83069 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 83070 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 83071 bf_stage3_6_7.twid_mult.w_mult_z[0]
.sym 83079 bf_stage3_2_3.twid_mult.multiplier_R.p[12]
.sym 83081 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 83085 bf_stage3_2_3.twid_mult.multiplier_R.p[13]
.sym 83089 bf_stage2_1_3.twid_mult.multiplier_I.p[10]
.sym 83090 stage_2_valid
.sym 83106 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 83108 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 83111 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 83116 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 83117 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 83127 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 83129 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 83136 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 83137 $nextpnr_ICESTORM_LC_50$O
.sym 83140 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 83143 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 83145 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 83147 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 83149 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 83152 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 83153 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 83155 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 83158 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 83159 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 83161 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 83163 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 83165 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 83167 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 83170 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 83171 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 83173 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 83175 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 83177 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 83179 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 83181 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 83183 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 83187 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 83188 bf_stage3_6_7.twid_mult.w_mult_i[14]
.sym 83189 bf_stage3_6_7.twid_mult.w_mult_i[13]
.sym 83190 bf_stage3_6_7.twid_mult.w_mult_i[5]
.sym 83191 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 83192 bf_stage3_6_7.twid_mult.w_mult_i[2]
.sym 83193 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 83194 bf_stage3_6_7.twid_mult.w_mult_i[9]
.sym 83213 bf_stage3_6_7.twid_mult.w_mult_z[11]
.sym 83217 bf_stage3_6_7.twid_mult.w_mult_z[10]
.sym 83221 bf_stage3_6_7.twid_mult.w_mult_z[9]
.sym 83223 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 83232 bf_stage3_6_7.twid_mult.w_mult_z[14]
.sym 83234 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 83237 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 83239 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 83241 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 83245 bf_stage3_6_7.twid_mult.w_neg_z[9]
.sym 83250 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 83254 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 83255 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 83256 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 83259 bf_stage3_6_7.twid_mult.w_mult_i[9]
.sym 83260 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 83263 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 83264 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 83266 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 83268 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 83270 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 83272 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 83275 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 83276 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 83278 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 83280 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 83282 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 83284 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 83287 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 83288 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 83290 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 83293 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 83294 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 83297 bf_stage3_6_7.twid_mult.w_mult_z[14]
.sym 83300 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 83303 bf_stage3_6_7.twid_mult.w_neg_z[9]
.sym 83304 bf_stage3_6_7.twid_mult.w_mult_i[9]
.sym 83305 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 83306 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 83313 bf_stage3_6_7.twid_mult.w_mult_i[0]
.sym 83317 bf_stage3_6_7.twid_mult.w_mult_i[1]
.sym 83321 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 83331 bf_stage3_6_7.twid_mult.multiplier_I.p[5]
.sym 83334 stage_2_valid
.sym 83336 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 83337 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 83339 bf_stage2_1_3.twid_mult.multiplier_I.p[13]
.sym 83341 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 83345 stage_1_valid
.sym 83352 bf_stage3_6_7.twid_mult.w_neg_z[9]
.sym 83353 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 83354 bf_stage3_6_7.twid_mult.multiplier_I.p[12]
.sym 83355 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 83359 bf_stage3_6_7.twid_mult.multiplier_I.p[11]
.sym 83362 stage_2_valid
.sym 83364 bf_stage3_6_7.twid_mult.multiplier_I.p[10]
.sym 83366 bf_stage3_6_7.twid_mult.w_mult_i[9]
.sym 83370 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 83373 bf_stage3_6_7.twid_mult.w_mult_z[11]
.sym 83377 bf_stage3_6_7.twid_mult.w_mult_z[10]
.sym 83381 bf_stage3_6_7.twid_mult.w_mult_z[9]
.sym 83385 bf_stage3_6_7.twid_mult.multiplier_I.p[12]
.sym 83393 bf_stage3_6_7.twid_mult.w_mult_z[11]
.sym 83396 bf_stage3_6_7.twid_mult.multiplier_I.p[10]
.sym 83403 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 83404 bf_stage3_6_7.twid_mult.w_neg_z[9]
.sym 83405 bf_stage3_6_7.twid_mult.w_mult_i[9]
.sym 83409 bf_stage3_6_7.twid_mult.multiplier_I.p[11]
.sym 83416 bf_stage3_6_7.twid_mult.w_mult_z[10]
.sym 83423 bf_stage3_6_7.twid_mult.w_mult_z[9]
.sym 83427 stage_2_valid
.sym 83428 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 83430 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 83431 CLK$SB_IO_IN_$glb_clk
.sym 83433 bf_stage3_6_7.twid_mult.multiplier_R.p[7]
.sym 83434 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83435 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83436 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83437 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83438 bf_stage3_6_7.twid_mult.multiplier_R.p[10]
.sym 83439 bf_stage3_6_7.twid_mult.multiplier_R.p[8]
.sym 83440 bf_stage3_6_7.twid_mult.multiplier_R.p[9]
.sym 83448 bf_stage3_6_7.twid_mult.multiplier_I.p[12]
.sym 83452 bf_stage3_6_7.twid_mult.multiplier_I.p[10]
.sym 83457 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83464 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[2]
.sym 83490 bf_stage3_6_7.twid_mult.multiplier_R.p[7]
.sym 83495 bf_stage3_6_7.twid_mult.multiplier_R.p[10]
.sym 83497 bf_stage3_6_7.twid_mult.multiplier_R.p[9]
.sym 83501 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 83504 bf_stage3_6_7.twid_mult.multiplier_R.p[6]
.sym 83510 bf_stage3_6_7.twid_mult.multiplier_R.p[10]
.sym 83515 bf_stage3_6_7.twid_mult.multiplier_R.p[6]
.sym 83539 bf_stage3_6_7.twid_mult.multiplier_R.p[9]
.sym 83545 bf_stage3_6_7.twid_mult.multiplier_R.p[7]
.sym 83553 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 83554 CLK$SB_IO_IN_$glb_clk
.sym 83556 bf_stage3_6_7.twid_mult.multiplier_R.t[11]
.sym 83558 bf_stage3_6_7.twid_mult.multiplier_R.t[9]
.sym 83559 bf_stage3_6_7.twid_mult.multiplier_R.t[14]
.sym 83560 bf_stage3_6_7.twid_mult.multiplier_R.t[12]
.sym 83561 bf_stage3_6_7.twid_mult.multiplier_R.t[13]
.sym 83562 bf_stage3_6_7.twid_mult.multiplier_R.t[8]
.sym 83563 bf_stage3_6_7.twid_mult.multiplier_R.t[10]
.sym 83566 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 83580 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 83581 bf_stage2_1_3.twid_mult.multiplier_I.p[10]
.sym 83582 bf_stage3_6_7.twid_mult.multiplier_I.t[0]
.sym 83585 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 83586 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 83587 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 83588 bf_stage3_6_7.twid_mult.multiplier_R.t[5]
.sym 83618 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 83624 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 83662 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 83676 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 83677 CLK$SB_IO_IN_$glb_clk
.sym 83681 bf_stage3_6_7.twid_mult.multiplier_R.t[2]
.sym 83682 bf_stage3_6_7.twid_mult.multiplier_R.t[7]
.sym 83683 bf_stage3_6_7.twid_mult.multiplier_R.t[3]
.sym 83684 bf_stage3_6_7.twid_mult.multiplier_R.t[6]
.sym 83686 bf_stage3_6_7.twid_mult.multiplier_R.t[1]
.sym 83691 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 83693 bf_stage3_6_7.twid_mult.multiplier_R.p[13]
.sym 83696 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 83697 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 83699 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 83701 bf_stage3_6_7.twid_mult.multiplier_R.p[11]
.sym 83714 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 83721 bf_stage3_6_7.twid_mult.multiplier_R.p[2]
.sym 83725 bf_stage3_6_7.twid_mult.multiplier_R.p[0]
.sym 83730 bf_stage3_6_7.twid_mult.multiplier_R.p[1]
.sym 83731 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 83733 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83736 bf_stage3_6_7.twid_mult.multiplier_R.t[0]
.sym 83738 bf_stage3_6_7.twid_mult.multiplier_R.t[2]
.sym 83740 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 83742 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83743 bf_stage3_6_7.twid_mult.multiplier_R.p[6]
.sym 83749 bf_stage3_6_7.twid_mult.multiplier_R.t[6]
.sym 83750 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 83751 bf_stage3_6_7.twid_mult.multiplier_R.t[1]
.sym 83753 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83755 bf_stage3_6_7.twid_mult.multiplier_R.t[6]
.sym 83756 bf_stage3_6_7.twid_mult.multiplier_R.p[6]
.sym 83759 bf_stage3_6_7.twid_mult.multiplier_R.p[2]
.sym 83760 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83762 bf_stage3_6_7.twid_mult.multiplier_R.t[2]
.sym 83765 bf_stage3_6_7.twid_mult.multiplier_R.t[0]
.sym 83766 bf_stage3_6_7.twid_mult.multiplier_R.p[1]
.sym 83767 bf_stage3_6_7.twid_mult.multiplier_R.t[1]
.sym 83768 bf_stage3_6_7.twid_mult.multiplier_R.p[0]
.sym 83771 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 83777 bf_stage3_6_7.twid_mult.multiplier_R.t[2]
.sym 83778 bf_stage3_6_7.twid_mult.multiplier_R.p[2]
.sym 83779 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83783 bf_stage3_6_7.twid_mult.multiplier_R.p[0]
.sym 83786 bf_stage3_6_7.twid_mult.multiplier_R.t[0]
.sym 83789 bf_stage3_6_7.twid_mult.multiplier_R.t[1]
.sym 83790 bf_stage3_6_7.twid_mult.multiplier_R.p[1]
.sym 83791 bf_stage3_6_7.twid_mult.multiplier_R.t[0]
.sym 83792 bf_stage3_6_7.twid_mult.multiplier_R.p[0]
.sym 83796 bf_stage3_6_7.twid_mult.multiplier_R.t[6]
.sym 83797 bf_stage3_6_7.twid_mult.multiplier_R.p[6]
.sym 83798 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83799 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 83800 CLK$SB_IO_IN_$glb_clk
.sym 83801 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 83802 bf_stage3_6_7.twid_mult.multiplier_R.t[0]
.sym 83817 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 83826 stage_1_valid
.sym 83831 stage_2_valid
.sym 83833 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 83843 bf_stage3_6_7.twid_mult.multiplier_R.p[5]
.sym 83847 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83854 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 83855 bf_stage3_6_7.twid_mult.multiplier_R.t[3]
.sym 83856 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 83857 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83860 bf_stage3_6_7.twid_mult.multiplier_R.p[3]
.sym 83863 bf_stage3_6_7.twid_mult.multiplier_R.p[4]
.sym 83865 bf_stage3_6_7.twid_mult.multiplier_R.t[5]
.sym 83870 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83871 bf_stage3_6_7.twid_mult.multiplier_R.t[4]
.sym 83876 bf_stage3_6_7.twid_mult.multiplier_R.p[5]
.sym 83877 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83878 bf_stage3_6_7.twid_mult.multiplier_R.t[5]
.sym 83882 bf_stage3_6_7.twid_mult.multiplier_R.p[3]
.sym 83884 bf_stage3_6_7.twid_mult.multiplier_R.t[3]
.sym 83885 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83894 bf_stage3_6_7.twid_mult.multiplier_R.p[3]
.sym 83895 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83896 bf_stage3_6_7.twid_mult.multiplier_R.t[3]
.sym 83900 bf_stage3_6_7.twid_mult.multiplier_R.p[4]
.sym 83901 bf_stage3_6_7.twid_mult.multiplier_R.t[4]
.sym 83902 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83907 bf_stage3_6_7.twid_mult.multiplier_R.p[5]
.sym 83908 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83909 bf_stage3_6_7.twid_mult.multiplier_R.t[5]
.sym 83912 bf_stage3_6_7.twid_mult.multiplier_R.p[4]
.sym 83914 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83915 bf_stage3_6_7.twid_mult.multiplier_R.t[4]
.sym 83922 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 83923 CLK$SB_IO_IN_$glb_clk
.sym 83924 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 83927 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 83930 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 83954 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 83957 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 83960 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[2]
.sym 83968 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 83969 bf_stage3_2_3.twid_mult.multiplier_Z.count[3]
.sym 83973 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 83977 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 83978 bf_stage3_2_3.twid_mult.multiplier_Z.count[4]
.sym 83979 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 83989 bf_stage3_2_3.twid_mult.multiplier_Z.count[1]
.sym 83991 stage_2_valid
.sym 83992 bf_stage3_2_3.twid_mult.multiplier_Z.count[2]
.sym 83995 bf_stage3_2_3.twid_mult.multiplier_Z.count[0]
.sym 83998 $nextpnr_ICESTORM_LC_34$O
.sym 84001 bf_stage3_2_3.twid_mult.multiplier_Z.count[0]
.sym 84004 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 84007 bf_stage3_2_3.twid_mult.multiplier_Z.count[1]
.sym 84010 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 84012 bf_stage3_2_3.twid_mult.multiplier_Z.count[2]
.sym 84014 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 84016 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 84019 bf_stage3_2_3.twid_mult.multiplier_Z.count[3]
.sym 84020 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 84024 bf_stage3_2_3.twid_mult.multiplier_Z.count[4]
.sym 84026 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 84030 bf_stage3_2_3.twid_mult.multiplier_Z.count[0]
.sym 84035 stage_2_valid
.sym 84036 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 84037 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 84038 bf_stage3_2_3.twid_mult.multiplier_Z.count[4]
.sym 84043 bf_stage3_2_3.twid_mult.multiplier_Z.count[1]
.sym 84044 bf_stage3_2_3.twid_mult.multiplier_Z.count[0]
.sym 84045 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 84046 CLK$SB_IO_IN_$glb_clk
.sym 84047 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 84049 bf_stage2_1_3.twid_mult.multiplier_I.count[1]
.sym 84050 bf_stage2_1_3.twid_mult.multiplier_I.count[2]
.sym 84051 bf_stage2_1_3.twid_mult.multiplier_I.count[3]
.sym 84052 bf_stage2_1_3.twid_mult.multiplier_I.count[4]
.sym 84053 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_I3[2]
.sym 84054 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_I1[1]
.sym 84055 bf_stage2_1_3.twid_mult.multiplier_I.count[0]
.sym 84060 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 84074 bf_stage2_1_3.twid_mult.multiplier_I.state[0]
.sym 84091 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 84092 bf_stage3_2_3.twid_mult.multiplier_Z.count[3]
.sym 84093 bf_stage3_2_3.twid_mult.multiplier_Z.count[4]
.sym 84096 bf_stage3_2_3.twid_mult.multiplier_Z.count[1]
.sym 84099 bf_stage3_2_3.twid_mult.multiplier_Z.count[2]
.sym 84100 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 84101 stage_2_valid
.sym 84102 bf_stage3_2_3.twid_mult.multiplier_Z.count[0]
.sym 84104 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 84111 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 84114 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 84116 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 84129 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 84131 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 84134 bf_stage3_2_3.twid_mult.multiplier_Z.count[0]
.sym 84135 bf_stage3_2_3.twid_mult.multiplier_Z.count[2]
.sym 84136 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 84137 bf_stage3_2_3.twid_mult.multiplier_Z.count[1]
.sym 84141 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 84142 bf_stage3_2_3.twid_mult.multiplier_Z.count[3]
.sym 84146 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 84147 stage_2_valid
.sym 84148 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 84158 bf_stage3_2_3.twid_mult.multiplier_Z.count[4]
.sym 84159 bf_stage3_2_3.twid_mult.multiplier_Z.count[1]
.sym 84160 bf_stage3_2_3.twid_mult.multiplier_Z.count[0]
.sym 84161 bf_stage3_2_3.twid_mult.multiplier_Z.count[2]
.sym 84165 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 84168 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 84169 CLK$SB_IO_IN_$glb_clk
.sym 84172 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 84173 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 84176 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[2]
.sym 84178 bf_stage2_1_3.twid_mult.multiplier_I.state[0]
.sym 84187 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 84206 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 84235 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 84260 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 84307 stage_1_valid
.sym 84315 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 85011 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 85012 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 85013 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 85014 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 85015 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 85016 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 85026 stage_2_valid
.sym 85053 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 85054 spi_master.r_CS_Inactive_Count[3]
.sym 85057 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[5]
.sym 85060 spi_master.r_SM_CS[0]
.sym 85061 spi_master.r_CS_Inactive_Count[2]
.sym 85064 spi_master.master_ready
.sym 85065 spi_master.r_CS_Inactive_Count[0]
.sym 85066 spi_master.r_CS_Inactive_Count[1]
.sym 85070 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 85071 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85074 spi_master.master_ready
.sym 85077 start_tx_SB_LUT4_I3_O[0]
.sym 85086 spi_master.r_CS_Inactive_Count[1]
.sym 85090 spi_master.r_CS_Inactive_Count[2]
.sym 85096 spi_master.r_SM_CS[0]
.sym 85099 start_tx_SB_LUT4_I3_O[0]
.sym 85103 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85104 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 85109 spi_master.r_CS_Inactive_Count[0]
.sym 85120 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[5]
.sym 85121 spi_master.master_ready
.sym 85122 spi_master.r_SM_CS[0]
.sym 85123 start_tx_SB_LUT4_I3_O[0]
.sym 85126 spi_master.r_CS_Inactive_Count[3]
.sym 85130 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 85131 CLK$SB_IO_IN_$glb_clk
.sym 85132 spi_master.master_ready
.sym 85142 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 85143 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 85144 spi_master.master_ready
.sym 85150 spi_master.r_SM_CS[0]
.sym 85153 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 85155 spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 85165 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85169 w_tx_ready
.sym 85180 stage_2_valid
.sym 85191 w_tx_ready
.sym 85198 start_tx_SB_LUT4_I3_O[0]
.sym 85214 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 85215 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 85216 bf_stage2_0_2.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 85222 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 85223 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 85225 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 85226 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 85229 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 85246 $nextpnr_ICESTORM_LC_6$O
.sym 85248 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 85252 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 85254 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 85258 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 85261 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 85264 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 85266 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 85270 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[4]
.sym 85272 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 85276 $nextpnr_ICESTORM_LC_7$I3
.sym 85278 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 85286 $nextpnr_ICESTORM_LC_7$I3
.sym 85291 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 85293 bf_stage2_0_2.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 85294 CLK$SB_IO_IN_$glb_clk
.sym 85296 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 85297 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 85298 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 85300 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 85302 w_tx_ready
.sym 85303 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 85310 stage_1_valid
.sym 85313 spi_master.master_ready
.sym 85321 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 85328 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 85331 PIN_16_SB_LUT4_O_I3[1]
.sym 85340 start_tx_SB_LUT4_I3_O[0]
.sym 85343 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[5]
.sym 85351 spi_master.r_SM_CS[0]
.sym 85352 spi_master.master_ready
.sym 85353 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 85361 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 85364 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 85372 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 85388 spi_master.r_SM_CS[0]
.sym 85389 spi_master.master_ready
.sym 85390 start_tx_SB_LUT4_I3_O[0]
.sym 85391 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[5]
.sym 85397 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 85416 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 85417 CLK$SB_IO_IN_$glb_clk
.sym 85420 PIN_16_SB_LUT4_O_I3[0]
.sym 85421 start_tx_SB_LUT4_I3_O[1]
.sym 85422 spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 85426 start_tx_SB_LUT4_I3_O_SB_DFFNE_D_E
.sym 85432 w_tx_ready
.sym 85439 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 85445 spi_state_SB_DFFESR_Q_E
.sym 85447 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 85451 w_tx_ready
.sym 85466 spi_master.r_SM_CS[0]
.sym 85470 spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 85471 start_tx_SB_LUT4_I3_O[2]
.sym 85478 start_tx_SB_LUT4_I3_O[1]
.sym 85479 start_tx_SB_LUT4_I3_O[0]
.sym 85487 spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 85489 spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 85506 start_tx_SB_LUT4_I3_O[0]
.sym 85507 spi_master.r_SM_CS[0]
.sym 85511 spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 85523 start_tx_SB_LUT4_I3_O[0]
.sym 85530 spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 85536 start_tx_SB_LUT4_I3_O[1]
.sym 85537 start_tx_SB_LUT4_I3_O[0]
.sym 85538 start_tx_SB_LUT4_I3_O[2]
.sym 85539 spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 85540 CLK$SB_IO_IN_$glb_clk
.sym 85541 spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 85542 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 85543 count_wait_SB_DFFESR_Q_4_D[2]
.sym 85544 count_wait_SB_DFFESR_Q_4_D[3]
.sym 85546 spi_state_SB_DFFESR_Q_R[2]
.sym 85547 PIN_16_SB_LUT4_O_I3[1]
.sym 85548 start_tx_SB_DFFE_Q_E
.sym 85549 count_wait_SB_DFFESR_Q_4_D[4]
.sym 85567 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[7]
.sym 85576 PIN_20$SB_IO_OUT
.sym 85678 start_tx_SB_DFFE_Q_E
.sym 85689 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 85691 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 85695 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O
.sym 85697 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 85706 bf_stage2_1_3.twid_mult.multiplier_Z.state[0]
.sym 85709 spi_state[1]
.sym 85710 spi_state_SB_DFFESR_Q_R[2]
.sym 85711 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_I1[0]
.sym 85716 stage_1_valid
.sym 85717 spi_state_SB_DFFESR_Q_E
.sym 85718 bf_stage2_1_3.twid_mult.multiplier_Z.count[4]
.sym 85720 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[0]
.sym 85731 spi_state[0]
.sym 85735 spi_state_SB_DFFESR_Q_R[1]
.sym 85736 PIN_20$SB_IO_OUT
.sym 85745 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[0]
.sym 85747 spi_state[1]
.sym 85759 spi_state[1]
.sym 85760 spi_state[0]
.sym 85764 bf_stage2_1_3.twid_mult.multiplier_Z.count[4]
.sym 85765 bf_stage2_1_3.twid_mult.multiplier_Z.state[0]
.sym 85766 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_I1[0]
.sym 85771 spi_state[1]
.sym 85772 spi_state[0]
.sym 85775 spi_state_SB_DFFESR_Q_R[2]
.sym 85776 PIN_20$SB_IO_OUT
.sym 85777 spi_state_SB_DFFESR_Q_R[1]
.sym 85781 stage_1_valid
.sym 85782 bf_stage2_1_3.twid_mult.multiplier_Z.state[0]
.sym 85785 spi_state_SB_DFFESR_Q_E
.sym 85786 CLK$SB_IO_IN_$glb_clk
.sym 85787 spi_state_SB_DFFESR_Q_R[1]
.sym 85788 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[7]
.sym 85789 bf_stage2_1_3.twid_mult.multiplier_Z.t[1]
.sym 85790 bf_stage2_1_3.twid_mult.multiplier_Z.t[4]
.sym 85792 bf_stage2_1_3.twid_mult.multiplier_Z.t[2]
.sym 85795 bf_stage2_1_3.twid_mult.multiplier_Z.t[3]
.sym 85800 bf_stage2_1_3.twid_mult.multiplier_Z.state[0]
.sym 85803 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 85804 stage_1_valid
.sym 85808 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[0]
.sym 85810 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 85816 bf_stage2_0_2.twid_mult.multiplier_I.p[6]
.sym 85817 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 85819 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I0_O
.sym 85821 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 85823 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O
.sym 85856 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 85857 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 85906 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 85908 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 85909 CLK$SB_IO_IN_$glb_clk
.sym 85911 bf_stage2_1_3.twid_mult.multiplier_Z.t[14]
.sym 85912 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85913 bf_stage2_1_3.twid_mult.multiplier_Z.t[11]
.sym 85914 bf_stage2_1_3.twid_mult.multiplier_Z.t[12]
.sym 85915 bf_stage2_1_3.twid_mult.multiplier_Z.t[13]
.sym 85916 bf_stage2_1_3.twid_mult.multiplier_Z.t[10]
.sym 85917 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85918 bf_stage2_1_3.twid_mult.multiplier_Z.t[5]
.sym 85939 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 85946 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 85953 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85954 bf_stage2_0_2.twid_mult.multiplier_Z.t[9]
.sym 85958 bf_stage2_0_2.twid_mult.multiplier_Z.t[10]
.sym 85965 bf_stage2_0_2.twid_mult.multiplier_Z.t[8]
.sym 85967 bf_stage2_0_2.twid_mult.multiplier_Z.p[8]
.sym 85971 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85973 bf_stage2_0_2.twid_mult.multiplier_Z.p[9]
.sym 85974 bf_stage2_0_2.twid_mult.multiplier_Z.p[10]
.sym 85979 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I0_O
.sym 85980 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85981 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 85992 bf_stage2_0_2.twid_mult.multiplier_Z.t[8]
.sym 85993 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85994 bf_stage2_0_2.twid_mult.multiplier_Z.p[8]
.sym 86003 bf_stage2_0_2.twid_mult.multiplier_Z.p[9]
.sym 86004 bf_stage2_0_2.twid_mult.multiplier_Z.t[9]
.sym 86005 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86015 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86016 bf_stage2_0_2.twid_mult.multiplier_Z.t[9]
.sym 86017 bf_stage2_0_2.twid_mult.multiplier_Z.p[9]
.sym 86021 bf_stage2_0_2.twid_mult.multiplier_Z.t[10]
.sym 86022 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86023 bf_stage2_0_2.twid_mult.multiplier_Z.p[10]
.sym 86027 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86028 bf_stage2_0_2.twid_mult.multiplier_Z.p[8]
.sym 86030 bf_stage2_0_2.twid_mult.multiplier_Z.t[8]
.sym 86031 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I0_O
.sym 86032 CLK$SB_IO_IN_$glb_clk
.sym 86033 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 86034 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86035 bf_stage2_1_3.twid_mult.multiplier_Z.t[7]
.sym 86036 bf_stage2_1_3.twid_mult.multiplier_Z.t[8]
.sym 86039 bf_stage2_1_3.twid_mult.multiplier_Z.t[9]
.sym 86040 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86041 bf_stage2_1_3.twid_mult.multiplier_Z.t[6]
.sym 86054 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O
.sym 86062 bf_stage2_1_3.twid_mult.multiplier_Z.p[1]
.sym 86076 bf_stage2_0_2.twid_mult.multiplier_I.t[9]
.sym 86077 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 86079 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 86080 bf_stage2_0_2.twid_mult.multiplier_I.p[9]
.sym 86084 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86085 bf_stage2_0_2.twid_mult.multiplier_I.t[6]
.sym 86087 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86088 bf_stage2_0_2.twid_mult.multiplier_I.t[10]
.sym 86093 bf_stage2_0_2.twid_mult.multiplier_I.p[6]
.sym 86095 bf_stage2_1_3.twid_mult.w_mult_z[2]
.sym 86098 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86099 bf_stage2_0_2.twid_mult.multiplier_I.p[10]
.sym 86108 bf_stage2_0_2.twid_mult.multiplier_I.t[10]
.sym 86109 bf_stage2_0_2.twid_mult.multiplier_I.p[10]
.sym 86111 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86117 bf_stage2_1_3.twid_mult.w_mult_z[2]
.sym 86121 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86122 bf_stage2_0_2.twid_mult.multiplier_I.p[6]
.sym 86123 bf_stage2_0_2.twid_mult.multiplier_I.t[6]
.sym 86132 bf_stage2_0_2.twid_mult.multiplier_I.p[6]
.sym 86133 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86135 bf_stage2_0_2.twid_mult.multiplier_I.t[6]
.sym 86138 bf_stage2_0_2.twid_mult.multiplier_I.t[9]
.sym 86140 bf_stage2_0_2.twid_mult.multiplier_I.p[9]
.sym 86141 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86150 bf_stage2_0_2.twid_mult.multiplier_I.p[9]
.sym 86152 bf_stage2_0_2.twid_mult.multiplier_I.t[9]
.sym 86153 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86154 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 86155 CLK$SB_IO_IN_$glb_clk
.sym 86156 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 86157 bf_stage2_1_3.twid_mult.w_mult_z[6]
.sym 86158 bf_stage2_1_3.twid_mult.w_mult_z[4]
.sym 86159 bf_stage2_1_3.twid_mult.w_mult_z[1]
.sym 86160 bf_stage2_1_3.twid_mult.w_mult_z[7]
.sym 86161 bf_stage2_1_3.twid_mult.w_mult_z[2]
.sym 86162 bf_stage2_1_3.twid_mult.w_mult_z[9]
.sym 86163 bf_stage2_1_3.twid_mult.w_mult_z[8]
.sym 86164 bf_stage2_1_3.twid_mult.w_mult_z[3]
.sym 86167 stage_2_valid
.sym 86173 bf_stage2_1_3.twid_mult.multiplier_Z.p[5]
.sym 86183 bf_stage2_1_3.twid_mult.multiplier_Z.p[11]
.sym 86185 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 86186 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86187 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 86188 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 86190 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 86191 bf_stage2_1_3.twid_mult.multiplier_Z.p[10]
.sym 86192 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 86199 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86200 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 86201 bf_stage2_0_2.twid_mult.multiplier_I.p[8]
.sym 86206 bf_stage2_1_3.twid_mult.w_mult_z[5]
.sym 86214 bf_stage2_0_2.twid_mult.multiplier_I.t[8]
.sym 86216 bf_stage2_1_3.twid_mult.w_mult_z[1]
.sym 86222 bf_stage2_1_3.twid_mult.w_mult_z[6]
.sym 86223 bf_stage2_1_3.twid_mult.w_mult_z[4]
.sym 86227 bf_stage2_1_3.twid_mult.multiplier_Z.p[5]
.sym 86228 bf_stage2_1_3.twid_mult.w_mult_z[8]
.sym 86229 bf_stage2_1_3.twid_mult.w_mult_z[3]
.sym 86233 bf_stage2_1_3.twid_mult.multiplier_Z.p[5]
.sym 86237 bf_stage2_0_2.twid_mult.multiplier_I.p[8]
.sym 86239 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86240 bf_stage2_0_2.twid_mult.multiplier_I.t[8]
.sym 86245 bf_stage2_1_3.twid_mult.w_mult_z[1]
.sym 86250 bf_stage2_1_3.twid_mult.w_mult_z[4]
.sym 86256 bf_stage2_1_3.twid_mult.w_mult_z[6]
.sym 86261 bf_stage2_1_3.twid_mult.w_mult_z[5]
.sym 86268 bf_stage2_1_3.twid_mult.w_mult_z[8]
.sym 86276 bf_stage2_1_3.twid_mult.w_mult_z[3]
.sym 86277 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 86278 CLK$SB_IO_IN_$glb_clk
.sym 86280 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 86281 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 86282 bf_stage2_1_3.twid_mult.w_mult_z[12]
.sym 86283 bf_stage2_1_3.twid_mult.w_mult_z[13]
.sym 86284 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 86285 bf_stage2_1_3.twid_mult.w_mult_z[14]
.sym 86286 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 86287 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 86305 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 86306 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 86310 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 86322 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86323 bf_stage2_0_2.twid_mult.multiplier_I.t[14]
.sym 86324 bf_stage2_0_2.twid_mult.multiplier_I.p[8]
.sym 86326 bf_stage2_0_2.twid_mult.multiplier_I.t[7]
.sym 86327 bf_stage2_0_2.twid_mult.multiplier_I.p[7]
.sym 86330 bf_stage2_0_2.twid_mult.multiplier_I.t[8]
.sym 86331 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86332 bf_stage2_1_3.twid_mult.w_mult_z[7]
.sym 86334 bf_stage2_1_3.twid_mult.w_mult_z[9]
.sym 86339 bf_stage2_1_3.twid_mult.w_mult_z[12]
.sym 86340 bf_stage2_1_3.twid_mult.w_mult_z[13]
.sym 86341 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 86346 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86348 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 86349 bf_stage2_0_2.twid_mult.multiplier_I.p[14]
.sym 86355 bf_stage2_1_3.twid_mult.w_mult_z[13]
.sym 86361 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86362 bf_stage2_0_2.twid_mult.multiplier_I.t[7]
.sym 86363 bf_stage2_0_2.twid_mult.multiplier_I.p[7]
.sym 86368 bf_stage2_1_3.twid_mult.w_mult_z[7]
.sym 86372 bf_stage2_0_2.twid_mult.multiplier_I.p[8]
.sym 86374 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86375 bf_stage2_0_2.twid_mult.multiplier_I.t[8]
.sym 86378 bf_stage2_0_2.twid_mult.multiplier_I.t[14]
.sym 86379 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86381 bf_stage2_0_2.twid_mult.multiplier_I.p[14]
.sym 86385 bf_stage2_1_3.twid_mult.w_mult_z[9]
.sym 86390 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86392 bf_stage2_0_2.twid_mult.multiplier_I.p[7]
.sym 86393 bf_stage2_0_2.twid_mult.multiplier_I.t[7]
.sym 86399 bf_stage2_1_3.twid_mult.w_mult_z[12]
.sym 86400 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 86401 CLK$SB_IO_IN_$glb_clk
.sym 86402 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 86403 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 86404 bf_stage2_1_3.twid_mult.w_mult_z[11]
.sym 86405 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 86407 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 86408 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 86409 bf_stage2_1_3.twid_mult.w_mult_z[10]
.sym 86427 bf_stage2_1_3.twid_mult.w_mult_z[12]
.sym 86428 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 86429 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 86430 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 86433 bf_stage2_1_3.twid_mult.w_mult_z[14]
.sym 86436 bf_stage2_0_2.twid_mult.multiplier_I.p[7]
.sym 86446 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 86466 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 86469 bf_stage2_1_3.twid_mult.w_mult_z[11]
.sym 86474 bf_stage2_1_3.twid_mult.w_mult_z[10]
.sym 86477 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 86486 bf_stage2_1_3.twid_mult.w_mult_z[11]
.sym 86521 bf_stage2_1_3.twid_mult.w_mult_z[10]
.sym 86523 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 86524 CLK$SB_IO_IN_$glb_clk
.sym 86526 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 86528 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 86529 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 86530 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 86532 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 86533 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 86537 bf_stage2_1_3.twid_mult.multiplier_I.p[11]
.sym 86557 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 86569 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 86571 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 86573 bf_stage2_1_3.twid_mult.multiplier_I.p[13]
.sym 86578 stage_2_valid
.sym 86582 bf_stage2_1_3.twid_mult.multiplier_I.p[12]
.sym 86585 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[2]
.sym 86588 bf_stage2_1_3.twid_mult.multiplier_I.p[10]
.sym 86591 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 86598 bf_stage2_1_3.twid_mult.multiplier_I.p[11]
.sym 86602 bf_stage2_1_3.twid_mult.multiplier_I.p[12]
.sym 86608 bf_stage2_1_3.twid_mult.multiplier_I.p[10]
.sym 86613 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 86614 stage_2_valid
.sym 86621 bf_stage2_1_3.twid_mult.multiplier_I.p[13]
.sym 86638 bf_stage2_1_3.twid_mult.multiplier_I.p[11]
.sym 86643 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 86645 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 86646 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[2]
.sym 86647 CLK$SB_IO_IN_$glb_clk
.sym 86650 bf_stage3_2_3.twid_mult.multiplier_R.p[7]
.sym 86652 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86663 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 86683 bf_stage3_2_3.twid_mult.multiplier_R.t[7]
.sym 86684 bf_stage3_2_3.twid_mult.multiplier_R.p[7]
.sym 86692 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 86700 bf_stage3_2_3.twid_mult.multiplier_R.t[6]
.sym 86705 bf_stage3_2_3.twid_mult.multiplier_R.t[5]
.sym 86719 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 86729 bf_stage3_2_3.twid_mult.multiplier_R.t[6]
.sym 86737 bf_stage3_2_3.twid_mult.multiplier_R.t[5]
.sym 86769 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 86770 CLK$SB_IO_IN_$glb_clk
.sym 86771 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 86772 bf_stage3_2_3.twid_mult.multiplier_R.p[8]
.sym 86774 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 86798 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 86800 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 86805 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 86815 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 86838 bf_stage3_2_3.twid_mult.multiplier_Z.p[14]
.sym 86848 bf_stage3_2_3.twid_mult.multiplier_Z.p[14]
.sym 86892 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 86893 CLK$SB_IO_IN_$glb_clk
.sym 86895 bf_stage3_2_3.twid_mult.multiplier_R.t[10]
.sym 86899 bf_stage3_2_3.twid_mult.multiplier_R.t[9]
.sym 86901 bf_stage3_2_3.twid_mult.multiplier_R.t[11]
.sym 86902 bf_stage3_2_3.twid_mult.multiplier_R.t[8]
.sym 86938 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 86940 bf_stage3_2_3.twid_mult.multiplier_R.p[9]
.sym 86944 bf_stage3_2_3.twid_mult.multiplier_R.p[8]
.sym 86954 bf_stage3_2_3.twid_mult.multiplier_R.p[7]
.sym 86969 bf_stage3_2_3.twid_mult.multiplier_R.p[9]
.sym 86987 bf_stage3_2_3.twid_mult.multiplier_R.p[8]
.sym 87007 bf_stage3_2_3.twid_mult.multiplier_R.p[7]
.sym 87015 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 87016 CLK$SB_IO_IN_$glb_clk
.sym 87019 bf_stage3_2_3.twid_mult.multiplier_R.t[13]
.sym 87020 bf_stage3_2_3.twid_mult.multiplier_R.t[12]
.sym 87024 bf_stage3_2_3.twid_mult.multiplier_R.t[14]
.sym 87036 bf_stage3_2_3.twid_mult.multiplier_R.p[9]
.sym 87039 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 87059 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 87061 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 87065 bf_stage3_2_3.twid_mult.multiplier_R.p[12]
.sym 87066 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 87067 bf_stage3_2_3.twid_mult.multiplier_R.p[14]
.sym 87069 bf_stage3_2_3.twid_mult.multiplier_R.p[13]
.sym 87073 bf_stage3_2_3.twid_mult.multiplier_R.p[11]
.sym 87078 bf_stage3_6_7.twid_mult.w_neg_z[3]
.sym 87080 bf_stage3_6_7.twid_mult.w_mult_i[7]
.sym 87087 bf_stage3_6_7.twid_mult.w_mult_i[3]
.sym 87090 bf_stage3_6_7.twid_mult.w_neg_z[7]
.sym 87101 bf_stage3_2_3.twid_mult.multiplier_R.p[12]
.sym 87107 bf_stage3_2_3.twid_mult.multiplier_R.p[14]
.sym 87117 bf_stage3_2_3.twid_mult.multiplier_R.p[13]
.sym 87124 bf_stage3_2_3.twid_mult.multiplier_R.p[11]
.sym 87129 bf_stage3_6_7.twid_mult.w_mult_i[3]
.sym 87131 bf_stage3_6_7.twid_mult.w_neg_z[3]
.sym 87134 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 87135 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 87136 bf_stage3_6_7.twid_mult.w_mult_i[7]
.sym 87137 bf_stage3_6_7.twid_mult.w_neg_z[7]
.sym 87138 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 87139 CLK$SB_IO_IN_$glb_clk
.sym 87142 bf_stage3_6_7.twid_mult.w_mult_i[6]
.sym 87143 bf_stage3_6_7.twid_mult.w_mult_i[4]
.sym 87145 bf_stage3_6_7.twid_mult.w_mult_i[3]
.sym 87146 bf_stage3_6_7.twid_mult.w_mult_i[7]
.sym 87148 bf_stage3_6_7.twid_mult.w_mult_i[8]
.sym 87163 bf_stage3_2_3.twid_mult.multiplier_R.p[14]
.sym 87176 bf_stage3_6_7.twid_mult.multiplier_I.p[3]
.sym 87182 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 87184 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 87185 bf_stage3_6_7.twid_mult.w_neg_z[3]
.sym 87186 bf_stage3_6_7.twid_mult.w_neg_z[4]
.sym 87187 bf_stage3_6_7.twid_mult.w_mult_i[2]
.sym 87188 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 87189 bf_stage3_6_7.twid_mult.multiplier_Z.p[0]
.sym 87191 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 87192 bf_stage3_6_7.twid_mult.w_neg_z[2]
.sym 87193 bf_stage3_6_7.twid_mult.w_mult_i[5]
.sym 87194 bf_stage3_6_7.twid_mult.w_neg_z[4]
.sym 87195 bf_stage3_6_7.twid_mult.w_neg_z[5]
.sym 87196 bf_stage3_6_7.twid_mult.w_neg_z[6]
.sym 87197 bf_stage3_6_7.twid_mult.w_neg_z[7]
.sym 87199 bf_stage3_6_7.twid_mult.w_mult_i[6]
.sym 87201 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 87202 bf_stage3_6_7.twid_mult.w_mult_i[3]
.sym 87203 bf_stage3_6_7.twid_mult.w_mult_i[7]
.sym 87204 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 87207 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 87208 bf_stage3_6_7.twid_mult.w_mult_i[4]
.sym 87209 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 87211 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 87215 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 87216 bf_stage3_6_7.twid_mult.w_neg_z[6]
.sym 87217 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 87218 bf_stage3_6_7.twid_mult.w_mult_i[6]
.sym 87221 bf_stage3_6_7.twid_mult.w_neg_z[3]
.sym 87222 bf_stage3_6_7.twid_mult.w_mult_i[3]
.sym 87223 bf_stage3_6_7.twid_mult.w_mult_i[4]
.sym 87224 bf_stage3_6_7.twid_mult.w_neg_z[4]
.sym 87227 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 87229 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 87230 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 87233 bf_stage3_6_7.twid_mult.w_mult_i[4]
.sym 87234 bf_stage3_6_7.twid_mult.w_neg_z[5]
.sym 87235 bf_stage3_6_7.twid_mult.w_neg_z[4]
.sym 87236 bf_stage3_6_7.twid_mult.w_mult_i[5]
.sym 87239 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 87241 bf_stage3_6_7.twid_mult.w_neg_z[7]
.sym 87242 bf_stage3_6_7.twid_mult.w_mult_i[7]
.sym 87245 bf_stage3_6_7.twid_mult.w_mult_i[2]
.sym 87246 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 87247 bf_stage3_6_7.twid_mult.w_neg_z[2]
.sym 87248 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 87251 bf_stage3_6_7.twid_mult.w_mult_i[5]
.sym 87253 bf_stage3_6_7.twid_mult.w_neg_z[5]
.sym 87257 bf_stage3_6_7.twid_mult.multiplier_Z.p[0]
.sym 87261 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 87262 CLK$SB_IO_IN_$glb_clk
.sym 87264 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87265 bf_stage3_6_7.twid_mult.multiplier_I.t[6]
.sym 87266 bf_stage3_6_7.twid_mult.multiplier_I.t[5]
.sym 87267 bf_stage3_6_7.twid_mult.multiplier_I.t[8]
.sym 87268 bf_stage3_6_7.twid_mult.multiplier_I.t[9]
.sym 87270 bf_stage3_6_7.twid_mult.multiplier_I.t[7]
.sym 87285 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 87288 bf_stage3_6_7.twid_mult.multiplier_I.p[4]
.sym 87294 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 87305 bf_stage3_6_7.twid_mult.w_neg_z[8]
.sym 87307 bf_stage3_6_7.twid_mult.multiplier_I.p[5]
.sym 87308 bf_stage3_6_7.twid_mult.w_mult_i[0]
.sym 87309 bf_stage3_6_7.twid_mult.multiplier_I.p[13]
.sym 87312 bf_stage3_6_7.twid_mult.w_mult_i[1]
.sym 87313 bf_stage3_6_7.twid_mult.multiplier_I.p[9]
.sym 87315 bf_stage3_6_7.twid_mult.multiplier_I.p[14]
.sym 87316 bf_stage3_6_7.twid_mult.w_mult_z[0]
.sym 87317 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 87320 bf_stage3_6_7.twid_mult.w_mult_i[8]
.sym 87324 bf_stage3_6_7.twid_mult.multiplier_I.p[2]
.sym 87330 bf_stage3_6_7.twid_mult.w_neg_z[1]
.sym 87332 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 87335 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 87338 bf_stage3_6_7.twid_mult.w_neg_z[8]
.sym 87339 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 87340 bf_stage3_6_7.twid_mult.w_mult_i[8]
.sym 87341 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 87346 bf_stage3_6_7.twid_mult.multiplier_I.p[14]
.sym 87350 bf_stage3_6_7.twid_mult.multiplier_I.p[13]
.sym 87359 bf_stage3_6_7.twid_mult.multiplier_I.p[5]
.sym 87362 bf_stage3_6_7.twid_mult.w_neg_z[8]
.sym 87364 bf_stage3_6_7.twid_mult.w_mult_i[8]
.sym 87365 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 87370 bf_stage3_6_7.twid_mult.multiplier_I.p[2]
.sym 87374 bf_stage3_6_7.twid_mult.w_mult_z[0]
.sym 87375 bf_stage3_6_7.twid_mult.w_mult_i[1]
.sym 87376 bf_stage3_6_7.twid_mult.w_neg_z[1]
.sym 87377 bf_stage3_6_7.twid_mult.w_mult_i[0]
.sym 87382 bf_stage3_6_7.twid_mult.multiplier_I.p[9]
.sym 87384 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 87385 CLK$SB_IO_IN_$glb_clk
.sym 87387 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87388 bf_stage3_6_7.twid_mult.multiplier_I.p[0]
.sym 87389 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87390 bf_stage3_6_7.twid_mult.multiplier_I.p[2]
.sym 87391 bf_stage3_6_7.twid_mult.multiplier_I.p[1]
.sym 87392 bf_stage3_6_7.twid_mult.multiplier_I.p[3]
.sym 87393 bf_stage3_6_7.twid_mult.multiplier_I.p[4]
.sym 87394 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87399 bf_stage3_6_7.twid_mult.multiplier_I.p[9]
.sym 87401 bf_stage3_6_7.twid_mult.multiplier_I.p[14]
.sym 87403 bf_stage3_6_7.twid_mult.w_mult_i[14]
.sym 87406 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 87407 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 87409 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 87412 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 87413 bf_stage3_6_7.twid_mult.multiplier_I.t[4]
.sym 87414 bf_stage3_6_7.twid_mult.multiplier_I.t[0]
.sym 87415 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 87417 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 87418 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 87419 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 87420 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 87446 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 87448 bf_stage3_6_7.twid_mult.multiplier_I.p[1]
.sym 87453 bf_stage3_6_7.twid_mult.multiplier_I.p[0]
.sym 87482 bf_stage3_6_7.twid_mult.multiplier_I.p[0]
.sym 87506 bf_stage3_6_7.twid_mult.multiplier_I.p[1]
.sym 87507 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 87508 CLK$SB_IO_IN_$glb_clk
.sym 87511 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 87512 bf_stage3_6_7.twid_mult.multiplier_I.t[2]
.sym 87514 bf_stage3_6_7.twid_mult.multiplier_I.t[1]
.sym 87515 bf_stage3_6_7.twid_mult.multiplier_I.t[3]
.sym 87517 bf_stage3_6_7.twid_mult.multiplier_I.t[4]
.sym 87532 bf_stage3_6_7.twid_mult.multiplier_I.t[0]
.sym 87540 bf_stage3_6_7.twid_mult.multiplier_R.t[7]
.sym 87553 bf_stage3_6_7.twid_mult.multiplier_R.t[9]
.sym 87558 bf_stage3_6_7.twid_mult.multiplier_R.t[10]
.sym 87561 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87564 bf_stage3_6_7.twid_mult.multiplier_R.p[10]
.sym 87565 bf_stage3_6_7.twid_mult.multiplier_R.t[8]
.sym 87566 bf_stage3_6_7.twid_mult.multiplier_R.t[7]
.sym 87568 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87569 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 87571 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 87573 bf_stage3_6_7.twid_mult.multiplier_R.p[8]
.sym 87575 bf_stage3_6_7.twid_mult.multiplier_R.p[7]
.sym 87576 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87579 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87582 bf_stage3_6_7.twid_mult.multiplier_R.p[9]
.sym 87584 bf_stage3_6_7.twid_mult.multiplier_R.t[7]
.sym 87585 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87587 bf_stage3_6_7.twid_mult.multiplier_R.p[7]
.sym 87590 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87592 bf_stage3_6_7.twid_mult.multiplier_R.p[7]
.sym 87593 bf_stage3_6_7.twid_mult.multiplier_R.t[7]
.sym 87596 bf_stage3_6_7.twid_mult.multiplier_R.t[9]
.sym 87598 bf_stage3_6_7.twid_mult.multiplier_R.p[9]
.sym 87599 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87602 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87604 bf_stage3_6_7.twid_mult.multiplier_R.t[10]
.sym 87605 bf_stage3_6_7.twid_mult.multiplier_R.p[10]
.sym 87608 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87609 bf_stage3_6_7.twid_mult.multiplier_R.t[8]
.sym 87610 bf_stage3_6_7.twid_mult.multiplier_R.p[8]
.sym 87614 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87616 bf_stage3_6_7.twid_mult.multiplier_R.t[10]
.sym 87617 bf_stage3_6_7.twid_mult.multiplier_R.p[10]
.sym 87620 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87621 bf_stage3_6_7.twid_mult.multiplier_R.t[8]
.sym 87622 bf_stage3_6_7.twid_mult.multiplier_R.p[8]
.sym 87626 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87627 bf_stage3_6_7.twid_mult.multiplier_R.p[9]
.sym 87629 bf_stage3_6_7.twid_mult.multiplier_R.t[9]
.sym 87630 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 87631 CLK$SB_IO_IN_$glb_clk
.sym 87632 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 87633 bf_stage3_6_7.twid_mult.multiplier_R.p[11]
.sym 87634 bf_stage3_6_7.twid_mult.multiplier_R.p[13]
.sym 87635 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87636 bf_stage3_6_7.twid_mult.multiplier_R.p[14]
.sym 87638 bf_stage3_6_7.twid_mult.multiplier_R.p[12]
.sym 87639 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87640 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 87652 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 87657 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 87677 bf_stage3_6_7.twid_mult.multiplier_R.t[7]
.sym 87678 bf_stage3_6_7.twid_mult.multiplier_R.t[12]
.sym 87679 bf_stage3_6_7.twid_mult.multiplier_R.t[13]
.sym 87680 bf_stage3_6_7.twid_mult.multiplier_R.t[8]
.sym 87694 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 87698 bf_stage3_6_7.twid_mult.multiplier_R.t[11]
.sym 87700 bf_stage3_6_7.twid_mult.multiplier_R.t[9]
.sym 87701 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 87705 bf_stage3_6_7.twid_mult.multiplier_R.t[10]
.sym 87707 bf_stage3_6_7.twid_mult.multiplier_R.t[10]
.sym 87721 bf_stage3_6_7.twid_mult.multiplier_R.t[8]
.sym 87727 bf_stage3_6_7.twid_mult.multiplier_R.t[13]
.sym 87732 bf_stage3_6_7.twid_mult.multiplier_R.t[11]
.sym 87740 bf_stage3_6_7.twid_mult.multiplier_R.t[12]
.sym 87746 bf_stage3_6_7.twid_mult.multiplier_R.t[7]
.sym 87751 bf_stage3_6_7.twid_mult.multiplier_R.t[9]
.sym 87753 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 87754 CLK$SB_IO_IN_$glb_clk
.sym 87755 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 87759 bf_stage2_1_3.twid_mult.multiplier_I.t[7]
.sym 87774 bf_stage2_1_3.twid_mult.multiplier_I.p[13]
.sym 87791 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 87797 bf_stage3_6_7.twid_mult.multiplier_R.t[0]
.sym 87804 bf_stage3_6_7.twid_mult.multiplier_R.t[1]
.sym 87808 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 87809 bf_stage3_6_7.twid_mult.multiplier_R.t[5]
.sym 87815 bf_stage3_6_7.twid_mult.multiplier_R.t[2]
.sym 87817 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 87826 bf_stage3_6_7.twid_mult.multiplier_R.t[6]
.sym 87845 bf_stage3_6_7.twid_mult.multiplier_R.t[1]
.sym 87851 bf_stage3_6_7.twid_mult.multiplier_R.t[6]
.sym 87854 bf_stage3_6_7.twid_mult.multiplier_R.t[2]
.sym 87860 bf_stage3_6_7.twid_mult.multiplier_R.t[5]
.sym 87873 bf_stage3_6_7.twid_mult.multiplier_R.t[0]
.sym 87876 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 87877 CLK$SB_IO_IN_$glb_clk
.sym 87878 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 87879 bf_stage2_1_3.twid_mult.multiplier_R.t[10]
.sym 87881 bf_stage2_1_3.twid_mult.multiplier_R.t[9]
.sym 87882 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 87883 bf_stage2_1_3.twid_mult.multiplier_R.t[11]
.sym 87897 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 87902 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 87908 stage_1_valid
.sym 87912 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 87946 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 87947 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 87954 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 87999 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 88000 CLK$SB_IO_IN_$glb_clk
.sym 88002 bf_stage2_1_3.twid_mult.multiplier_R.t[13]
.sym 88003 bf_stage2_1_3.twid_mult.multiplier_R.t[14]
.sym 88005 bf_stage2_1_3.twid_mult.multiplier_R.t[8]
.sym 88006 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 88007 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 88008 bf_stage2_1_3.twid_mult.multiplier_R.t[12]
.sym 88009 bf_stage2_1_3.twid_mult.multiplier_R.t[7]
.sym 88010 bf_stage2_1_3.twid_mult.multiplier_I.p[11]
.sym 88014 bf_stage2_1_3.twid_mult.multiplier_I.p[10]
.sym 88015 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 88018 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 88046 bf_stage2_1_3.twid_mult.multiplier_I.count[3]
.sym 88049 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_I1[1]
.sym 88055 stage_1_valid
.sym 88065 bf_stage2_1_3.twid_mult.multiplier_I.state[0]
.sym 88068 stage_1_valid
.sym 88088 bf_stage2_1_3.twid_mult.multiplier_I.state[0]
.sym 88090 stage_1_valid
.sym 88106 bf_stage2_1_3.twid_mult.multiplier_I.count[3]
.sym 88107 bf_stage2_1_3.twid_mult.multiplier_I.state[0]
.sym 88108 stage_1_valid
.sym 88109 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_I1[1]
.sym 88126 bf_stage2_1_3.twid_mult.multiplier_R.count[1]
.sym 88127 bf_stage2_1_3.twid_mult.multiplier_R.count[2]
.sym 88128 bf_stage2_1_3.twid_mult.multiplier_R.count[3]
.sym 88129 bf_stage2_1_3.twid_mult.multiplier_R.count[4]
.sym 88130 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 88131 bf_stage2_1_3.twid_mult.multiplier_R.count[0]
.sym 88132 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I3[2]
.sym 88138 bf_stage2_1_3.twid_mult.multiplier_R.t[12]
.sym 88143 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 88156 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 88158 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 88168 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 88170 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 88176 bf_stage2_1_3.twid_mult.multiplier_I.count[2]
.sym 88181 bf_stage2_1_3.twid_mult.multiplier_I.count[0]
.sym 88183 bf_stage2_1_3.twid_mult.multiplier_I.count[1]
.sym 88185 bf_stage2_1_3.twid_mult.multiplier_I.count[3]
.sym 88186 bf_stage2_1_3.twid_mult.multiplier_I.count[4]
.sym 88198 $nextpnr_ICESTORM_LC_58$O
.sym 88201 bf_stage2_1_3.twid_mult.multiplier_I.count[0]
.sym 88204 bf_stage2_1_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 88207 bf_stage2_1_3.twid_mult.multiplier_I.count[1]
.sym 88208 bf_stage2_1_3.twid_mult.multiplier_I.count[0]
.sym 88210 bf_stage2_1_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 88212 bf_stage2_1_3.twid_mult.multiplier_I.count[2]
.sym 88214 bf_stage2_1_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 88216 bf_stage2_1_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 88219 bf_stage2_1_3.twid_mult.multiplier_I.count[3]
.sym 88220 bf_stage2_1_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 88225 bf_stage2_1_3.twid_mult.multiplier_I.count[4]
.sym 88226 bf_stage2_1_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 88229 bf_stage2_1_3.twid_mult.multiplier_I.count[2]
.sym 88230 bf_stage2_1_3.twid_mult.multiplier_I.count[0]
.sym 88231 bf_stage2_1_3.twid_mult.multiplier_I.count[1]
.sym 88232 bf_stage2_1_3.twid_mult.multiplier_I.count[4]
.sym 88235 bf_stage2_1_3.twid_mult.multiplier_I.count[0]
.sym 88236 bf_stage2_1_3.twid_mult.multiplier_I.count[1]
.sym 88237 bf_stage2_1_3.twid_mult.multiplier_I.count[4]
.sym 88238 bf_stage2_1_3.twid_mult.multiplier_I.count[2]
.sym 88242 bf_stage2_1_3.twid_mult.multiplier_I.count[0]
.sym 88245 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 88246 CLK$SB_IO_IN_$glb_clk
.sym 88247 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 88279 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 88291 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 88292 bf_stage2_1_3.twid_mult.multiplier_I.count[3]
.sym 88294 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_I3[2]
.sym 88301 stage_1_valid
.sym 88315 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 88318 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[2]
.sym 88320 bf_stage2_1_3.twid_mult.multiplier_I.state[0]
.sym 88329 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[2]
.sym 88330 stage_1_valid
.sym 88331 bf_stage2_1_3.twid_mult.multiplier_I.state[0]
.sym 88336 bf_stage2_1_3.twid_mult.multiplier_I.state[0]
.sym 88352 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_I3[2]
.sym 88354 bf_stage2_1_3.twid_mult.multiplier_I.count[3]
.sym 88355 bf_stage2_1_3.twid_mult.multiplier_I.state[0]
.sym 88364 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 88368 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 88369 CLK$SB_IO_IN_$glb_clk
.sym 88389 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 88396 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 89087 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 89088 spi_master.SPI_Master_Inst.r_Trailing_Edge
.sym 89089 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 89090 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 89092 spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 89141 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 89147 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 89148 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 89150 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 89154 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 89155 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 89160 $nextpnr_ICESTORM_LC_23$O
.sym 89163 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 89166 spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 89168 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 89172 spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 89174 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 89176 spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 89181 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 89182 spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 89185 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 89186 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 89187 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 89188 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 89194 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 89197 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 89199 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 89203 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 89204 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 89205 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 89206 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 89207 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 89208 CLK$SB_IO_IN_$glb_clk
.sym 89209 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 89215 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 89216 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 89218 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 89221 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 89251 spi_master.SPI_Master_Inst.r_Trailing_Edge
.sym 89269 w_tx_ready
.sym 89275 $PACKER_VCC_NET
.sym 89293 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 89296 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 89298 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 89300 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 89304 w_tx_ready
.sym 89305 w_tx_ready
.sym 89306 $PACKER_VCC_NET
.sym 89316 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 89320 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 89323 $nextpnr_ICESTORM_LC_16$O
.sym 89326 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 89329 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[1]
.sym 89331 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 89335 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[2]
.sym 89338 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 89341 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[3]
.sym 89343 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 89347 $nextpnr_ICESTORM_LC_17$I3
.sym 89349 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 89353 $nextpnr_ICESTORM_LC_17$COUT
.sym 89355 $PACKER_VCC_NET
.sym 89357 $nextpnr_ICESTORM_LC_17$I3
.sym 89361 w_tx_ready
.sym 89363 $nextpnr_ICESTORM_LC_17$COUT
.sym 89366 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 89371 CLK$SB_IO_IN_$glb_clk
.sym 89372 w_tx_ready
.sym 89375 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 89376 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 89377 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 89378 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 89379 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 89380 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 89387 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 89395 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 89399 start_tx_SB_DFFE_Q_E
.sym 89401 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 89421 spi_master.master_ready
.sym 89422 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 89425 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 89426 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 89432 PIN_16_SB_LUT4_O_I3[1]
.sym 89433 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 89434 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 89436 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 89441 start_tx_SB_LUT4_I3_O[0]
.sym 89444 spi_master.r_SM_CS[0]
.sym 89450 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 89453 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 89459 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 89474 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 89483 PIN_16_SB_LUT4_O_I3[1]
.sym 89484 spi_master.master_ready
.sym 89485 start_tx_SB_LUT4_I3_O[0]
.sym 89486 spi_master.r_SM_CS[0]
.sym 89490 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 89493 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 89494 CLK$SB_IO_IN_$glb_clk
.sym 89499 start_tx_SB_LUT4_I3_O_SB_DFFNE_D_E
.sym 89508 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 89521 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 89525 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 89530 PIN_16_SB_LUT4_O_I3[0]
.sym 89542 PIN_16_SB_LUT4_O_I3[1]
.sym 89544 spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 89547 start_tx_SB_LUT4_I3_O[1]
.sym 89548 start_tx_SB_LUT4_I3_O[0]
.sym 89551 spi_master.r_SM_CS[0]
.sym 89562 PIN_16_SB_LUT4_O_I3[0]
.sym 89564 start_tx_SB_LUT4_I3_O_SB_DFFNE_D_E
.sym 89578 start_tx_SB_LUT4_I3_O[1]
.sym 89583 PIN_16_SB_LUT4_O_I3[1]
.sym 89584 PIN_16_SB_LUT4_O_I3[0]
.sym 89588 spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 89612 spi_master.r_SM_CS[0]
.sym 89613 start_tx_SB_LUT4_I3_O[0]
.sym 89616 start_tx_SB_LUT4_I3_O_SB_DFFNE_D_E
.sym 89617 CLK$SB_IO_IN_$glb_clk
.sym 89620 count_wait[1]
.sym 89621 count_wait[2]
.sym 89622 count_wait[3]
.sym 89623 count_wait[4]
.sym 89624 count_wait[5]
.sym 89625 count_wait[6]
.sym 89626 count_wait[7]
.sym 89647 start_tx_SB_DFFE_Q_E
.sym 89661 PIN_16_SB_LUT4_O_I3[0]
.sym 89671 start_tx_SB_DFFE_Q_E
.sym 89676 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[7]
.sym 89677 spi_state[0]
.sym 89679 count_wait[3]
.sym 89680 count_wait[4]
.sym 89686 count_wait[2]
.sym 89687 spi_state[1]
.sym 89693 spi_state[1]
.sym 89694 PIN_16_SB_LUT4_O_I3[0]
.sym 89695 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[7]
.sym 89696 spi_state[0]
.sym 89699 count_wait[2]
.sym 89706 count_wait[3]
.sym 89717 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[7]
.sym 89718 PIN_16_SB_LUT4_O_I3[0]
.sym 89719 spi_state[1]
.sym 89720 spi_state[0]
.sym 89725 spi_state[0]
.sym 89729 spi_state[1]
.sym 89730 spi_state[0]
.sym 89736 count_wait[4]
.sym 89739 start_tx_SB_DFFE_Q_E
.sym 89740 CLK$SB_IO_IN_$glb_clk
.sym 89742 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 89743 count_wait_SB_DFFESR_Q_4_D[7]
.sym 89744 count_wait_SB_DFFESR_Q_4_D[6]
.sym 89745 count_wait_SB_DFFESR_Q_4_D[5]
.sym 89746 bf_stage2_1_3.twid_mult.multiplier_Z.state[0]
.sym 89747 count_wait_SB_DFFESR_Q_4_D[1]
.sym 89748 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 89749 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 89771 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 89775 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 89792 count_wait_SB_DFFESR_Q_4_D[2]
.sym 89793 count_wait_SB_DFFESR_Q_4_D[3]
.sym 89797 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 89798 count_wait_SB_DFFESR_Q_4_D[4]
.sym 89801 count_wait_SB_DFFESR_Q_4_D[6]
.sym 89802 count_wait_SB_DFFESR_Q_4_D[5]
.sym 89808 count_wait_SB_DFFESR_Q_4_D[7]
.sym 89812 count_wait_SB_DFFESR_Q_4_D[1]
.sym 89815 $nextpnr_ICESTORM_LC_0$O
.sym 89817 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 89821 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[1]
.sym 89823 count_wait_SB_DFFESR_Q_4_D[1]
.sym 89827 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[2]
.sym 89830 count_wait_SB_DFFESR_Q_4_D[2]
.sym 89833 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[3]
.sym 89836 count_wait_SB_DFFESR_Q_4_D[3]
.sym 89839 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[4]
.sym 89842 count_wait_SB_DFFESR_Q_4_D[4]
.sym 89845 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[5]
.sym 89848 count_wait_SB_DFFESR_Q_4_D[5]
.sym 89851 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[6]
.sym 89854 count_wait_SB_DFFESR_Q_4_D[6]
.sym 89857 $nextpnr_ICESTORM_LC_1$I3
.sym 89859 count_wait_SB_DFFESR_Q_4_D[7]
.sym 89865 bf_stage2_1_3.twid_mult.multiplier_Z.p[1]
.sym 89866 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89867 bf_stage2_1_3.twid_mult.multiplier_Z.p[3]
.sym 89868 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89870 bf_stage2_1_3.twid_mult.multiplier_Z.p[2]
.sym 89871 bf_stage2_1_3.twid_mult.multiplier_Z.p[4]
.sym 89884 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 89897 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 89901 $nextpnr_ICESTORM_LC_1$I3
.sym 89908 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O
.sym 89910 bf_stage2_1_3.twid_mult.multiplier_Z.t[2]
.sym 89915 $PACKER_GND_NET
.sym 89921 bf_stage2_1_3.twid_mult.multiplier_Z.t[3]
.sym 89923 bf_stage2_1_3.twid_mult.multiplier_Z.t[1]
.sym 89935 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 89942 $nextpnr_ICESTORM_LC_1$I3
.sym 89946 $PACKER_GND_NET
.sym 89953 bf_stage2_1_3.twid_mult.multiplier_Z.t[3]
.sym 89966 bf_stage2_1_3.twid_mult.multiplier_Z.t[1]
.sym 89982 bf_stage2_1_3.twid_mult.multiplier_Z.t[2]
.sym 89985 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O
.sym 89986 CLK$SB_IO_IN_$glb_clk
.sym 89987 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 89988 bf_stage2_1_3.twid_mult.multiplier_Z.p[10]
.sym 89989 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89990 bf_stage2_1_3.twid_mult.multiplier_Z.p[12]
.sym 89991 bf_stage2_1_3.twid_mult.multiplier_Z.p[13]
.sym 89992 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89993 bf_stage2_1_3.twid_mult.multiplier_Z.p[14]
.sym 89994 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 89995 bf_stage2_1_3.twid_mult.multiplier_Z.p[11]
.sym 90007 bf_stage2_1_3.twid_mult.multiplier_Z.p[1]
.sym 90012 bf_stage2_1_3.twid_mult.multiplier_Z.p[3]
.sym 90018 bf_stage2_1_3.twid_mult.multiplier_Z.p[2]
.sym 90020 bf_stage2_1_3.twid_mult.multiplier_Z.p[4]
.sym 90021 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 90029 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90031 bf_stage2_1_3.twid_mult.multiplier_Z.t[4]
.sym 90033 bf_stage2_1_3.twid_mult.multiplier_Z.t[13]
.sym 90034 bf_stage2_1_3.twid_mult.multiplier_Z.t[9]
.sym 90040 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O
.sym 90042 bf_stage2_1_3.twid_mult.multiplier_Z.t[10]
.sym 90046 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90053 bf_stage2_1_3.twid_mult.multiplier_Z.p[10]
.sym 90055 bf_stage2_1_3.twid_mult.multiplier_Z.t[11]
.sym 90056 bf_stage2_1_3.twid_mult.multiplier_Z.t[12]
.sym 90058 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 90060 bf_stage2_1_3.twid_mult.multiplier_Z.p[11]
.sym 90064 bf_stage2_1_3.twid_mult.multiplier_Z.t[13]
.sym 90068 bf_stage2_1_3.twid_mult.multiplier_Z.p[10]
.sym 90069 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90071 bf_stage2_1_3.twid_mult.multiplier_Z.t[10]
.sym 90074 bf_stage2_1_3.twid_mult.multiplier_Z.t[10]
.sym 90082 bf_stage2_1_3.twid_mult.multiplier_Z.t[11]
.sym 90086 bf_stage2_1_3.twid_mult.multiplier_Z.t[12]
.sym 90092 bf_stage2_1_3.twid_mult.multiplier_Z.t[9]
.sym 90098 bf_stage2_1_3.twid_mult.multiplier_Z.p[11]
.sym 90099 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90101 bf_stage2_1_3.twid_mult.multiplier_Z.t[11]
.sym 90107 bf_stage2_1_3.twid_mult.multiplier_Z.t[4]
.sym 90108 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O
.sym 90109 CLK$SB_IO_IN_$glb_clk
.sym 90110 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 90111 bf_stage2_1_3.twid_mult.multiplier_Z.p[6]
.sym 90112 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90113 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90114 bf_stage2_1_3.twid_mult.multiplier_Z.p[7]
.sym 90115 bf_stage2_1_3.twid_mult.multiplier_Z.p[9]
.sym 90116 bf_stage2_1_3.twid_mult.multiplier_Z.p[5]
.sym 90117 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90118 bf_stage2_1_3.twid_mult.multiplier_Z.p[8]
.sym 90124 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 90128 bf_stage2_1_3.twid_mult.multiplier_Z.p[11]
.sym 90130 bf_stage2_1_3.twid_mult.multiplier_Z.p[10]
.sym 90135 bf_stage2_1_3.twid_mult.multiplier_Z.p[12]
.sym 90137 bf_stage2_1_3.twid_mult.multiplier_Z.p[13]
.sym 90141 bf_stage2_1_3.twid_mult.multiplier_Z.p[14]
.sym 90154 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O
.sym 90157 bf_stage2_1_3.twid_mult.multiplier_Z.t[9]
.sym 90159 bf_stage2_1_3.twid_mult.multiplier_Z.t[6]
.sym 90161 bf_stage2_1_3.twid_mult.multiplier_Z.t[7]
.sym 90162 bf_stage2_1_3.twid_mult.multiplier_Z.t[8]
.sym 90167 bf_stage2_1_3.twid_mult.multiplier_Z.t[5]
.sym 90170 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90172 bf_stage2_1_3.twid_mult.multiplier_Z.p[9]
.sym 90181 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 90182 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90183 bf_stage2_1_3.twid_mult.multiplier_Z.p[8]
.sym 90186 bf_stage2_1_3.twid_mult.multiplier_Z.t[9]
.sym 90187 bf_stage2_1_3.twid_mult.multiplier_Z.p[9]
.sym 90188 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90191 bf_stage2_1_3.twid_mult.multiplier_Z.t[6]
.sym 90199 bf_stage2_1_3.twid_mult.multiplier_Z.t[7]
.sym 90215 bf_stage2_1_3.twid_mult.multiplier_Z.t[8]
.sym 90221 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90222 bf_stage2_1_3.twid_mult.multiplier_Z.t[8]
.sym 90223 bf_stage2_1_3.twid_mult.multiplier_Z.p[8]
.sym 90230 bf_stage2_1_3.twid_mult.multiplier_Z.t[5]
.sym 90231 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O
.sym 90232 CLK$SB_IO_IN_$glb_clk
.sym 90233 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 90259 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 90275 bf_stage2_1_3.twid_mult.multiplier_Z.p[1]
.sym 90277 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 90278 bf_stage2_1_3.twid_mult.multiplier_Z.p[7]
.sym 90279 bf_stage2_1_3.twid_mult.multiplier_Z.p[9]
.sym 90282 bf_stage2_1_3.twid_mult.multiplier_Z.p[8]
.sym 90283 bf_stage2_1_3.twid_mult.multiplier_Z.p[6]
.sym 90284 bf_stage2_1_3.twid_mult.multiplier_Z.p[3]
.sym 90290 bf_stage2_1_3.twid_mult.multiplier_Z.p[2]
.sym 90292 bf_stage2_1_3.twid_mult.multiplier_Z.p[4]
.sym 90309 bf_stage2_1_3.twid_mult.multiplier_Z.p[6]
.sym 90316 bf_stage2_1_3.twid_mult.multiplier_Z.p[4]
.sym 90320 bf_stage2_1_3.twid_mult.multiplier_Z.p[1]
.sym 90328 bf_stage2_1_3.twid_mult.multiplier_Z.p[7]
.sym 90334 bf_stage2_1_3.twid_mult.multiplier_Z.p[2]
.sym 90339 bf_stage2_1_3.twid_mult.multiplier_Z.p[9]
.sym 90345 bf_stage2_1_3.twid_mult.multiplier_Z.p[8]
.sym 90351 bf_stage2_1_3.twid_mult.multiplier_Z.p[3]
.sym 90354 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 90355 CLK$SB_IO_IN_$glb_clk
.sym 90400 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 90401 bf_stage2_1_3.twid_mult.w_mult_z[7]
.sym 90404 bf_stage2_1_3.twid_mult.w_mult_z[8]
.sym 90407 bf_stage2_1_3.twid_mult.multiplier_Z.p[12]
.sym 90409 bf_stage2_1_3.twid_mult.multiplier_Z.p[13]
.sym 90411 bf_stage2_1_3.twid_mult.w_mult_z[9]
.sym 90413 bf_stage2_1_3.twid_mult.multiplier_Z.p[14]
.sym 90416 bf_stage2_1_3.twid_mult.w_mult_r[9]
.sym 90419 bf_stage2_1_3.twid_mult.w_mult_r[7]
.sym 90421 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 90425 bf_stage2_1_3.twid_mult.w_mult_r[8]
.sym 90431 bf_stage2_1_3.twid_mult.w_mult_z[9]
.sym 90432 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 90433 bf_stage2_1_3.twid_mult.w_mult_r[9]
.sym 90437 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 90438 bf_stage2_1_3.twid_mult.w_mult_r[9]
.sym 90440 bf_stage2_1_3.twid_mult.w_mult_z[9]
.sym 90445 bf_stage2_1_3.twid_mult.multiplier_Z.p[12]
.sym 90450 bf_stage2_1_3.twid_mult.multiplier_Z.p[13]
.sym 90455 bf_stage2_1_3.twid_mult.w_mult_r[8]
.sym 90456 bf_stage2_1_3.twid_mult.w_mult_r[7]
.sym 90457 bf_stage2_1_3.twid_mult.w_mult_z[8]
.sym 90458 bf_stage2_1_3.twid_mult.w_mult_z[7]
.sym 90462 bf_stage2_1_3.twid_mult.multiplier_Z.p[14]
.sym 90468 bf_stage2_1_3.twid_mult.w_mult_r[7]
.sym 90470 bf_stage2_1_3.twid_mult.w_mult_z[7]
.sym 90473 bf_stage2_1_3.twid_mult.w_mult_z[7]
.sym 90474 bf_stage2_1_3.twid_mult.w_mult_r[8]
.sym 90475 bf_stage2_1_3.twid_mult.w_mult_r[7]
.sym 90476 bf_stage2_1_3.twid_mult.w_mult_z[8]
.sym 90477 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 90478 CLK$SB_IO_IN_$glb_clk
.sym 90482 bf_stage2_1_3.twid_mult.w_mult_r[9]
.sym 90483 bf_stage2_1_3.twid_mult.w_mult_r[8]
.sym 90485 bf_stage2_1_3.twid_mult.w_mult_r[7]
.sym 90492 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 90507 bf_stage2_1_3.twid_mult.w_mult_z[13]
.sym 90511 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 90515 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 90521 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 90522 bf_stage2_1_3.twid_mult.w_mult_z[11]
.sym 90523 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 90524 bf_stage2_1_3.twid_mult.multiplier_Z.p[11]
.sym 90530 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 90532 bf_stage2_1_3.twid_mult.multiplier_Z.p[10]
.sym 90538 bf_stage2_1_3.twid_mult.w_mult_r[11]
.sym 90543 bf_stage2_1_3.twid_mult.w_mult_z[10]
.sym 90549 bf_stage2_1_3.twid_mult.w_mult_r[10]
.sym 90554 bf_stage2_1_3.twid_mult.w_mult_z[10]
.sym 90555 bf_stage2_1_3.twid_mult.w_mult_r[10]
.sym 90556 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 90562 bf_stage2_1_3.twid_mult.multiplier_Z.p[11]
.sym 90566 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 90567 bf_stage2_1_3.twid_mult.w_mult_z[11]
.sym 90569 bf_stage2_1_3.twid_mult.w_mult_r[11]
.sym 90578 bf_stage2_1_3.twid_mult.w_mult_z[10]
.sym 90579 bf_stage2_1_3.twid_mult.w_mult_r[10]
.sym 90580 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 90584 bf_stage2_1_3.twid_mult.w_mult_z[11]
.sym 90585 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 90586 bf_stage2_1_3.twid_mult.w_mult_r[11]
.sym 90592 bf_stage2_1_3.twid_mult.multiplier_Z.p[10]
.sym 90600 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 90601 CLK$SB_IO_IN_$glb_clk
.sym 90604 bf_stage2_1_3.twid_mult.w_mult_r[11]
.sym 90607 bf_stage2_1_3.twid_mult.w_mult_r[10]
.sym 90625 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 90646 bf_stage2_1_3.twid_mult.w_mult_z[14]
.sym 90648 bf_stage2_1_3.twid_mult.w_mult_z[12]
.sym 90654 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 90655 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 90662 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 90664 bf_stage2_1_3.twid_mult.w_mult_r[12]
.sym 90667 bf_stage2_1_3.twid_mult.w_mult_z[13]
.sym 90670 bf_stage2_1_3.twid_mult.w_mult_r[14]
.sym 90671 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 90672 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 90673 bf_stage2_1_3.twid_mult.w_mult_r[13]
.sym 90679 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 90689 bf_stage2_1_3.twid_mult.w_mult_r[13]
.sym 90690 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 90692 bf_stage2_1_3.twid_mult.w_mult_z[13]
.sym 90696 bf_stage2_1_3.twid_mult.w_mult_z[12]
.sym 90697 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 90698 bf_stage2_1_3.twid_mult.w_mult_r[12]
.sym 90701 bf_stage2_1_3.twid_mult.w_mult_r[12]
.sym 90703 bf_stage2_1_3.twid_mult.w_mult_z[12]
.sym 90704 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 90714 bf_stage2_1_3.twid_mult.w_mult_z[13]
.sym 90715 bf_stage2_1_3.twid_mult.w_mult_r[13]
.sym 90716 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 90720 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 90721 bf_stage2_1_3.twid_mult.w_mult_r[14]
.sym 90722 bf_stage2_1_3.twid_mult.w_mult_z[14]
.sym 90723 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 90724 CLK$SB_IO_IN_$glb_clk
.sym 90728 bf_stage2_1_3.twid_mult.w_mult_r[14]
.sym 90730 bf_stage2_1_3.twid_mult.w_mult_r[12]
.sym 90731 bf_stage2_1_3.twid_mult.w_mult_r[13]
.sym 90741 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 90749 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 90768 bf_stage3_2_3.twid_mult.multiplier_R.t[7]
.sym 90778 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 90792 bf_stage3_2_3.twid_mult.multiplier_R.p[7]
.sym 90796 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 90797 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90806 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90808 bf_stage3_2_3.twid_mult.multiplier_R.t[7]
.sym 90809 bf_stage3_2_3.twid_mult.multiplier_R.p[7]
.sym 90818 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90820 bf_stage3_2_3.twid_mult.multiplier_R.t[7]
.sym 90821 bf_stage3_2_3.twid_mult.multiplier_R.p[7]
.sym 90846 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 90847 CLK$SB_IO_IN_$glb_clk
.sym 90848 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 90876 bf_stage2_1_3.twid_mult.multiplier_I.p[9]
.sym 90879 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 90881 bf_stage3_2_3.twid_mult.multiplier_R.p[10]
.sym 90884 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 90893 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90897 bf_stage3_2_3.twid_mult.multiplier_R.t[8]
.sym 90901 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 90906 bf_stage3_2_3.twid_mult.multiplier_R.p[8]
.sym 90919 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 90924 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90925 bf_stage3_2_3.twid_mult.multiplier_R.p[8]
.sym 90926 bf_stage3_2_3.twid_mult.multiplier_R.t[8]
.sym 90936 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90937 bf_stage3_2_3.twid_mult.multiplier_R.p[8]
.sym 90938 bf_stage3_2_3.twid_mult.multiplier_R.t[8]
.sym 90969 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 90970 CLK$SB_IO_IN_$glb_clk
.sym 90971 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 90972 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90974 bf_stage3_2_3.twid_mult.multiplier_R.p[10]
.sym 90976 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 90978 bf_stage3_2_3.twid_mult.multiplier_R.p[9]
.sym 90989 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 90992 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 90999 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 91007 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 91015 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 91021 bf_stage3_2_3.twid_mult.multiplier_R.t[10]
.sym 91024 bf_stage3_2_3.twid_mult.multiplier_R.t[7]
.sym 91026 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 91036 bf_stage3_2_3.twid_mult.multiplier_R.t[8]
.sym 91041 bf_stage3_2_3.twid_mult.multiplier_R.t[9]
.sym 91047 bf_stage3_2_3.twid_mult.multiplier_R.t[9]
.sym 91073 bf_stage3_2_3.twid_mult.multiplier_R.t[8]
.sym 91083 bf_stage3_2_3.twid_mult.multiplier_R.t[10]
.sym 91089 bf_stage3_2_3.twid_mult.multiplier_R.t[7]
.sym 91092 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 91093 CLK$SB_IO_IN_$glb_clk
.sym 91094 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 91095 bf_stage3_2_3.twid_mult.multiplier_R.p[14]
.sym 91096 bf_stage3_2_3.twid_mult.multiplier_R.p[11]
.sym 91098 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91099 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91100 bf_stage3_2_3.twid_mult.multiplier_R.p[13]
.sym 91101 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91102 bf_stage3_2_3.twid_mult.multiplier_R.p[12]
.sym 91147 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 91149 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 91150 bf_stage3_2_3.twid_mult.multiplier_R.t[11]
.sym 91153 bf_stage3_2_3.twid_mult.multiplier_R.t[13]
.sym 91154 bf_stage3_2_3.twid_mult.multiplier_R.t[12]
.sym 91176 bf_stage3_2_3.twid_mult.multiplier_R.t[12]
.sym 91182 bf_stage3_2_3.twid_mult.multiplier_R.t[11]
.sym 91206 bf_stage3_2_3.twid_mult.multiplier_R.t[13]
.sym 91215 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 91216 CLK$SB_IO_IN_$glb_clk
.sym 91217 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 91218 bf_stage3_6_7.twid_mult.multiplier_I.p[7]
.sym 91219 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91220 bf_stage3_6_7.twid_mult.multiplier_I.p[6]
.sym 91221 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91224 bf_stage3_6_7.twid_mult.multiplier_I.p[8]
.sym 91225 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91240 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 91261 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 91275 bf_stage3_6_7.twid_mult.multiplier_I.p[7]
.sym 91277 bf_stage3_6_7.twid_mult.multiplier_I.p[3]
.sym 91279 bf_stage3_6_7.twid_mult.multiplier_I.p[4]
.sym 91285 bf_stage3_6_7.twid_mult.multiplier_I.p[6]
.sym 91289 bf_stage3_6_7.twid_mult.multiplier_I.p[8]
.sym 91300 bf_stage3_6_7.twid_mult.multiplier_I.p[6]
.sym 91306 bf_stage3_6_7.twid_mult.multiplier_I.p[4]
.sym 91318 bf_stage3_6_7.twid_mult.multiplier_I.p[3]
.sym 91325 bf_stage3_6_7.twid_mult.multiplier_I.p[7]
.sym 91336 bf_stage3_6_7.twid_mult.multiplier_I.p[8]
.sym 91338 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 91339 CLK$SB_IO_IN_$glb_clk
.sym 91341 bf_stage3_6_7.twid_mult.multiplier_I.p[13]
.sym 91342 bf_stage3_6_7.twid_mult.multiplier_I.p[14]
.sym 91343 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91345 bf_stage3_6_7.twid_mult.multiplier_I.p[9]
.sym 91346 bf_stage3_6_7.twid_mult.multiplier_I.p[5]
.sym 91347 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91348 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91362 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 91364 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 91367 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 91368 bf_stage2_1_3.twid_mult.multiplier_I.p[9]
.sym 91370 bf_stage3_6_7.twid_mult.multiplier_I.t[13]
.sym 91372 bf_stage3_6_7.twid_mult.multiplier_I.t[14]
.sym 91383 bf_stage3_6_7.twid_mult.multiplier_I.t[6]
.sym 91388 bf_stage3_6_7.twid_mult.multiplier_I.p[4]
.sym 91389 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91393 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 91395 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 91400 bf_stage3_6_7.twid_mult.multiplier_I.t[5]
.sym 91401 bf_stage3_6_7.twid_mult.multiplier_I.t[8]
.sym 91404 bf_stage3_6_7.twid_mult.multiplier_I.t[4]
.sym 91412 bf_stage3_6_7.twid_mult.multiplier_I.t[7]
.sym 91415 bf_stage3_6_7.twid_mult.multiplier_I.p[4]
.sym 91416 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91417 bf_stage3_6_7.twid_mult.multiplier_I.t[4]
.sym 91422 bf_stage3_6_7.twid_mult.multiplier_I.t[5]
.sym 91429 bf_stage3_6_7.twid_mult.multiplier_I.t[4]
.sym 91433 bf_stage3_6_7.twid_mult.multiplier_I.t[7]
.sym 91442 bf_stage3_6_7.twid_mult.multiplier_I.t[8]
.sym 91452 bf_stage3_6_7.twid_mult.multiplier_I.t[6]
.sym 91461 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 91462 CLK$SB_IO_IN_$glb_clk
.sym 91463 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 91465 bf_stage3_6_7.twid_mult.multiplier_I.p[11]
.sym 91466 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 91467 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91468 bf_stage3_6_7.twid_mult.multiplier_I.p[10]
.sym 91469 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91470 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91471 bf_stage3_6_7.twid_mult.multiplier_I.p[12]
.sym 91491 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 91493 bf_stage3_6_7.twid_mult.multiplier_I.t[9]
.sym 91507 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 91510 bf_stage3_6_7.twid_mult.multiplier_I.t[3]
.sym 91512 bf_stage3_6_7.twid_mult.multiplier_I.t[4]
.sym 91515 bf_stage3_6_7.twid_mult.multiplier_I.t[2]
.sym 91516 bf_stage3_6_7.twid_mult.multiplier_I.p[2]
.sym 91517 bf_stage3_6_7.twid_mult.multiplier_I.t[1]
.sym 91518 bf_stage3_6_7.twid_mult.multiplier_I.t[0]
.sym 91520 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91521 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91523 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91526 bf_stage3_6_7.twid_mult.multiplier_I.p[3]
.sym 91530 bf_stage3_6_7.twid_mult.multiplier_I.p[0]
.sym 91533 bf_stage3_6_7.twid_mult.multiplier_I.p[1]
.sym 91534 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 91535 bf_stage3_6_7.twid_mult.multiplier_I.p[4]
.sym 91538 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91539 bf_stage3_6_7.twid_mult.multiplier_I.t[2]
.sym 91540 bf_stage3_6_7.twid_mult.multiplier_I.p[2]
.sym 91545 bf_stage3_6_7.twid_mult.multiplier_I.p[0]
.sym 91547 bf_stage3_6_7.twid_mult.multiplier_I.t[0]
.sym 91550 bf_stage3_6_7.twid_mult.multiplier_I.t[0]
.sym 91551 bf_stage3_6_7.twid_mult.multiplier_I.t[1]
.sym 91552 bf_stage3_6_7.twid_mult.multiplier_I.p[0]
.sym 91553 bf_stage3_6_7.twid_mult.multiplier_I.p[1]
.sym 91556 bf_stage3_6_7.twid_mult.multiplier_I.t[2]
.sym 91557 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91559 bf_stage3_6_7.twid_mult.multiplier_I.p[2]
.sym 91562 bf_stage3_6_7.twid_mult.multiplier_I.t[0]
.sym 91563 bf_stage3_6_7.twid_mult.multiplier_I.t[1]
.sym 91564 bf_stage3_6_7.twid_mult.multiplier_I.p[0]
.sym 91565 bf_stage3_6_7.twid_mult.multiplier_I.p[1]
.sym 91568 bf_stage3_6_7.twid_mult.multiplier_I.p[3]
.sym 91569 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91570 bf_stage3_6_7.twid_mult.multiplier_I.t[3]
.sym 91575 bf_stage3_6_7.twid_mult.multiplier_I.p[4]
.sym 91576 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91577 bf_stage3_6_7.twid_mult.multiplier_I.t[4]
.sym 91580 bf_stage3_6_7.twid_mult.multiplier_I.t[3]
.sym 91582 bf_stage3_6_7.twid_mult.multiplier_I.p[3]
.sym 91583 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91584 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 91585 CLK$SB_IO_IN_$glb_clk
.sym 91586 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 91588 bf_stage3_6_7.twid_mult.multiplier_I.t[11]
.sym 91589 bf_stage3_6_7.twid_mult.multiplier_I.t[13]
.sym 91590 bf_stage3_6_7.twid_mult.multiplier_I.t[14]
.sym 91592 bf_stage3_6_7.twid_mult.multiplier_I.t[12]
.sym 91594 bf_stage3_6_7.twid_mult.multiplier_I.t[10]
.sym 91632 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 91633 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 91635 bf_stage3_6_7.twid_mult.multiplier_I.t[0]
.sym 91636 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 91639 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 91641 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 91649 bf_stage3_6_7.twid_mult.multiplier_I.t[3]
.sym 91654 bf_stage3_6_7.twid_mult.multiplier_I.t[2]
.sym 91656 bf_stage3_6_7.twid_mult.multiplier_I.t[1]
.sym 91667 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 91668 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 91669 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 91676 bf_stage3_6_7.twid_mult.multiplier_I.t[1]
.sym 91688 bf_stage3_6_7.twid_mult.multiplier_I.t[0]
.sym 91693 bf_stage3_6_7.twid_mult.multiplier_I.t[2]
.sym 91703 bf_stage3_6_7.twid_mult.multiplier_I.t[3]
.sym 91707 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 91708 CLK$SB_IO_IN_$glb_clk
.sym 91709 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 91711 bf_stage2_1_3.twid_mult.multiplier_I.p[8]
.sym 91712 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91713 bf_stage2_1_3.twid_mult.multiplier_I.p[14]
.sym 91715 bf_stage2_1_3.twid_mult.multiplier_I.p[7]
.sym 91716 bf_stage2_1_3.twid_mult.multiplier_I.p[13]
.sym 91717 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91726 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 91732 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 91751 bf_stage3_6_7.twid_mult.multiplier_R.p[11]
.sym 91752 bf_stage3_6_7.twid_mult.multiplier_R.p[13]
.sym 91754 bf_stage3_6_7.twid_mult.multiplier_R.t[14]
.sym 91756 bf_stage3_6_7.twid_mult.multiplier_R.t[13]
.sym 91759 bf_stage3_6_7.twid_mult.multiplier_R.t[11]
.sym 91762 bf_stage3_6_7.twid_mult.multiplier_R.p[14]
.sym 91763 bf_stage3_6_7.twid_mult.multiplier_R.t[12]
.sym 91764 bf_stage3_6_7.twid_mult.multiplier_R.p[12]
.sym 91769 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91770 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91771 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 91773 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91778 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 91782 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91784 bf_stage3_6_7.twid_mult.multiplier_R.p[11]
.sym 91785 bf_stage3_6_7.twid_mult.multiplier_R.t[11]
.sym 91787 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91790 bf_stage3_6_7.twid_mult.multiplier_R.t[13]
.sym 91791 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91792 bf_stage3_6_7.twid_mult.multiplier_R.p[13]
.sym 91796 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91798 bf_stage3_6_7.twid_mult.multiplier_R.p[12]
.sym 91799 bf_stage3_6_7.twid_mult.multiplier_R.t[12]
.sym 91803 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91804 bf_stage3_6_7.twid_mult.multiplier_R.t[14]
.sym 91805 bf_stage3_6_7.twid_mult.multiplier_R.p[14]
.sym 91814 bf_stage3_6_7.twid_mult.multiplier_R.t[12]
.sym 91815 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91817 bf_stage3_6_7.twid_mult.multiplier_R.p[12]
.sym 91821 bf_stage3_6_7.twid_mult.multiplier_R.p[13]
.sym 91822 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91823 bf_stage3_6_7.twid_mult.multiplier_R.t[13]
.sym 91826 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91827 bf_stage3_6_7.twid_mult.multiplier_R.p[11]
.sym 91828 bf_stage3_6_7.twid_mult.multiplier_R.t[11]
.sym 91830 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 91831 CLK$SB_IO_IN_$glb_clk
.sym 91832 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 91833 bf_stage2_1_3.twid_mult.multiplier_I.t[13]
.sym 91834 bf_stage2_1_3.twid_mult.multiplier_I.t[8]
.sym 91835 bf_stage2_1_3.twid_mult.multiplier_I.t[12]
.sym 91836 bf_stage2_1_3.twid_mult.multiplier_I.t[11]
.sym 91837 bf_stage2_1_3.twid_mult.multiplier_I.t[14]
.sym 91838 bf_stage2_1_3.twid_mult.multiplier_I.t[9]
.sym 91839 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91840 bf_stage2_1_3.twid_mult.multiplier_I.t[10]
.sym 91846 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 91847 stage_1_valid
.sym 91853 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 91855 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 91857 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91863 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 91867 bf_stage2_1_3.twid_mult.multiplier_I.p[9]
.sym 91878 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 91885 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 91900 $PACKER_GND_NET
.sym 91925 $PACKER_GND_NET
.sym 91953 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 91954 CLK$SB_IO_IN_$glb_clk
.sym 91955 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 91956 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91957 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91959 bf_stage2_1_3.twid_mult.multiplier_I.p[9]
.sym 91960 bf_stage2_1_3.twid_mult.multiplier_I.p[10]
.sym 91961 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 91962 bf_stage2_1_3.twid_mult.multiplier_I.p[11]
.sym 91963 bf_stage2_1_3.twid_mult.multiplier_I.p[12]
.sym 91986 $PACKER_GND_NET
.sym 91990 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 91999 bf_stage2_1_3.twid_mult.multiplier_R.t[9]
.sym 92001 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 92008 bf_stage2_1_3.twid_mult.multiplier_R.t[8]
.sym 92021 bf_stage2_1_3.twid_mult.multiplier_R.t[10]
.sym 92023 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 92024 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 92030 bf_stage2_1_3.twid_mult.multiplier_R.t[9]
.sym 92042 bf_stage2_1_3.twid_mult.multiplier_R.t[8]
.sym 92050 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 92057 bf_stage2_1_3.twid_mult.multiplier_R.t[10]
.sym 92076 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 92077 CLK$SB_IO_IN_$glb_clk
.sym 92078 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 92079 bf_stage2_1_3.twid_mult.multiplier_R.p[7]
.sym 92080 bf_stage2_1_3.twid_mult.multiplier_R.p[8]
.sym 92081 bf_stage2_1_3.twid_mult.multiplier_R.p[14]
.sym 92082 bf_stage2_1_3.twid_mult.multiplier_R.p[13]
.sym 92083 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 92084 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 92085 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 92086 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 92091 bf_stage2_1_3.twid_mult.multiplier_R.t[10]
.sym 92092 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 92097 bf_stage2_1_3.twid_mult.multiplier_R.t[9]
.sym 92099 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 92101 bf_stage2_1_3.twid_mult.multiplier_R.t[11]
.sym 92122 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 92127 bf_stage2_1_3.twid_mult.multiplier_R.t[7]
.sym 92128 bf_stage2_1_3.twid_mult.multiplier_R.t[13]
.sym 92129 stage_1_valid
.sym 92132 bf_stage2_1_3.twid_mult.multiplier_R.t[11]
.sym 92140 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 92142 bf_stage2_1_3.twid_mult.multiplier_R.t[12]
.sym 92144 bf_stage2_1_3.twid_mult.multiplier_R.state[0]
.sym 92146 $PACKER_GND_NET
.sym 92153 bf_stage2_1_3.twid_mult.multiplier_R.t[12]
.sym 92159 bf_stage2_1_3.twid_mult.multiplier_R.t[13]
.sym 92173 bf_stage2_1_3.twid_mult.multiplier_R.t[7]
.sym 92178 bf_stage2_1_3.twid_mult.multiplier_R.state[0]
.sym 92184 stage_1_valid
.sym 92185 bf_stage2_1_3.twid_mult.multiplier_R.state[0]
.sym 92190 bf_stage2_1_3.twid_mult.multiplier_R.t[11]
.sym 92197 $PACKER_GND_NET
.sym 92199 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 92200 CLK$SB_IO_IN_$glb_clk
.sym 92201 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 92202 bf_stage2_1_3.twid_mult.multiplier_R.state[0]
.sym 92203 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 92204 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 92210 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 92216 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 92233 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 92247 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 92254 bf_stage2_1_3.twid_mult.multiplier_R.count[3]
.sym 92260 bf_stage2_1_3.twid_mult.multiplier_R.count[1]
.sym 92261 bf_stage2_1_3.twid_mult.multiplier_R.count[2]
.sym 92265 bf_stage2_1_3.twid_mult.multiplier_R.count[0]
.sym 92267 bf_stage2_1_3.twid_mult.multiplier_R.state[0]
.sym 92270 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 92271 bf_stage2_1_3.twid_mult.multiplier_R.count[4]
.sym 92274 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I3[2]
.sym 92275 $nextpnr_ICESTORM_LC_60$O
.sym 92278 bf_stage2_1_3.twid_mult.multiplier_R.count[0]
.sym 92281 bf_stage2_1_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 92284 bf_stage2_1_3.twid_mult.multiplier_R.count[1]
.sym 92285 bf_stage2_1_3.twid_mult.multiplier_R.count[0]
.sym 92287 bf_stage2_1_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 92290 bf_stage2_1_3.twid_mult.multiplier_R.count[2]
.sym 92291 bf_stage2_1_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 92293 bf_stage2_1_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 92295 bf_stage2_1_3.twid_mult.multiplier_R.count[3]
.sym 92297 bf_stage2_1_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 92301 bf_stage2_1_3.twid_mult.multiplier_R.count[4]
.sym 92303 bf_stage2_1_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 92306 bf_stage2_1_3.twid_mult.multiplier_R.state[0]
.sym 92307 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I3[2]
.sym 92309 bf_stage2_1_3.twid_mult.multiplier_R.count[0]
.sym 92314 bf_stage2_1_3.twid_mult.multiplier_R.count[0]
.sym 92318 bf_stage2_1_3.twid_mult.multiplier_R.count[4]
.sym 92319 bf_stage2_1_3.twid_mult.multiplier_R.count[3]
.sym 92320 bf_stage2_1_3.twid_mult.multiplier_R.count[1]
.sym 92321 bf_stage2_1_3.twid_mult.multiplier_R.count[2]
.sym 92322 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 92323 CLK$SB_IO_IN_$glb_clk
.sym 92324 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 92478 $PACKER_GND_NET
.sym 92970 $PACKER_GND_NET
.sym 93166 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 93167 spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 93180 $PACKER_VCC_NET
.sym 93187 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 93209 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 93220 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 93234 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 93235 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 93244 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 93250 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 93256 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 93264 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 93275 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 93276 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 93285 CLK$SB_IO_IN_$glb_clk
.sym 93286 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 93291 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 93302 bf_stage2_1_3.twid_mult.multiplier_R.p[7]
.sym 93338 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 93345 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 93370 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 93372 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 93373 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 93375 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 93379 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 93388 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 93390 w_tx_ready
.sym 93394 stage_1_valid
.sym 93396 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 93408 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 93414 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 93415 w_tx_ready
.sym 93416 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 93425 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 93443 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 93444 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 93445 stage_1_valid
.sym 93447 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 93448 CLK$SB_IO_IN_$glb_clk
.sym 93460 bf_stage2_1_3.twid_mult.multiplier_R.p[8]
.sym 93461 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 93467 PIN_15$SB_IO_OUT
.sym 93493 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 93494 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 93495 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 93496 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 93504 w_tx_ready
.sym 93505 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 93517 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 93520 $PACKER_VCC_NET
.sym 93522 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 93523 $nextpnr_ICESTORM_LC_20$O
.sym 93526 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 93529 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 93531 $PACKER_VCC_NET
.sym 93532 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 93535 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 93537 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 93538 $PACKER_VCC_NET
.sym 93539 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 93541 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 93543 $PACKER_VCC_NET
.sym 93544 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 93545 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 93548 $PACKER_VCC_NET
.sym 93550 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 93551 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 93557 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 93560 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 93561 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 93562 $PACKER_VCC_NET
.sym 93568 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 93570 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 93571 CLK$SB_IO_IN_$glb_clk
.sym 93572 w_tx_ready
.sym 93584 bf_stage2_1_3.twid_mult.multiplier_R.p[14]
.sym 93597 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 93621 start_tx_SB_LUT4_I3_O_SB_DFFNE_D_E
.sym 93667 start_tx_SB_LUT4_I3_O_SB_DFFNE_D_E
.sym 93697 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 93698 count_wait[0]
.sym 93706 bf_stage2_1_3.twid_mult.multiplier_R.p[13]
.sym 93721 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 93724 stage_1_valid
.sym 93740 count_wait[3]
.sym 93741 count_wait[4]
.sym 93744 count_wait[7]
.sym 93746 count_wait[1]
.sym 93747 count_wait[2]
.sym 93748 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 93750 count_wait[5]
.sym 93751 count_wait[6]
.sym 93754 $PACKER_VCC_NET
.sym 93755 count_wait[0]
.sym 93762 $PACKER_VCC_NET
.sym 93763 count_wait[0]
.sym 93766 start_tx_SB_DFFE_Q_E
.sym 93769 $nextpnr_ICESTORM_LC_57$O
.sym 93771 count_wait[0]
.sym 93775 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 93777 count_wait[1]
.sym 93778 $PACKER_VCC_NET
.sym 93779 count_wait[0]
.sym 93781 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 93783 count_wait[2]
.sym 93784 $PACKER_VCC_NET
.sym 93785 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 93787 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 93789 $PACKER_VCC_NET
.sym 93790 count_wait[3]
.sym 93791 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 93793 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 93795 $PACKER_VCC_NET
.sym 93796 count_wait[4]
.sym 93797 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 93799 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 93801 count_wait[5]
.sym 93802 $PACKER_VCC_NET
.sym 93803 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 93805 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 93807 count_wait[6]
.sym 93808 $PACKER_VCC_NET
.sym 93809 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 93812 count_wait[7]
.sym 93813 $PACKER_VCC_NET
.sym 93815 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 93816 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 93817 CLK$SB_IO_IN_$glb_clk
.sym 93818 start_tx_SB_DFFE_Q_E
.sym 93860 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 93861 count_wait[1]
.sym 93864 bf_stage2_1_3.twid_mult.multiplier_Z.state[0]
.sym 93865 count_wait[5]
.sym 93867 count_wait[7]
.sym 93874 count_wait[6]
.sym 93876 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 93882 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 93884 stage_1_valid
.sym 93887 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 93895 bf_stage2_1_3.twid_mult.multiplier_Z.state[0]
.sym 93899 count_wait[7]
.sym 93908 count_wait[6]
.sym 93913 count_wait[5]
.sym 93919 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 93925 count_wait[1]
.sym 93931 bf_stage2_1_3.twid_mult.multiplier_Z.state[0]
.sym 93932 stage_1_valid
.sym 93936 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 93938 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 93939 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 93940 CLK$SB_IO_IN_$glb_clk
.sym 93945 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 93954 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 93957 PIN_16_SB_LUT4_O_I3[0]
.sym 93984 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 93985 bf_stage2_1_3.twid_mult.multiplier_Z.t[4]
.sym 93988 bf_stage2_1_3.twid_mult.multiplier_Z.p[2]
.sym 93992 bf_stage2_1_3.twid_mult.multiplier_Z.t[1]
.sym 93995 bf_stage2_1_3.twid_mult.multiplier_Z.t[2]
.sym 93996 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 93998 bf_stage2_1_3.twid_mult.multiplier_Z.t[3]
.sym 93999 bf_stage2_1_3.twid_mult.multiplier_Z.p[1]
.sym 94002 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94009 bf_stage2_1_3.twid_mult.multiplier_Z.p[3]
.sym 94010 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 94013 bf_stage2_1_3.twid_mult.multiplier_Z.p[4]
.sym 94016 bf_stage2_1_3.twid_mult.multiplier_Z.p[1]
.sym 94018 bf_stage2_1_3.twid_mult.multiplier_Z.t[1]
.sym 94022 bf_stage2_1_3.twid_mult.multiplier_Z.p[2]
.sym 94023 bf_stage2_1_3.twid_mult.multiplier_Z.p[1]
.sym 94024 bf_stage2_1_3.twid_mult.multiplier_Z.t[2]
.sym 94025 bf_stage2_1_3.twid_mult.multiplier_Z.t[1]
.sym 94028 bf_stage2_1_3.twid_mult.multiplier_Z.t[3]
.sym 94029 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94031 bf_stage2_1_3.twid_mult.multiplier_Z.p[3]
.sym 94034 bf_stage2_1_3.twid_mult.multiplier_Z.p[3]
.sym 94035 bf_stage2_1_3.twid_mult.multiplier_Z.t[3]
.sym 94036 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94046 bf_stage2_1_3.twid_mult.multiplier_Z.p[2]
.sym 94047 bf_stage2_1_3.twid_mult.multiplier_Z.t[1]
.sym 94048 bf_stage2_1_3.twid_mult.multiplier_Z.t[2]
.sym 94049 bf_stage2_1_3.twid_mult.multiplier_Z.p[1]
.sym 94052 bf_stage2_1_3.twid_mult.multiplier_Z.t[4]
.sym 94053 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94055 bf_stage2_1_3.twid_mult.multiplier_Z.p[4]
.sym 94062 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 94063 CLK$SB_IO_IN_$glb_clk
.sym 94064 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 94089 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 94108 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 94109 bf_stage2_1_3.twid_mult.multiplier_Z.t[12]
.sym 94110 bf_stage2_1_3.twid_mult.multiplier_Z.t[13]
.sym 94111 bf_stage2_1_3.twid_mult.multiplier_Z.t[10]
.sym 94112 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94113 bf_stage2_1_3.twid_mult.multiplier_Z.p[11]
.sym 94114 bf_stage2_1_3.twid_mult.multiplier_Z.t[14]
.sym 94115 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94116 bf_stage2_1_3.twid_mult.multiplier_Z.t[11]
.sym 94117 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94118 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94119 bf_stage2_1_3.twid_mult.multiplier_Z.p[14]
.sym 94120 bf_stage2_1_3.twid_mult.multiplier_Z.p[4]
.sym 94122 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94124 bf_stage2_1_3.twid_mult.multiplier_Z.p[12]
.sym 94125 bf_stage2_1_3.twid_mult.multiplier_Z.p[13]
.sym 94126 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 94128 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94130 bf_stage2_1_3.twid_mult.multiplier_Z.p[10]
.sym 94132 bf_stage2_1_3.twid_mult.multiplier_Z.t[4]
.sym 94139 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94140 bf_stage2_1_3.twid_mult.multiplier_Z.t[10]
.sym 94142 bf_stage2_1_3.twid_mult.multiplier_Z.p[10]
.sym 94145 bf_stage2_1_3.twid_mult.multiplier_Z.p[4]
.sym 94147 bf_stage2_1_3.twid_mult.multiplier_Z.t[4]
.sym 94148 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94151 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94152 bf_stage2_1_3.twid_mult.multiplier_Z.t[12]
.sym 94153 bf_stage2_1_3.twid_mult.multiplier_Z.p[12]
.sym 94158 bf_stage2_1_3.twid_mult.multiplier_Z.t[13]
.sym 94159 bf_stage2_1_3.twid_mult.multiplier_Z.p[13]
.sym 94160 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94163 bf_stage2_1_3.twid_mult.multiplier_Z.t[13]
.sym 94165 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94166 bf_stage2_1_3.twid_mult.multiplier_Z.p[13]
.sym 94169 bf_stage2_1_3.twid_mult.multiplier_Z.t[14]
.sym 94170 bf_stage2_1_3.twid_mult.multiplier_Z.p[14]
.sym 94171 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94175 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94177 bf_stage2_1_3.twid_mult.multiplier_Z.p[12]
.sym 94178 bf_stage2_1_3.twid_mult.multiplier_Z.t[12]
.sym 94181 bf_stage2_1_3.twid_mult.multiplier_Z.t[11]
.sym 94183 bf_stage2_1_3.twid_mult.multiplier_Z.p[11]
.sym 94184 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94185 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 94186 CLK$SB_IO_IN_$glb_clk
.sym 94187 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 94202 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 94229 bf_stage2_1_3.twid_mult.multiplier_Z.p[6]
.sym 94230 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94231 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94232 bf_stage2_1_3.twid_mult.multiplier_Z.p[7]
.sym 94234 bf_stage2_1_3.twid_mult.multiplier_Z.p[5]
.sym 94235 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94238 bf_stage2_1_3.twid_mult.multiplier_Z.t[7]
.sym 94239 bf_stage2_1_3.twid_mult.multiplier_Z.t[8]
.sym 94240 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 94242 bf_stage2_1_3.twid_mult.multiplier_Z.t[9]
.sym 94243 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94244 bf_stage2_1_3.twid_mult.multiplier_Z.t[6]
.sym 94246 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94249 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 94252 bf_stage2_1_3.twid_mult.multiplier_Z.p[8]
.sym 94257 bf_stage2_1_3.twid_mult.multiplier_Z.p[9]
.sym 94260 bf_stage2_1_3.twid_mult.multiplier_Z.t[5]
.sym 94262 bf_stage2_1_3.twid_mult.multiplier_Z.p[6]
.sym 94264 bf_stage2_1_3.twid_mult.multiplier_Z.t[6]
.sym 94265 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94268 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94270 bf_stage2_1_3.twid_mult.multiplier_Z.p[5]
.sym 94271 bf_stage2_1_3.twid_mult.multiplier_Z.t[5]
.sym 94274 bf_stage2_1_3.twid_mult.multiplier_Z.t[7]
.sym 94276 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94277 bf_stage2_1_3.twid_mult.multiplier_Z.p[7]
.sym 94280 bf_stage2_1_3.twid_mult.multiplier_Z.p[7]
.sym 94281 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94283 bf_stage2_1_3.twid_mult.multiplier_Z.t[7]
.sym 94287 bf_stage2_1_3.twid_mult.multiplier_Z.p[9]
.sym 94288 bf_stage2_1_3.twid_mult.multiplier_Z.t[9]
.sym 94289 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94292 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94293 bf_stage2_1_3.twid_mult.multiplier_Z.t[5]
.sym 94294 bf_stage2_1_3.twid_mult.multiplier_Z.p[5]
.sym 94298 bf_stage2_1_3.twid_mult.multiplier_Z.t[6]
.sym 94300 bf_stage2_1_3.twid_mult.multiplier_Z.p[6]
.sym 94301 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94304 bf_stage2_1_3.twid_mult.multiplier_Z.p[8]
.sym 94306 bf_stage2_1_3.twid_mult.multiplier_Z.t[8]
.sym 94307 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 94308 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 94309 CLK$SB_IO_IN_$glb_clk
.sym 94310 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 94328 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 94342 bf_stage2_1_3.twid_mult.multiplier_R.p[9]
.sym 94612 bf_stage2_1_3.twid_mult.multiplier_R.p[9]
.sym 94616 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 94617 bf_stage2_1_3.twid_mult.multiplier_R.p[7]
.sym 94627 bf_stage2_1_3.twid_mult.multiplier_R.p[8]
.sym 94646 bf_stage2_1_3.twid_mult.multiplier_R.p[9]
.sym 94652 bf_stage2_1_3.twid_mult.multiplier_R.p[8]
.sym 94661 bf_stage2_1_3.twid_mult.multiplier_R.p[7]
.sym 94677 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 94678 CLK$SB_IO_IN_$glb_clk
.sym 94689 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 94732 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 94750 bf_stage2_1_3.twid_mult.multiplier_R.p[11]
.sym 94752 bf_stage2_1_3.twid_mult.multiplier_R.p[10]
.sym 94763 bf_stage2_1_3.twid_mult.multiplier_R.p[11]
.sym 94778 bf_stage2_1_3.twid_mult.multiplier_R.p[10]
.sym 94800 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 94801 CLK$SB_IO_IN_$glb_clk
.sym 94814 bf_stage2_1_3.twid_mult.multiplier_R.p[7]
.sym 94834 bf_stage2_1_3.twid_mult.multiplier_R.p[9]
.sym 94836 bf_stage2_1_3.twid_mult.multiplier_R.p[11]
.sym 94838 bf_stage2_1_3.twid_mult.multiplier_R.p[10]
.sym 94846 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 94865 bf_stage2_1_3.twid_mult.multiplier_R.p[12]
.sym 94871 bf_stage2_1_3.twid_mult.multiplier_R.p[14]
.sym 94873 bf_stage2_1_3.twid_mult.multiplier_R.p[13]
.sym 94889 bf_stage2_1_3.twid_mult.multiplier_R.p[14]
.sym 94902 bf_stage2_1_3.twid_mult.multiplier_R.p[12]
.sym 94910 bf_stage2_1_3.twid_mult.multiplier_R.p[13]
.sym 94923 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 94924 CLK$SB_IO_IN_$glb_clk
.sym 94936 bf_stage2_1_3.twid_mult.multiplier_R.p[8]
.sym 94937 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 94942 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 94951 bf_stage2_1_3.twid_mult.multiplier_R.p[12]
.sym 94953 bf_stage2_1_3.twid_mult.multiplier_I.p[12]
.sym 95060 bf_stage2_1_3.twid_mult.multiplier_R.p[14]
.sym 95076 bf_stage2_1_3.twid_mult.multiplier_I.p[7]
.sym 95079 bf_stage2_1_3.twid_mult.multiplier_I.p[14]
.sym 95083 bf_stage2_1_3.twid_mult.multiplier_I.p[8]
.sym 95092 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 95094 bf_stage3_2_3.twid_mult.multiplier_R.t[9]
.sym 95098 bf_stage3_2_3.twid_mult.multiplier_R.t[10]
.sym 95102 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95103 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 95104 bf_stage3_2_3.twid_mult.multiplier_R.p[9]
.sym 95108 bf_stage3_2_3.twid_mult.multiplier_R.p[10]
.sym 95116 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95124 bf_stage3_2_3.twid_mult.multiplier_R.t[10]
.sym 95125 bf_stage3_2_3.twid_mult.multiplier_R.p[10]
.sym 95126 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95136 bf_stage3_2_3.twid_mult.multiplier_R.t[10]
.sym 95137 bf_stage3_2_3.twid_mult.multiplier_R.p[10]
.sym 95138 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95148 bf_stage3_2_3.twid_mult.multiplier_R.p[9]
.sym 95149 bf_stage3_2_3.twid_mult.multiplier_R.t[9]
.sym 95150 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95160 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95161 bf_stage3_2_3.twid_mult.multiplier_R.t[9]
.sym 95162 bf_stage3_2_3.twid_mult.multiplier_R.p[9]
.sym 95169 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 95170 CLK$SB_IO_IN_$glb_clk
.sym 95171 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 95182 bf_stage2_1_3.twid_mult.multiplier_R.p[13]
.sym 95191 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 95214 bf_stage3_2_3.twid_mult.multiplier_R.t[13]
.sym 95215 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 95216 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95218 bf_stage3_2_3.twid_mult.multiplier_R.p[13]
.sym 95219 bf_stage3_2_3.twid_mult.multiplier_R.t[14]
.sym 95221 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95222 bf_stage3_2_3.twid_mult.multiplier_R.p[11]
.sym 95223 bf_stage3_2_3.twid_mult.multiplier_R.t[12]
.sym 95226 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 95227 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95233 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95235 bf_stage3_2_3.twid_mult.multiplier_R.t[11]
.sym 95237 bf_stage3_2_3.twid_mult.multiplier_R.p[14]
.sym 95244 bf_stage3_2_3.twid_mult.multiplier_R.p[12]
.sym 95246 bf_stage3_2_3.twid_mult.multiplier_R.t[14]
.sym 95247 bf_stage3_2_3.twid_mult.multiplier_R.p[14]
.sym 95249 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95253 bf_stage3_2_3.twid_mult.multiplier_R.t[11]
.sym 95254 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95255 bf_stage3_2_3.twid_mult.multiplier_R.p[11]
.sym 95264 bf_stage3_2_3.twid_mult.multiplier_R.p[13]
.sym 95266 bf_stage3_2_3.twid_mult.multiplier_R.t[13]
.sym 95267 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95271 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95272 bf_stage3_2_3.twid_mult.multiplier_R.p[12]
.sym 95273 bf_stage3_2_3.twid_mult.multiplier_R.t[12]
.sym 95276 bf_stage3_2_3.twid_mult.multiplier_R.t[13]
.sym 95277 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95278 bf_stage3_2_3.twid_mult.multiplier_R.p[13]
.sym 95282 bf_stage3_2_3.twid_mult.multiplier_R.p[11]
.sym 95283 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95284 bf_stage3_2_3.twid_mult.multiplier_R.t[11]
.sym 95288 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95290 bf_stage3_2_3.twid_mult.multiplier_R.t[12]
.sym 95291 bf_stage3_2_3.twid_mult.multiplier_R.p[12]
.sym 95292 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I1_O
.sym 95293 CLK$SB_IO_IN_$glb_clk
.sym 95294 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 95326 bf_stage2_1_3.twid_mult.multiplier_R.p[9]
.sym 95338 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 95340 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 95345 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95347 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95351 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95353 bf_stage3_6_7.twid_mult.multiplier_I.t[6]
.sym 95354 bf_stage3_6_7.twid_mult.multiplier_I.p[6]
.sym 95355 bf_stage3_6_7.twid_mult.multiplier_I.t[8]
.sym 95358 bf_stage3_6_7.twid_mult.multiplier_I.p[8]
.sym 95360 bf_stage3_6_7.twid_mult.multiplier_I.p[7]
.sym 95366 bf_stage3_6_7.twid_mult.multiplier_I.t[7]
.sym 95370 bf_stage3_6_7.twid_mult.multiplier_I.t[7]
.sym 95371 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95372 bf_stage3_6_7.twid_mult.multiplier_I.p[7]
.sym 95375 bf_stage3_6_7.twid_mult.multiplier_I.t[6]
.sym 95376 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95378 bf_stage3_6_7.twid_mult.multiplier_I.p[6]
.sym 95381 bf_stage3_6_7.twid_mult.multiplier_I.p[6]
.sym 95382 bf_stage3_6_7.twid_mult.multiplier_I.t[6]
.sym 95383 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95387 bf_stage3_6_7.twid_mult.multiplier_I.t[7]
.sym 95389 bf_stage3_6_7.twid_mult.multiplier_I.p[7]
.sym 95390 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95405 bf_stage3_6_7.twid_mult.multiplier_I.p[8]
.sym 95406 bf_stage3_6_7.twid_mult.multiplier_I.t[8]
.sym 95407 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95411 bf_stage3_6_7.twid_mult.multiplier_I.t[8]
.sym 95412 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95414 bf_stage3_6_7.twid_mult.multiplier_I.p[8]
.sym 95415 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 95416 CLK$SB_IO_IN_$glb_clk
.sym 95417 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 95444 stage_1_valid
.sym 95445 bf_stage2_1_3.twid_mult.multiplier_I.p[12]
.sym 95447 bf_stage2_1_3.twid_mult.multiplier_R.p[12]
.sym 95459 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95461 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95464 bf_stage3_6_7.twid_mult.multiplier_I.p[5]
.sym 95465 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95467 bf_stage3_6_7.twid_mult.multiplier_I.p[13]
.sym 95469 bf_stage3_6_7.twid_mult.multiplier_I.t[5]
.sym 95471 bf_stage3_6_7.twid_mult.multiplier_I.t[9]
.sym 95474 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95476 bf_stage3_6_7.twid_mult.multiplier_I.p[14]
.sym 95479 bf_stage3_6_7.twid_mult.multiplier_I.t[13]
.sym 95486 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 95487 bf_stage3_6_7.twid_mult.multiplier_I.p[9]
.sym 95488 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 95489 bf_stage3_6_7.twid_mult.multiplier_I.t[14]
.sym 95492 bf_stage3_6_7.twid_mult.multiplier_I.t[13]
.sym 95494 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95495 bf_stage3_6_7.twid_mult.multiplier_I.p[13]
.sym 95498 bf_stage3_6_7.twid_mult.multiplier_I.t[14]
.sym 95499 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95500 bf_stage3_6_7.twid_mult.multiplier_I.p[14]
.sym 95504 bf_stage3_6_7.twid_mult.multiplier_I.t[13]
.sym 95506 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95507 bf_stage3_6_7.twid_mult.multiplier_I.p[13]
.sym 95517 bf_stage3_6_7.twid_mult.multiplier_I.t[9]
.sym 95518 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95519 bf_stage3_6_7.twid_mult.multiplier_I.p[9]
.sym 95522 bf_stage3_6_7.twid_mult.multiplier_I.p[5]
.sym 95523 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95524 bf_stage3_6_7.twid_mult.multiplier_I.t[5]
.sym 95529 bf_stage3_6_7.twid_mult.multiplier_I.p[9]
.sym 95530 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95531 bf_stage3_6_7.twid_mult.multiplier_I.t[9]
.sym 95534 bf_stage3_6_7.twid_mult.multiplier_I.t[5]
.sym 95535 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95536 bf_stage3_6_7.twid_mult.multiplier_I.p[5]
.sym 95538 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 95539 CLK$SB_IO_IN_$glb_clk
.sym 95540 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 95567 bf_stage2_1_3.twid_mult.multiplier_I.p[8]
.sym 95571 bf_stage2_1_3.twid_mult.multiplier_I.p[14]
.sym 95572 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 95575 bf_stage2_1_3.twid_mult.multiplier_I.p[7]
.sym 95583 bf_stage3_6_7.twid_mult.multiplier_I.p[11]
.sym 95584 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 95587 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95589 bf_stage3_6_7.twid_mult.multiplier_I.p[12]
.sym 95591 bf_stage3_6_7.twid_mult.multiplier_I.t[11]
.sym 95595 bf_stage3_6_7.twid_mult.multiplier_I.t[12]
.sym 95596 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95597 bf_stage3_6_7.twid_mult.multiplier_I.t[10]
.sym 95599 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 95602 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 95609 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95610 bf_stage3_6_7.twid_mult.multiplier_I.p[10]
.sym 95621 bf_stage3_6_7.twid_mult.multiplier_I.p[11]
.sym 95622 bf_stage3_6_7.twid_mult.multiplier_I.t[11]
.sym 95624 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95628 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 95633 bf_stage3_6_7.twid_mult.multiplier_I.p[10]
.sym 95634 bf_stage3_6_7.twid_mult.multiplier_I.t[10]
.sym 95635 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95639 bf_stage3_6_7.twid_mult.multiplier_I.t[10]
.sym 95640 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95642 bf_stage3_6_7.twid_mult.multiplier_I.p[10]
.sym 95645 bf_stage3_6_7.twid_mult.multiplier_I.p[11]
.sym 95646 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95648 bf_stage3_6_7.twid_mult.multiplier_I.t[11]
.sym 95652 bf_stage3_6_7.twid_mult.multiplier_I.p[12]
.sym 95653 bf_stage3_6_7.twid_mult.multiplier_I.t[12]
.sym 95654 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95657 bf_stage3_6_7.twid_mult.multiplier_I.p[12]
.sym 95659 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95660 bf_stage3_6_7.twid_mult.multiplier_I.t[12]
.sym 95661 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 95662 CLK$SB_IO_IN_$glb_clk
.sym 95663 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 95680 bf_stage3_6_7.twid_mult.multiplier_I.p[11]
.sym 95688 stage_1_valid
.sym 95706 bf_stage3_6_7.twid_mult.multiplier_I.t[9]
.sym 95707 bf_stage3_6_7.twid_mult.multiplier_I.t[13]
.sym 95710 bf_stage3_6_7.twid_mult.multiplier_I.t[12]
.sym 95712 bf_stage3_6_7.twid_mult.multiplier_I.t[10]
.sym 95718 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 95730 bf_stage3_6_7.twid_mult.multiplier_I.t[11]
.sym 95732 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 95744 bf_stage3_6_7.twid_mult.multiplier_I.t[10]
.sym 95751 bf_stage3_6_7.twid_mult.multiplier_I.t[12]
.sym 95759 bf_stage3_6_7.twid_mult.multiplier_I.t[13]
.sym 95771 bf_stage3_6_7.twid_mult.multiplier_I.t[11]
.sym 95782 bf_stage3_6_7.twid_mult.multiplier_I.t[9]
.sym 95784 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 95785 CLK$SB_IO_IN_$glb_clk
.sym 95786 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 95821 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 95822 bf_stage2_1_3.twid_mult.multiplier_R.p[9]
.sym 95829 bf_stage2_1_3.twid_mult.multiplier_I.p[8]
.sym 95832 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 95834 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95836 bf_stage2_1_3.twid_mult.multiplier_I.t[13]
.sym 95837 bf_stage2_1_3.twid_mult.multiplier_I.t[8]
.sym 95840 bf_stage2_1_3.twid_mult.multiplier_I.t[14]
.sym 95841 bf_stage2_1_3.twid_mult.multiplier_I.p[7]
.sym 95846 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 95847 bf_stage2_1_3.twid_mult.multiplier_I.t[7]
.sym 95850 bf_stage2_1_3.twid_mult.multiplier_I.p[13]
.sym 95851 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95855 bf_stage2_1_3.twid_mult.multiplier_I.p[14]
.sym 95867 bf_stage2_1_3.twid_mult.multiplier_I.t[7]
.sym 95868 bf_stage2_1_3.twid_mult.multiplier_I.t[8]
.sym 95869 bf_stage2_1_3.twid_mult.multiplier_I.p[8]
.sym 95870 bf_stage2_1_3.twid_mult.multiplier_I.p[7]
.sym 95873 bf_stage2_1_3.twid_mult.multiplier_I.p[7]
.sym 95874 bf_stage2_1_3.twid_mult.multiplier_I.p[8]
.sym 95875 bf_stage2_1_3.twid_mult.multiplier_I.t[8]
.sym 95876 bf_stage2_1_3.twid_mult.multiplier_I.t[7]
.sym 95879 bf_stage2_1_3.twid_mult.multiplier_I.t[14]
.sym 95881 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95882 bf_stage2_1_3.twid_mult.multiplier_I.p[14]
.sym 95891 bf_stage2_1_3.twid_mult.multiplier_I.t[7]
.sym 95892 bf_stage2_1_3.twid_mult.multiplier_I.p[7]
.sym 95897 bf_stage2_1_3.twid_mult.multiplier_I.p[13]
.sym 95899 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95900 bf_stage2_1_3.twid_mult.multiplier_I.t[13]
.sym 95903 bf_stage2_1_3.twid_mult.multiplier_I.t[13]
.sym 95904 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95906 bf_stage2_1_3.twid_mult.multiplier_I.p[13]
.sym 95907 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 95908 CLK$SB_IO_IN_$glb_clk
.sym 95909 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 95935 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 95937 bf_stage2_1_3.twid_mult.multiplier_I.p[12]
.sym 95943 bf_stage2_1_3.twid_mult.multiplier_R.p[12]
.sym 95944 stage_1_valid
.sym 95951 bf_stage2_1_3.twid_mult.multiplier_I.t[13]
.sym 95954 bf_stage2_1_3.twid_mult.multiplier_I.t[7]
.sym 95956 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 95958 bf_stage2_1_3.twid_mult.multiplier_I.t[10]
.sym 95962 bf_stage2_1_3.twid_mult.multiplier_I.t[11]
.sym 95964 bf_stage2_1_3.twid_mult.multiplier_I.t[9]
.sym 95966 bf_stage2_1_3.twid_mult.multiplier_I.p[12]
.sym 95971 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 95976 bf_stage2_1_3.twid_mult.multiplier_I.t[8]
.sym 95977 bf_stage2_1_3.twid_mult.multiplier_I.t[12]
.sym 95978 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 95985 bf_stage2_1_3.twid_mult.multiplier_I.t[12]
.sym 95992 bf_stage2_1_3.twid_mult.multiplier_I.t[7]
.sym 95998 bf_stage2_1_3.twid_mult.multiplier_I.t[11]
.sym 96002 bf_stage2_1_3.twid_mult.multiplier_I.t[10]
.sym 96008 bf_stage2_1_3.twid_mult.multiplier_I.t[13]
.sym 96015 bf_stage2_1_3.twid_mult.multiplier_I.t[8]
.sym 96021 bf_stage2_1_3.twid_mult.multiplier_I.t[12]
.sym 96022 bf_stage2_1_3.twid_mult.multiplier_I.p[12]
.sym 96023 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96029 bf_stage2_1_3.twid_mult.multiplier_I.t[9]
.sym 96030 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 96031 CLK$SB_IO_IN_$glb_clk
.sym 96032 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 96033 bf_stage2_1_3.twid_mult.multiplier_R.p[11]
.sym 96035 bf_stage2_1_3.twid_mult.multiplier_R.p[10]
.sym 96036 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96037 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96038 bf_stage2_1_3.twid_mult.multiplier_R.p[9]
.sym 96039 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96074 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96076 bf_stage2_1_3.twid_mult.multiplier_I.t[12]
.sym 96077 bf_stage2_1_3.twid_mult.multiplier_I.t[11]
.sym 96078 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 96081 bf_stage2_1_3.twid_mult.multiplier_I.t[10]
.sym 96083 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96085 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 96086 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96087 bf_stage2_1_3.twid_mult.multiplier_I.t[9]
.sym 96094 bf_stage2_1_3.twid_mult.multiplier_I.p[10]
.sym 96095 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96101 bf_stage2_1_3.twid_mult.multiplier_I.p[9]
.sym 96104 bf_stage2_1_3.twid_mult.multiplier_I.p[11]
.sym 96105 bf_stage2_1_3.twid_mult.multiplier_I.p[12]
.sym 96107 bf_stage2_1_3.twid_mult.multiplier_I.p[10]
.sym 96108 bf_stage2_1_3.twid_mult.multiplier_I.t[10]
.sym 96109 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96114 bf_stage2_1_3.twid_mult.multiplier_I.t[9]
.sym 96115 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96116 bf_stage2_1_3.twid_mult.multiplier_I.p[9]
.sym 96126 bf_stage2_1_3.twid_mult.multiplier_I.p[9]
.sym 96127 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96128 bf_stage2_1_3.twid_mult.multiplier_I.t[9]
.sym 96131 bf_stage2_1_3.twid_mult.multiplier_I.p[10]
.sym 96132 bf_stage2_1_3.twid_mult.multiplier_I.t[10]
.sym 96133 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96137 bf_stage2_1_3.twid_mult.multiplier_I.t[11]
.sym 96138 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96139 bf_stage2_1_3.twid_mult.multiplier_I.p[11]
.sym 96143 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96144 bf_stage2_1_3.twid_mult.multiplier_I.t[11]
.sym 96146 bf_stage2_1_3.twid_mult.multiplier_I.p[11]
.sym 96150 bf_stage2_1_3.twid_mult.multiplier_I.p[12]
.sym 96151 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96152 bf_stage2_1_3.twid_mult.multiplier_I.t[12]
.sym 96153 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 96154 CLK$SB_IO_IN_$glb_clk
.sym 96155 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 96160 bf_stage2_1_3.twid_mult.multiplier_R.p[12]
.sym 96180 stage_1_valid
.sym 96197 bf_stage2_1_3.twid_mult.multiplier_R.t[13]
.sym 96199 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 96200 bf_stage2_1_3.twid_mult.multiplier_R.t[8]
.sym 96201 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 96204 bf_stage2_1_3.twid_mult.multiplier_R.t[7]
.sym 96205 bf_stage2_1_3.twid_mult.multiplier_R.state[0]
.sym 96206 bf_stage2_1_3.twid_mult.multiplier_R.t[14]
.sym 96208 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96211 bf_stage2_1_3.twid_mult.multiplier_R.t[12]
.sym 96212 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96213 bf_stage2_1_3.twid_mult.multiplier_R.p[7]
.sym 96216 stage_1_valid
.sym 96217 bf_stage2_1_3.twid_mult.multiplier_R.p[12]
.sym 96218 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96222 bf_stage2_1_3.twid_mult.multiplier_R.p[8]
.sym 96223 bf_stage2_1_3.twid_mult.multiplier_R.p[14]
.sym 96224 bf_stage2_1_3.twid_mult.multiplier_R.p[13]
.sym 96231 bf_stage2_1_3.twid_mult.multiplier_R.t[7]
.sym 96232 bf_stage2_1_3.twid_mult.multiplier_R.p[7]
.sym 96236 bf_stage2_1_3.twid_mult.multiplier_R.t[8]
.sym 96237 bf_stage2_1_3.twid_mult.multiplier_R.p[7]
.sym 96238 bf_stage2_1_3.twid_mult.multiplier_R.t[7]
.sym 96239 bf_stage2_1_3.twid_mult.multiplier_R.p[8]
.sym 96242 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96243 bf_stage2_1_3.twid_mult.multiplier_R.p[14]
.sym 96244 bf_stage2_1_3.twid_mult.multiplier_R.t[14]
.sym 96249 bf_stage2_1_3.twid_mult.multiplier_R.t[13]
.sym 96250 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96251 bf_stage2_1_3.twid_mult.multiplier_R.p[13]
.sym 96254 bf_stage2_1_3.twid_mult.multiplier_R.p[8]
.sym 96255 bf_stage2_1_3.twid_mult.multiplier_R.t[8]
.sym 96256 bf_stage2_1_3.twid_mult.multiplier_R.p[7]
.sym 96257 bf_stage2_1_3.twid_mult.multiplier_R.t[7]
.sym 96261 bf_stage2_1_3.twid_mult.multiplier_R.p[12]
.sym 96262 bf_stage2_1_3.twid_mult.multiplier_R.t[12]
.sym 96263 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96267 bf_stage2_1_3.twid_mult.multiplier_R.state[0]
.sym 96269 stage_1_valid
.sym 96272 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 96273 bf_stage2_1_3.twid_mult.multiplier_R.t[13]
.sym 96275 bf_stage2_1_3.twid_mult.multiplier_R.p[13]
.sym 96276 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 96277 CLK$SB_IO_IN_$glb_clk
.sym 96278 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 96295 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 96312 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 96322 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 96333 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 96334 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 96348 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 96354 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 96359 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 96360 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 96366 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 96399 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 96400 CLK$SB_IO_IN_$glb_clk
.sym 96418 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 96423 $PACKER_GND_NET
.sym 96558 $PACKER_GND_NET
.sym 96793 PIN_20$SB_IO_OUT
.sym 97051 $PACKER_GND_NET
.sym 97185 $PACKER_GND_NET
.sym 97196 $PACKER_GND_NET
.sym 97258 stage_1_valid
.sym 97300 spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 97310 spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 97313 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 97336 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 97340 spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 97361 spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 97362 CLK$SB_IO_IN_$glb_clk
.sym 97390 spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 97394 spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 97417 w_tx_ready
.sym 97471 w_tx_ready
.sym 97481 w_tx_ready
.sym 97525 CLK$SB_IO_IN_$glb_clk
.sym 97681 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 97816 count_wait[0]
.sym 97825 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 97834 start_tx_SB_DFFE_Q_E
.sym 97839 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 97854 count_wait[0]
.sym 97861 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 97893 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 97894 CLK$SB_IO_IN_$glb_clk
.sym 97895 start_tx_SB_DFFE_Q_E
.sym 97911 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 98083 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 98113 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 98521 stage_1_valid
.sym 98768 bf_stage2_1_3.twid_mult.multiplier_R.p[11]
.sym 99014 bf_stage2_1_3.twid_mult.multiplier_R.p[10]
.sym 100022 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 100153 bf_stage2_1_3.twid_mult.multiplier_R.p[10]
.sym 100155 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 100156 bf_stage2_1_3.twid_mult.multiplier_R.p[9]
.sym 100159 bf_stage2_1_3.twid_mult.multiplier_R.p[11]
.sym 100162 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 100164 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 100165 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 100167 bf_stage2_1_3.twid_mult.multiplier_R.t[11]
.sym 100171 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 100175 bf_stage2_1_3.twid_mult.multiplier_R.t[10]
.sym 100179 bf_stage2_1_3.twid_mult.multiplier_R.t[9]
.sym 100185 bf_stage2_1_3.twid_mult.multiplier_R.p[11]
.sym 100186 bf_stage2_1_3.twid_mult.multiplier_R.t[11]
.sym 100187 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 100196 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 100198 bf_stage2_1_3.twid_mult.multiplier_R.p[10]
.sym 100199 bf_stage2_1_3.twid_mult.multiplier_R.t[10]
.sym 100202 bf_stage2_1_3.twid_mult.multiplier_R.p[11]
.sym 100203 bf_stage2_1_3.twid_mult.multiplier_R.t[11]
.sym 100204 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 100208 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 100209 bf_stage2_1_3.twid_mult.multiplier_R.p[9]
.sym 100211 bf_stage2_1_3.twid_mult.multiplier_R.t[9]
.sym 100214 bf_stage2_1_3.twid_mult.multiplier_R.t[9]
.sym 100216 bf_stage2_1_3.twid_mult.multiplier_R.p[9]
.sym 100217 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 100220 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 100222 bf_stage2_1_3.twid_mult.multiplier_R.p[10]
.sym 100223 bf_stage2_1_3.twid_mult.multiplier_R.t[10]
.sym 100230 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 100231 CLK$SB_IO_IN_$glb_clk
.sym 100232 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 100277 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 100278 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 100286 bf_stage2_1_3.twid_mult.multiplier_R.p[12]
.sym 100292 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 100294 bf_stage2_1_3.twid_mult.multiplier_R.t[12]
.sym 100331 bf_stage2_1_3.twid_mult.multiplier_R.t[12]
.sym 100332 bf_stage2_1_3.twid_mult.multiplier_R.p[12]
.sym 100334 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 100353 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 100354 CLK$SB_IO_IN_$glb_clk
.sym 100355 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 100495 $PACKER_GND_NET
.sym 101262 $PACKER_GND_NET
.sym 101277 $PACKER_GND_NET
.sym 101323 PIN_14$SB_IO_OUT
.sym 102105 $PACKER_GND_NET
.sym 103882 $PACKER_GND_NET
.sym 104018 $PACKER_GND_NET
.sym 104019 $PACKER_GND_NET
.sym 104669 $PACKER_GND_NET
.sym 104685 $PACKER_GND_NET
.sym 104787 spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 104835 spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 104843 CLK$SB_IO_IN_$glb_clk
.sym 104878 PIN_14$SB_IO_OUT
.sym 105515 $PACKER_GND_NET
.sym 105522 PIN_16$SB_IO_OUT
.sym 105633 $PACKER_GND_NET
.sym 107109 $PACKER_GND_NET
.sym 107625 $PACKER_GND_NET
.sym 107974 $PACKER_GND_NET
.sym 107991 $PACKER_GND_NET
.sym 108476 PIN_20$SB_IO_OUT
.sym 108483 $PACKER_GND_NET
.sym 109102 PIN_15$SB_IO_OUT
.sym 109105 PIN_14$SB_IO_OUT
.sym 109454 PIN_16$SB_IO_OUT
.sym 109593 PIN_16_SB_LUT4_O_I3[0]
.sym 110698 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 111563 $PACKER_GND_NET
.sym 112820 $PACKER_GND_NET
.sym 112835 $PACKER_GND_NET
.sym 112845 PIN_20$SB_IO_OUT
.sym 113579 PIN_16_SB_LUT4_O_I3[0]
.sym 113608 PIN_16_SB_LUT4_O_I3[0]
.sym 116900 PIN_20$SB_IO_OUT
.sym 116918 PIN_20$SB_IO_OUT
.sym 117878 PIN_16$SB_IO_OUT
.sym 118489 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 120349 $PACKER_GND_NET
.sym 120841 $PACKER_GND_NET
.sym 121829 $PACKER_GND_NET
.sym 122321 PIN_16$SB_IO_OUT
.sym 125054 $PACKER_GND_NET
.sym 125067 $PACKER_GND_NET
.sym 125413 PIN_15$SB_IO_OUT
.sym 125416 PIN_14$SB_IO_OUT
.sym 127012 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 127865 $PACKER_GND_NET
.sym 134262 PIN_14$SB_IO_OUT
.sym 134275 PIN_14$SB_IO_OUT
.sym 134288 $PACKER_GND_NET
.sym 134290 PIN_15$SB_IO_OUT
.sym 134325 $PACKER_GND_NET
.sym 134332 $PACKER_GND_NET
.sym 134382 PIN_15$SB_IO_OUT
.sym 134402 PIN_15$SB_IO_OUT
.sym 134528 PIN_16$SB_IO_OUT
.sym 134590 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 134648 PIN_16$SB_IO_OUT
.sym 134680 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 134681 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 134694 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_O
.sym 134711 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 134712 PIN_16$SB_IO_OUT
.sym 134724 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 134734 PIN_16$SB_IO_OUT
.sym 134768 $PACKER_GND_NET
.sym 134834 $PACKER_GND_NET
.sym 134854 $PACKER_GND_NET
.sym 135175 bf_stage1_0_4.twid_mult.multiplier_R.count[0]
.sym 135180 bf_stage1_0_4.twid_mult.multiplier_R.count[1]
.sym 135181 bf_stage1_0_4.twid_mult.multiplier_R.count[0]
.sym 135184 bf_stage1_0_4.twid_mult.multiplier_R.count[2]
.sym 135185 bf_stage1_0_4.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135188 bf_stage1_0_4.twid_mult.multiplier_R.count[3]
.sym 135189 bf_stage1_0_4.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135192 bf_stage1_0_4.twid_mult.multiplier_R.count[4]
.sym 135193 bf_stage1_0_4.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135197 bf_stage1_0_4.twid_mult.multiplier_R.count[0]
.sym 135199 bf_stage1_0_4.twid_mult.multiplier_R.count[0]
.sym 135200 bf_stage1_0_4.twid_mult.multiplier_R.count[1]
.sym 135201 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 135203 bf_stage1_0_4.twid_mult.multiplier_R.count[2]
.sym 135204 bf_stage1_0_4.twid_mult.multiplier_R.count[3]
.sym 135205 bf_stage1_0_4.twid_mult.multiplier_R.count[4]
.sym 135207 bf_stage1_0_4.twid_mult.multiplier_I.count[0]
.sym 135212 bf_stage1_0_4.twid_mult.multiplier_I.count[1]
.sym 135213 bf_stage1_0_4.twid_mult.multiplier_I.count[0]
.sym 135216 bf_stage1_0_4.twid_mult.multiplier_I.count[2]
.sym 135217 bf_stage1_0_4.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135220 bf_stage1_0_4.twid_mult.multiplier_I.count[3]
.sym 135221 bf_stage1_0_4.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135224 bf_stage1_0_4.twid_mult.multiplier_I.count[4]
.sym 135225 bf_stage1_0_4.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135233 bf_stage1_0_4.twid_mult.multiplier_I.count[0]
.sym 135238 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 135239 PIN_1$SB_IO_OUT
.sym 135240 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O[2]
.sym 135241 bf_stage1_0_4.twid_mult.multiplier_I.count[2]
.sym 135242 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 135246 bf_stage1_0_4.twid_mult.multiplier_I.count[1]
.sym 135247 bf_stage1_0_4.twid_mult.multiplier_I.count[3]
.sym 135248 bf_stage1_0_4.twid_mult.multiplier_I.count[4]
.sym 135249 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 135259 bf_stage1_0_4.twid_mult.multiplier_I.count[0]
.sym 135260 bf_stage1_0_4.twid_mult.multiplier_I.count[2]
.sym 135261 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 135262 bf_stage1_0_4.twid_mult.multiplier_I.count[1]
.sym 135263 bf_stage1_0_4.twid_mult.multiplier_I.count[3]
.sym 135264 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 135265 bf_stage1_0_4.twid_mult.multiplier_I.count[4]
.sym 135270 bf_stage1_2_6.twid_mult.multiplier_Z.t[5]
.sym 135274 bf_stage1_2_6.twid_mult.multiplier_Z.t[8]
.sym 135278 bf_stage1_2_6.twid_mult.multiplier_Z.t[7]
.sym 135282 bf_stage1_2_6.twid_mult.multiplier_Z.t[10]
.sym 135286 bf_stage1_2_6.twid_mult.multiplier_Z.t[4]
.sym 135290 bf_stage1_2_6.twid_mult.multiplier_Z.t[6]
.sym 135294 bf_stage1_2_6.twid_mult.multiplier_Z.t[3]
.sym 135298 bf_stage1_2_6.twid_mult.multiplier_Z.t[9]
.sym 135303 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135304 bf_stage1_2_6.twid_mult.multiplier_Z.p[10]
.sym 135305 bf_stage1_2_6.twid_mult.multiplier_Z.t[10]
.sym 135307 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135308 bf_stage1_2_6.twid_mult.multiplier_Z.p[8]
.sym 135309 bf_stage1_2_6.twid_mult.multiplier_Z.t[8]
.sym 135311 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135312 bf_stage1_2_6.twid_mult.multiplier_Z.p[7]
.sym 135313 bf_stage1_2_6.twid_mult.multiplier_Z.t[7]
.sym 135315 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135316 bf_stage1_2_6.twid_mult.multiplier_Z.p[8]
.sym 135317 bf_stage1_2_6.twid_mult.multiplier_Z.t[8]
.sym 135319 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135320 bf_stage1_2_6.twid_mult.multiplier_Z.p[9]
.sym 135321 bf_stage1_2_6.twid_mult.multiplier_Z.t[9]
.sym 135323 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135324 bf_stage1_2_6.twid_mult.multiplier_Z.p[5]
.sym 135325 bf_stage1_2_6.twid_mult.multiplier_Z.t[5]
.sym 135327 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135328 bf_stage1_2_6.twid_mult.multiplier_Z.p[10]
.sym 135329 bf_stage1_2_6.twid_mult.multiplier_Z.t[10]
.sym 135331 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135332 bf_stage1_2_6.twid_mult.multiplier_Z.p[7]
.sym 135333 bf_stage1_2_6.twid_mult.multiplier_Z.t[7]
.sym 135335 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135336 bf_stage1_2_6.twid_mult.multiplier_Z.p[9]
.sym 135337 bf_stage1_2_6.twid_mult.multiplier_Z.t[9]
.sym 135347 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 135348 PIN_1$SB_IO_OUT
.sym 135349 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 135361 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 135362 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 135366 bf_stage1_2_6.twid_mult.multiplier_Z.p[1]
.sym 135370 bf_stage1_2_6.twid_mult.multiplier_Z.p[0]
.sym 135374 bf_stage1_2_6.twid_mult.multiplier_Z.p[5]
.sym 135378 bf_stage1_2_6.twid_mult.multiplier_Z.p[2]
.sym 135386 bf_stage1_2_6.twid_mult.multiplier_Z.p[3]
.sym 135394 bf_stage1_2_6.twid_mult.multiplier_Z.p[6]
.sym 135401 bf_stage1_2_6.twid_mult.w_mult_z[5]
.sym 135405 bf_stage1_2_6.twid_mult.w_mult_z[1]
.sym 135406 bf_stage1_2_6.twid_mult.multiplier_Z.p[7]
.sym 135413 bf_stage1_2_6.twid_mult.w_mult_z[3]
.sym 135417 bf_stage1_2_6.twid_mult.w_mult_z[0]
.sym 135421 bf_stage1_2_6.twid_mult.w_mult_z[2]
.sym 135425 bf_stage1_2_6.twid_mult.w_mult_z[6]
.sym 135429 bf_stage1_2_6.twid_mult.w_mult_z[7]
.sym 135431 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 135436 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 135440 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 135444 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 135448 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 135452 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 135456 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 135460 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 135461 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 135464 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 135465 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 135468 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 135469 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 135472 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 135473 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 135476 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 135477 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 135480 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 135481 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 135484 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 135485 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 135486 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 135487 bf_stage1_2_6.twid_mult.w_mult_i[14]
.sym 135488 bf_stage1_2_6.twid_mult.w_mult_z[14]
.sym 135489 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 135490 bf_stage1_2_6.twid_mult.multiplier_Z.p[8]
.sym 135494 bf_stage1_0_4.twid_mult.multiplier_I.t[9]
.sym 135511 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 135512 bf_stage1_2_6.twid_mult.w_neg_z[13]
.sym 135513 bf_stage1_2_6.twid_mult.w_mult_i[13]
.sym 135521 bf_stage1_2_6.twid_mult.w_mult_z[8]
.sym 135522 bf_stage1_0_4.twid_mult.multiplier_I.t[8]
.sym 135526 bf_stage1_2_6.twid_mult.multiplier_I.p[9]
.sym 135530 bf_stage1_2_6.twid_mult.multiplier_I.p[14]
.sym 135534 bf_stage1_2_6.twid_mult.multiplier_I.p[13]
.sym 135551 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 135552 bf_stage1_2_6.twid_mult.w_neg_z[12]
.sym 135553 bf_stage1_2_6.twid_mult.w_mult_i[12]
.sym 135554 bf_stage1_2_6.twid_mult.multiplier_I.p[12]
.sym 135559 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 135560 bf_stage1_2_6.twid_mult.w_neg_z[10]
.sym 135561 bf_stage1_2_6.twid_mult.w_mult_i[10]
.sym 135562 bf_stage1_2_6.twid_mult.w_neg_z[8]
.sym 135563 bf_stage1_2_6.twid_mult.w_mult_i[8]
.sym 135564 bf_stage1_2_6.twid_mult.w_mult_i[7]
.sym 135565 bf_stage1_2_6.twid_mult.w_neg_z[7]
.sym 135566 bf_stage1_2_6.twid_mult.multiplier_I.p[8]
.sym 135571 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 135572 bf_stage1_2_6.twid_mult.w_neg_z[13]
.sym 135573 bf_stage1_2_6.twid_mult.w_mult_i[13]
.sym 135574 bf_stage1_2_6.twid_mult.w_mult_i[7]
.sym 135575 bf_stage1_2_6.twid_mult.w_neg_z[7]
.sym 135576 bf_stage1_2_6.twid_mult.w_neg_z[8]
.sym 135577 bf_stage1_2_6.twid_mult.w_mult_i[8]
.sym 135578 bf_stage1_2_6.twid_mult.multiplier_I.p[7]
.sym 135583 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 135584 bf_stage1_2_6.twid_mult.w_neg_z[9]
.sym 135585 bf_stage1_2_6.twid_mult.w_mult_i[9]
.sym 135587 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 135588 bf_stage1_2_6.twid_mult.w_neg_z[9]
.sym 135589 bf_stage1_2_6.twid_mult.w_mult_i[9]
.sym 135590 bf_stage1_0_4.twid_mult.multiplier_I.t[13]
.sym 135595 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 135596 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 135597 bf_stage2_4_6.w_neg_b_im[4]
.sym 135599 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 135600 bf_stage2_4_6.w_neg_b_im[4]
.sym 135601 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 135602 bf_stage1_0_4.twid_mult.multiplier_I.t[11]
.sym 135606 bf_stage1_0_4.twid_mult.multiplier_I.t[12]
.sym 135610 bf_stage1_0_4.twid_mult.multiplier_I.t[10]
.sym 135615 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135616 bf_stage2_4_6.w_neg_b_im[3]
.sym 135617 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 135634 bf_stage1_2_6.twid_mult.multiplier_I.p[10]
.sym 135642 bf_stage1_2_6.twid_mult.multiplier_I.p[11]
.sym 135647 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135648 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 135649 bf_stage2_4_6.w_neg_b_im[3]
.sym 135654 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[2]
.sym 135655 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[6]
.sym 135656 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 135657 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 135662 bf_stage2_4_6.w_e_im[3]
.sym 135667 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135668 bf_stage1_2_6.twid_mult.multiplier_I.p[10]
.sym 135669 bf_stage1_2_6.twid_mult.multiplier_I.t[10]
.sym 135674 bf_stage2_4_6.w_e_im[4]
.sym 135681 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 135683 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135684 bf_stage1_2_6.twid_mult.multiplier_I.p[9]
.sym 135685 bf_stage1_2_6.twid_mult.multiplier_I.t[9]
.sym 135688 bf_stage1_2_6.twid_mult.multiplier_I.p[7]
.sym 135689 bf_stage1_2_6.twid_mult.multiplier_I.t[7]
.sym 135691 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135692 bf_stage1_2_6.twid_mult.multiplier_I.p[11]
.sym 135693 bf_stage1_2_6.twid_mult.multiplier_I.t[11]
.sym 135694 bf_stage1_2_6.twid_mult.multiplier_I.p[7]
.sym 135695 bf_stage1_2_6.twid_mult.multiplier_I.t[7]
.sym 135696 bf_stage1_2_6.twid_mult.multiplier_I.p[8]
.sym 135697 bf_stage1_2_6.twid_mult.multiplier_I.t[8]
.sym 135698 bf_stage1_2_6.twid_mult.multiplier_I.p[8]
.sym 135699 bf_stage1_2_6.twid_mult.multiplier_I.t[8]
.sym 135700 bf_stage1_2_6.twid_mult.multiplier_I.p[7]
.sym 135701 bf_stage1_2_6.twid_mult.multiplier_I.t[7]
.sym 135703 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135704 bf_stage1_2_6.twid_mult.multiplier_I.p[11]
.sym 135705 bf_stage1_2_6.twid_mult.multiplier_I.t[11]
.sym 135707 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135708 bf_stage1_2_6.twid_mult.multiplier_I.p[12]
.sym 135709 bf_stage1_2_6.twid_mult.multiplier_I.t[12]
.sym 135711 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135712 bf_stage1_2_6.twid_mult.multiplier_I.p[14]
.sym 135713 bf_stage1_2_6.twid_mult.multiplier_I.t[14]
.sym 135715 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135716 bf_stage1_2_6.twid_mult.multiplier_I.p[13]
.sym 135717 bf_stage1_2_6.twid_mult.multiplier_I.t[13]
.sym 135718 bf_stage1_2_6.twid_mult.multiplier_I.t[13]
.sym 135722 bf_stage1_2_6.twid_mult.multiplier_I.t[11]
.sym 135726 bf_stage1_2_6.twid_mult.multiplier_I.t[12]
.sym 135731 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135732 bf_stage1_2_6.twid_mult.multiplier_I.p[12]
.sym 135733 bf_stage1_2_6.twid_mult.multiplier_I.t[12]
.sym 135734 bf_stage1_2_6.twid_mult.multiplier_I.t[9]
.sym 135738 bf_stage1_2_6.twid_mult.multiplier_I.t[10]
.sym 135742 bf_stage1_2_6.twid_mult.multiplier_I.t[8]
.sym 135747 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135748 bf_stage1_2_6.twid_mult.multiplier_I.p[13]
.sym 135749 bf_stage1_2_6.twid_mult.multiplier_I.t[13]
.sym 135752 bf_stage1_2_6.twid_mult.multiplier_R.state[0]
.sym 135753 PIN_1$SB_IO_OUT
.sym 135758 bf_stage1_2_6.twid_mult.multiplier_I.t[7]
.sym 135765 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 135766 $PACKER_GND_NET
.sym 135784 bf_stage1_2_6.twid_mult.multiplier_R.state[0]
.sym 135785 PIN_1$SB_IO_OUT
.sym 135788 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 135789 bf_stage1_2_6.twid_mult.multiplier_R.state[0]
.sym 135793 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 135794 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 135800 bf_stage1_2_6.twid_mult.multiplier_I.state[0]
.sym 135801 PIN_1$SB_IO_OUT
.sym 135809 bf_stage1_2_6.twid_mult.multiplier_R.state[0]
.sym 135811 PIN_1$SB_IO_OUT
.sym 135812 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 135813 bf_stage1_2_6.twid_mult.multiplier_R.state[0]
.sym 135815 bf_stage1_2_6.twid_mult.multiplier_R.count[0]
.sym 135820 bf_stage1_2_6.twid_mult.multiplier_R.count[1]
.sym 135821 bf_stage1_2_6.twid_mult.multiplier_R.count[0]
.sym 135824 bf_stage1_2_6.twid_mult.multiplier_R.count[2]
.sym 135825 bf_stage1_2_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135828 bf_stage1_2_6.twid_mult.multiplier_R.count[3]
.sym 135829 bf_stage1_2_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135832 bf_stage1_2_6.twid_mult.multiplier_R.count[4]
.sym 135833 bf_stage1_2_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135835 bf_stage1_2_6.twid_mult.multiplier_R.count[2]
.sym 135836 bf_stage1_2_6.twid_mult.multiplier_R.count[3]
.sym 135837 bf_stage1_2_6.twid_mult.multiplier_R.count[4]
.sym 135839 bf_stage1_2_6.twid_mult.multiplier_R.count[0]
.sym 135840 bf_stage1_2_6.twid_mult.multiplier_R.count[1]
.sym 135841 bf_stage1_2_6.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 135845 bf_stage1_2_6.twid_mult.multiplier_R.count[0]
.sym 135847 bf_stage1_2_6.twid_mult.multiplier_I.count[0]
.sym 135852 bf_stage1_2_6.twid_mult.multiplier_I.count[1]
.sym 135856 bf_stage1_2_6.twid_mult.multiplier_I.count[2]
.sym 135857 bf_stage1_2_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135860 bf_stage1_2_6.twid_mult.multiplier_I.count[3]
.sym 135861 bf_stage1_2_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135864 bf_stage1_2_6.twid_mult.multiplier_I.count[4]
.sym 135865 bf_stage1_2_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135868 bf_stage1_2_6.twid_mult.multiplier_I.count[1]
.sym 135869 bf_stage1_2_6.twid_mult.multiplier_I.count[0]
.sym 135873 bf_stage1_2_6.twid_mult.multiplier_I.count[0]
.sym 135877 bf_stage1_2_6.twid_mult.multiplier_I.state[0]
.sym 135879 bf_stage1_2_6.twid_mult.multiplier_I.count[0]
.sym 135880 bf_stage1_2_6.twid_mult.multiplier_I.count[1]
.sym 135881 bf_stage1_2_6.twid_mult.multiplier_I.count[2]
.sym 135883 bf_stage1_2_6.twid_mult.multiplier_I.state[0]
.sym 135884 PIN_1$SB_IO_OUT
.sym 135885 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 135888 bf_stage1_2_6.twid_mult.multiplier_I.count[4]
.sym 135889 bf_stage1_2_6.twid_mult.multiplier_I.count[3]
.sym 135890 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I0[0]
.sym 135891 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I0[1]
.sym 135892 PIN_1$SB_IO_OUT
.sym 135893 bf_stage1_2_6.twid_mult.multiplier_I.state[0]
.sym 135895 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_I1[0]
.sym 135896 bf_stage1_2_6.twid_mult.multiplier_I.state[0]
.sym 135897 bf_stage1_2_6.twid_mult.multiplier_I.count[4]
.sym 135898 bf_stage1_2_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 135902 bf_stage1_2_6.twid_mult.multiplier_I.count[0]
.sym 135903 bf_stage1_2_6.twid_mult.multiplier_I.count[1]
.sym 135904 bf_stage1_2_6.twid_mult.multiplier_I.count[2]
.sym 135905 bf_stage1_2_6.twid_mult.multiplier_I.count[3]
.sym 135913 PIN_7_SB_LUT4_O_I3
.sym 135945 adc_spi.count[4]
.sym 135949 adc_spi.count[3]
.sym 135953 adc_spi.count[2]
.sym 135957 adc_spi.count[7]
.sym 135958 adc_spi.count[2]
.sym 135959 adc_spi.count[4]
.sym 135960 adc_spi.count[6]
.sym 135961 adc_spi.count[7]
.sym 135962 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 135969 adc_spi.count[5]
.sym 135973 adc_spi.count[6]
.sym 135975 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 135980 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 135984 adc_spi.count[2]
.sym 135985 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135988 adc_spi.count[3]
.sym 135989 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135992 adc_spi.count[4]
.sym 135993 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135996 adc_spi.count[5]
.sym 135997 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 136000 adc_spi.count[6]
.sym 136001 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 136004 adc_spi.count[7]
.sym 136005 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 136008 adc_spi.count[8]
.sym 136009 adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 136013 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 136015 adc_spi.count[8]
.sym 136016 adc_spi.count[3]
.sym 136017 adc_spi.count[5]
.sym 136020 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 136021 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 136026 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 136027 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 136028 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 136029 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 136037 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 136199 bf_stage1_2_6.twid_mult.multiplier_Z.count[0]
.sym 136204 bf_stage1_2_6.twid_mult.multiplier_Z.count[1]
.sym 136205 bf_stage1_2_6.twid_mult.multiplier_Z.count[0]
.sym 136208 bf_stage1_2_6.twid_mult.multiplier_Z.count[2]
.sym 136209 bf_stage1_2_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 136212 bf_stage1_2_6.twid_mult.multiplier_Z.count[3]
.sym 136213 bf_stage1_2_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 136216 bf_stage1_2_6.twid_mult.multiplier_Z.count[4]
.sym 136217 bf_stage1_2_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 136219 bf_stage1_2_6.twid_mult.multiplier_Z.count[0]
.sym 136220 bf_stage1_2_6.twid_mult.multiplier_Z.count[4]
.sym 136221 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 136222 bf_stage1_2_6.twid_mult.multiplier_Z.t[0]
.sym 136229 bf_stage1_2_6.twid_mult.multiplier_Z.count[0]
.sym 136232 bf_stage1_0_4.twid_mult.multiplier_R.p[0]
.sym 136233 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 136234 bf_stage1_0_4.twid_mult.multiplier_R.p[0]
.sym 136235 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 136236 bf_stage1_0_4.twid_mult.multiplier_R.p[1]
.sym 136237 bf_stage1_0_4.twid_mult.multiplier_R.t[1]
.sym 136238 bf_stage1_0_4.twid_mult.multiplier_R.p[1]
.sym 136239 bf_stage1_0_4.twid_mult.multiplier_R.t[1]
.sym 136240 bf_stage1_0_4.twid_mult.multiplier_R.p[0]
.sym 136241 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 136243 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136244 bf_stage1_0_4.twid_mult.multiplier_R.p[3]
.sym 136245 bf_stage1_0_4.twid_mult.multiplier_R.t[3]
.sym 136247 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136248 bf_stage1_0_4.twid_mult.multiplier_R.p[5]
.sym 136249 bf_stage1_0_4.twid_mult.multiplier_R.t[5]
.sym 136251 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136252 bf_stage1_0_4.twid_mult.multiplier_R.p[2]
.sym 136253 bf_stage1_0_4.twid_mult.multiplier_R.t[2]
.sym 136255 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136256 bf_stage1_0_4.twid_mult.multiplier_R.p[6]
.sym 136257 bf_stage1_0_4.twid_mult.multiplier_R.t[6]
.sym 136259 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136260 bf_stage1_0_4.twid_mult.multiplier_R.p[4]
.sym 136261 bf_stage1_0_4.twid_mult.multiplier_R.t[4]
.sym 136262 bf_stage1_0_4.twid_mult.multiplier_I.t[4]
.sym 136282 bf_stage1_0_4.twid_mult.multiplier_I.t[5]
.sym 136291 PIN_1$SB_IO_OUT
.sym 136292 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 136293 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 136294 bf_stage1_0_4.twid_mult.multiplier_R.t[13]
.sym 136299 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136300 bf_stage1_2_6.twid_mult.multiplier_Z.p[11]
.sym 136301 bf_stage1_2_6.twid_mult.multiplier_Z.t[11]
.sym 136303 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136304 bf_stage1_2_6.twid_mult.multiplier_Z.p[6]
.sym 136305 bf_stage1_2_6.twid_mult.multiplier_Z.t[6]
.sym 136307 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136308 bf_stage1_2_6.twid_mult.multiplier_Z.p[5]
.sym 136309 bf_stage1_2_6.twid_mult.multiplier_Z.t[5]
.sym 136311 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136312 bf_stage1_0_4.twid_mult.multiplier_R.p[13]
.sym 136313 bf_stage1_0_4.twid_mult.multiplier_R.t[13]
.sym 136314 bf_stage1_0_4.twid_mult.multiplier_R.t[11]
.sym 136319 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136320 bf_stage1_2_6.twid_mult.multiplier_Z.p[4]
.sym 136321 bf_stage1_2_6.twid_mult.multiplier_Z.t[4]
.sym 136322 bf_stage1_0_4.twid_mult.multiplier_R.t[12]
.sym 136326 bf_stage1_0_4.twid_mult.multiplier_I.t[3]
.sym 136330 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 136335 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136336 bf_stage1_0_4.twid_mult.multiplier_I.p[2]
.sym 136337 bf_stage1_0_4.twid_mult.multiplier_I.t[2]
.sym 136338 bf_stage1_0_4.twid_mult.multiplier_I.t[1]
.sym 136342 bf_stage1_0_4.twid_mult.multiplier_I.t[6]
.sym 136347 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136348 bf_stage1_0_4.twid_mult.multiplier_I.p[3]
.sym 136349 bf_stage1_0_4.twid_mult.multiplier_I.t[3]
.sym 136350 bf_stage1_0_4.twid_mult.multiplier_I.t[7]
.sym 136354 bf_stage1_0_4.twid_mult.multiplier_I.t[2]
.sym 136360 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 136361 PIN_1$SB_IO_OUT
.sym 136363 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136364 bf_stage1_0_4.twid_mult.multiplier_R.p[14]
.sym 136365 bf_stage1_0_4.twid_mult.multiplier_R.t[14]
.sym 136369 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I2_O
.sym 136372 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 136373 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 136375 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136376 bf_stage1_0_4.twid_mult.multiplier_I.p[4]
.sym 136377 bf_stage1_0_4.twid_mult.multiplier_I.t[4]
.sym 136389 PIN_1$SB_IO_OUT
.sym 136391 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136392 bf_stage1_2_6.twid_mult.multiplier_Z.p[12]
.sym 136393 bf_stage1_2_6.twid_mult.multiplier_Z.t[12]
.sym 136395 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136396 bf_stage1_2_6.twid_mult.multiplier_Z.p[13]
.sym 136397 bf_stage1_2_6.twid_mult.multiplier_Z.t[13]
.sym 136398 bf_stage1_2_6.twid_mult.multiplier_Z.p[1]
.sym 136399 bf_stage1_2_6.twid_mult.multiplier_Z.t[1]
.sym 136400 bf_stage1_2_6.twid_mult.multiplier_Z.p[0]
.sym 136401 bf_stage1_2_6.twid_mult.multiplier_Z.t[0]
.sym 136402 bf_stage1_2_6.twid_mult.multiplier_Z.p[0]
.sym 136403 bf_stage1_2_6.twid_mult.multiplier_Z.t[0]
.sym 136404 bf_stage1_2_6.twid_mult.multiplier_Z.p[1]
.sym 136405 bf_stage1_2_6.twid_mult.multiplier_Z.t[1]
.sym 136407 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136408 bf_stage1_2_6.twid_mult.multiplier_Z.p[14]
.sym 136409 bf_stage1_2_6.twid_mult.multiplier_Z.t[14]
.sym 136411 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136412 bf_stage1_2_6.twid_mult.multiplier_Z.p[12]
.sym 136413 bf_stage1_2_6.twid_mult.multiplier_Z.t[12]
.sym 136416 bf_stage1_2_6.twid_mult.multiplier_Z.p[0]
.sym 136417 bf_stage1_2_6.twid_mult.multiplier_Z.t[0]
.sym 136419 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136420 bf_stage1_2_6.twid_mult.multiplier_Z.p[13]
.sym 136421 bf_stage1_2_6.twid_mult.multiplier_Z.t[13]
.sym 136422 bf_stage1_2_6.twid_mult.multiplier_Z.p[14]
.sym 136426 bf_stage1_2_6.twid_mult.multiplier_Z.p[4]
.sym 136430 bf_stage1_2_6.twid_mult.multiplier_Z.p[10]
.sym 136434 bf_stage1_2_6.twid_mult.multiplier_Z.p[13]
.sym 136441 bf_stage1_2_6.twid_mult.w_mult_z[4]
.sym 136446 bf_stage1_2_6.twid_mult.multiplier_Z.p[9]
.sym 136450 bf_stage1_2_6.twid_mult.multiplier_Z.p[12]
.sym 136455 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 136456 bf_stage1_2_6.twid_mult.w_mult_z[9]
.sym 136457 bf_stage1_2_6.twid_mult.w_mult_r[9]
.sym 136458 bf_stage1_2_6.twid_mult.w_mult_z[8]
.sym 136459 bf_stage1_2_6.twid_mult.w_mult_r[8]
.sym 136460 bf_stage1_2_6.twid_mult.w_mult_z[7]
.sym 136461 bf_stage1_2_6.twid_mult.w_mult_r[7]
.sym 136464 bf_stage1_2_6.twid_mult.w_mult_z[7]
.sym 136465 bf_stage1_2_6.twid_mult.w_mult_r[7]
.sym 136466 bf_stage1_2_6.twid_mult.w_mult_z[7]
.sym 136467 bf_stage1_2_6.twid_mult.w_mult_r[7]
.sym 136468 bf_stage1_2_6.twid_mult.w_mult_z[8]
.sym 136469 bf_stage1_2_6.twid_mult.w_mult_r[8]
.sym 136473 bf_stage1_2_6.twid_mult.w_mult_z[10]
.sym 136475 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 136476 bf_stage1_2_6.twid_mult.w_mult_z[9]
.sym 136477 bf_stage1_2_6.twid_mult.w_mult_r[9]
.sym 136478 bf_stage1_2_6.twid_mult.multiplier_Z.p[11]
.sym 136485 bf_stage1_2_6.twid_mult.w_mult_z[9]
.sym 136486 bf_stage1_2_6.twid_mult.multiplier_R.p[9]
.sym 136490 bf_stage1_2_6.twid_mult.multiplier_R.p[7]
.sym 136495 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 136496 bf_stage1_2_6.twid_mult.w_mult_z[10]
.sym 136497 bf_stage1_2_6.twid_mult.w_mult_r[10]
.sym 136498 bf_stage1_2_6.twid_mult.multiplier_R.p[8]
.sym 136503 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 136504 bf_stage1_2_6.twid_mult.w_mult_z[10]
.sym 136505 bf_stage1_2_6.twid_mult.w_mult_r[10]
.sym 136509 bf_stage1_2_6.twid_mult.w_mult_z[13]
.sym 136513 bf_stage1_2_6.twid_mult.w_mult_z[11]
.sym 136517 bf_stage1_2_6.twid_mult.w_mult_z[12]
.sym 136518 bf_stage1_2_6.twid_mult.multiplier_R.p[13]
.sym 136522 bf_stage1_2_6.twid_mult.multiplier_R.p[10]
.sym 136527 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 136528 bf_stage1_2_6.twid_mult.w_mult_z[12]
.sym 136529 bf_stage1_2_6.twid_mult.w_mult_r[12]
.sym 136530 bf_stage1_2_6.twid_mult.multiplier_R.p[11]
.sym 136535 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 136536 bf_stage1_2_6.twid_mult.w_mult_z[12]
.sym 136537 bf_stage1_2_6.twid_mult.w_mult_r[12]
.sym 136539 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 136540 bf_stage1_2_6.twid_mult.w_mult_z[11]
.sym 136541 bf_stage1_2_6.twid_mult.w_mult_r[11]
.sym 136543 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 136544 bf_stage1_2_6.twid_mult.w_mult_z[11]
.sym 136545 bf_stage1_2_6.twid_mult.w_mult_r[11]
.sym 136546 bf_stage1_2_6.twid_mult.multiplier_R.p[14]
.sym 136551 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 136552 bf_stage1_0_4.twid_mult.w_neg_z[10]
.sym 136553 bf_stage1_0_4.twid_mult.w_mult_i[10]
.sym 136559 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136560 bf_stage1_0_4.twid_mult.multiplier_I.p[11]
.sym 136561 bf_stage1_0_4.twid_mult.multiplier_I.t[11]
.sym 136567 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136568 bf_stage1_0_4.twid_mult.multiplier_I.p[10]
.sym 136569 bf_stage1_0_4.twid_mult.multiplier_I.t[10]
.sym 136570 bf_stage1_0_4.twid_mult.multiplier_I.p[10]
.sym 136574 bf_stage1_0_4.twid_mult.multiplier_I.p[8]
.sym 136578 bf_stage1_0_4.twid_mult.multiplier_I.p[11]
.sym 136583 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 136584 bf_stage1_0_4.twid_mult.w_neg_z[10]
.sym 136585 bf_stage1_0_4.twid_mult.w_mult_i[10]
.sym 136587 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136588 bf_stage1_2_6.twid_mult.w_neg_z[11]
.sym 136589 bf_stage1_2_6.twid_mult.w_mult_i[11]
.sym 136591 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136592 bf_stage1_2_6.twid_mult.w_neg_z[11]
.sym 136593 bf_stage1_2_6.twid_mult.w_mult_i[11]
.sym 136596 bf_stage1_2_6.twid_mult.w_mult_i[7]
.sym 136597 bf_stage1_2_6.twid_mult.w_neg_z[7]
.sym 136599 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136600 bf_stage1_0_4.twid_mult.w_neg_z[11]
.sym 136601 bf_stage1_0_4.twid_mult.w_mult_i[11]
.sym 136603 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136604 bf_stage1_0_4.twid_mult.w_neg_z[11]
.sym 136605 bf_stage1_0_4.twid_mult.w_mult_i[11]
.sym 136607 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136608 bf_stage1_2_6.twid_mult.w_neg_z[10]
.sym 136609 bf_stage1_2_6.twid_mult.w_mult_i[10]
.sym 136611 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136612 bf_stage1_0_4.twid_mult.multiplier_I.p[11]
.sym 136613 bf_stage1_0_4.twid_mult.multiplier_I.t[11]
.sym 136615 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 136620 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 136621 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 136624 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 136625 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 136628 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 136629 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 136632 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 136633 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 136636 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 136637 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 136640 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 136641 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 136644 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 136645 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 136646 bf_stage1_2_6.twid_mult.multiplier_R.p[12]
.sym 136651 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 136652 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 136653 bf_stage2_4_6.w_neg_b_im[2]
.sym 136655 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136656 bf_stage2_4_6.w_neg_b_im[5]
.sym 136657 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 136658 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136659 bf_stage2_4_6.w_neg_b_im[6]
.sym 136660 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 136661 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 136662 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 136663 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136664 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 136665 bf_stage2_4_6.w_neg_b_im[6]
.sym 136667 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136668 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 136669 bf_stage2_4_6.w_neg_b_im[5]
.sym 136671 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 136672 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 136673 bf_stage2_4_6.w_neg_b_im[7]
.sym 136677 bf_stage2_4_6.w_e_im[4]
.sym 136681 bf_stage2_4_6.w_e_im[6]
.sym 136682 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[3]
.sym 136683 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[10]
.sym 136684 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 136685 bf_stage2_4_6.twid_mult.multiplier_R.count[2]
.sym 136687 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136688 bf_stage1_2_6.twid_mult.multiplier_I.p[9]
.sym 136689 bf_stage1_2_6.twid_mult.multiplier_I.t[9]
.sym 136691 bf_stage1_2_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136692 bf_stage1_2_6.twid_mult.multiplier_I.p[10]
.sym 136693 bf_stage1_2_6.twid_mult.multiplier_I.t[10]
.sym 136697 bf_stage2_4_6.w_e_im[5]
.sym 136699 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 136700 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 136701 bf_stage2_4_6.w_neg_b_im[7]
.sym 136705 bf_stage2_4_6.w_e_im[3]
.sym 136709 bf_stage2_4_6.w_e_im[2]
.sym 136710 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[1]
.sym 136711 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[5]
.sym 136712 bf_stage2_4_6.twid_mult.multiplier_R.count[2]
.sym 136713 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 136714 bf_stage2_4_6.w_e_im[2]
.sym 136718 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[10]
.sym 136719 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 136720 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 136721 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 136725 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 136726 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[0]
.sym 136727 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[1]
.sym 136728 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[2]
.sym 136729 bf_stage2_4_6.twid_mult.multiplier_R.count[1]
.sym 136730 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[0]
.sym 136731 bf_stage2_4_6.twid_mult.multiplier_R.input_0_exp[4]
.sym 136732 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 136733 bf_stage2_4_6.twid_mult.multiplier_R.count[2]
.sym 136734 bf_stage2_4_6.w_e_im[5]
.sym 136738 bf_stage2_4_6.w_e_im[6]
.sym 136743 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 136748 bf_stage2_4_6.twid_mult.multiplier_R.count[1]
.sym 136749 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 136752 bf_stage2_4_6.twid_mult.multiplier_R.count[2]
.sym 136753 bf_stage2_4_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 136756 bf_stage2_4_6.twid_mult.multiplier_R.count[3]
.sym 136757 bf_stage2_4_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 136760 bf_stage2_4_6.twid_mult.multiplier_R.count[4]
.sym 136761 bf_stage2_4_6.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 136764 bf_stage2_4_6.twid_mult.multiplier_R.count[3]
.sym 136765 bf_stage2_4_6.twid_mult.multiplier_R.count[4]
.sym 136766 bf_stage2_4_6.twid_mult.multiplier_R.count[1]
.sym 136767 bf_stage2_4_6.twid_mult.multiplier_R.count[2]
.sym 136768 bf_stage2_4_6.twid_mult.multiplier_R.count[3]
.sym 136769 bf_stage2_4_6.twid_mult.multiplier_R.count[4]
.sym 136773 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 136775 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136776 bf_stage1_2_6.twid_mult.multiplier_R.p[11]
.sym 136777 bf_stage1_2_6.twid_mult.multiplier_R.t[11]
.sym 136778 bf_stage1_2_6.twid_mult.multiplier_R.t[13]
.sym 136783 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136784 bf_stage1_2_6.twid_mult.multiplier_R.p[13]
.sym 136785 bf_stage1_2_6.twid_mult.multiplier_R.t[13]
.sym 136787 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136788 bf_stage1_2_6.twid_mult.multiplier_R.p[12]
.sym 136789 bf_stage1_2_6.twid_mult.multiplier_R.t[12]
.sym 136790 bf_stage1_2_6.twid_mult.multiplier_R.p[8]
.sym 136791 bf_stage1_2_6.twid_mult.multiplier_R.t[8]
.sym 136792 bf_stage1_2_6.twid_mult.multiplier_R.p[7]
.sym 136793 bf_stage1_2_6.twid_mult.multiplier_R.t[7]
.sym 136795 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136796 bf_stage1_2_6.twid_mult.multiplier_R.p[9]
.sym 136797 bf_stage1_2_6.twid_mult.multiplier_R.t[9]
.sym 136799 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136800 bf_stage1_2_6.twid_mult.multiplier_R.p[10]
.sym 136801 bf_stage1_2_6.twid_mult.multiplier_R.t[10]
.sym 136803 bf_stage2_4_6.twid_mult.multiplier_R.count[0]
.sym 136804 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 136805 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I3[2]
.sym 136808 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 136809 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 136810 bf_stage1_2_6.twid_mult.multiplier_R.t[10]
.sym 136814 $PACKER_GND_NET
.sym 136818 bf_stage1_2_6.twid_mult.multiplier_R.t[12]
.sym 136822 bf_stage1_2_6.twid_mult.multiplier_R.t[11]
.sym 136826 bf_stage1_2_6.twid_mult.multiplier_R.t[9]
.sym 136830 bf_stage1_2_6.twid_mult.multiplier_R.t[7]
.sym 136834 bf_stage1_2_6.twid_mult.multiplier_R.t[8]
.sym 136858 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 136903 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 136908 bf_stage2_4_6.twid_mult.multiplier_Z.count[1]
.sym 136912 bf_stage2_4_6.twid_mult.multiplier_Z.count[2]
.sym 136913 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 136916 bf_stage2_4_6.twid_mult.multiplier_Z.count[3]
.sym 136917 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 136920 bf_stage2_4_6.twid_mult.multiplier_Z.count[4]
.sym 136921 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 136923 bf_stage2_4_6.twid_mult.multiplier_Z.count[1]
.sym 136924 bf_stage2_4_6.twid_mult.multiplier_Z.count[2]
.sym 136925 bf_stage2_4_6.twid_mult.multiplier_Z.count[3]
.sym 136931 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 136932 bf_stage2_4_6.twid_mult.multiplier_Z.count[1]
.sym 136933 bf_stage2_4_6.twid_mult.multiplier_Z.count[2]
.sym 136934 bf_stage1_5_7.twid_mult.multiplier_I.p[8]
.sym 136935 bf_stage1_5_7.twid_mult.multiplier_I.t[8]
.sym 136936 bf_stage1_5_7.twid_mult.multiplier_I.p[7]
.sym 136937 bf_stage1_5_7.twid_mult.multiplier_I.t[7]
.sym 136939 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136940 bf_stage1_5_7.twid_mult.multiplier_I.p[13]
.sym 136941 bf_stage1_5_7.twid_mult.multiplier_I.t[13]
.sym 136942 bf_stage1_5_7.twid_mult.multiplier_I.p[7]
.sym 136943 bf_stage1_5_7.twid_mult.multiplier_I.t[7]
.sym 136944 bf_stage1_5_7.twid_mult.multiplier_I.p[8]
.sym 136945 bf_stage1_5_7.twid_mult.multiplier_I.t[8]
.sym 136952 bf_stage1_5_7.twid_mult.multiplier_I.p[7]
.sym 136953 bf_stage1_5_7.twid_mult.multiplier_I.t[7]
.sym 136955 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136956 bf_stage1_5_7.twid_mult.multiplier_I.p[10]
.sym 136957 bf_stage1_5_7.twid_mult.multiplier_I.t[10]
.sym 136959 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136960 bf_stage1_5_7.twid_mult.multiplier_I.p[9]
.sym 136961 bf_stage1_5_7.twid_mult.multiplier_I.t[9]
.sym 136963 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136964 bf_stage1_5_7.twid_mult.multiplier_I.p[9]
.sym 136965 bf_stage1_5_7.twid_mult.multiplier_I.t[9]
.sym 136967 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1[0]
.sym 136972 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 136976 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 136980 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 136984 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 136988 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 136992 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 136996 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 137001 $nextpnr_ICESTORM_LC_3$I3
.sym 137002 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1[7]
.sym 137003 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 137004 PIN_1$SB_IO_OUT
.sym 137005 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 137009 adc_spi.SCLK_SB_DFFESS_D_E
.sym 137013 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 137014 PIN_2$SB_IO_OUT
.sym 137021 adc_spi.count[8]
.sym 137025 adc_spi.SCLK_SB_LUT4_O_I3
.sym 137027 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1[7]
.sym 137028 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 137029 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 137032 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 137033 adc_spi.r_case_SB_LUT4_I2_O[1]
.sym 137040 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 137041 PIN_1$SB_IO_OUT
.sym 137044 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 137045 adc_spi.SCLK_SB_DFFESS_D_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 137084 bf_stage2_4_6.twid_mult.multiplier_Z.count[1]
.sym 137085 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 137093 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 137231 bf_stage1_2_6.twid_mult.multiplier_Z.count[1]
.sym 137232 bf_stage1_2_6.twid_mult.multiplier_Z.count[2]
.sym 137233 bf_stage1_2_6.twid_mult.multiplier_Z.count[3]
.sym 137242 bf_stage1_0_4.twid_mult.multiplier_R.t[2]
.sym 137250 bf_stage1_0_4.twid_mult.multiplier_R.t[3]
.sym 137255 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137256 bf_stage1_0_4.twid_mult.multiplier_R.p[6]
.sym 137257 bf_stage1_0_4.twid_mult.multiplier_R.t[6]
.sym 137259 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137260 bf_stage1_0_4.twid_mult.multiplier_R.p[2]
.sym 137261 bf_stage1_0_4.twid_mult.multiplier_R.t[2]
.sym 137262 bf_stage1_0_4.twid_mult.multiplier_R.t[4]
.sym 137267 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137268 bf_stage1_0_4.twid_mult.multiplier_R.p[5]
.sym 137269 bf_stage1_0_4.twid_mult.multiplier_R.t[5]
.sym 137271 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137272 bf_stage1_0_4.twid_mult.multiplier_R.p[4]
.sym 137273 bf_stage1_0_4.twid_mult.multiplier_R.t[4]
.sym 137274 bf_stage1_0_4.twid_mult.multiplier_R.t[0]
.sym 137278 bf_stage1_0_4.twid_mult.multiplier_R.t[1]
.sym 137283 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137284 bf_stage1_0_4.twid_mult.multiplier_R.p[3]
.sym 137285 bf_stage1_0_4.twid_mult.multiplier_R.t[3]
.sym 137287 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137288 bf_stage1_2_6.twid_mult.multiplier_Z.p[3]
.sym 137289 bf_stage1_2_6.twid_mult.multiplier_Z.t[3]
.sym 137291 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137292 bf_stage1_2_6.twid_mult.multiplier_Z.p[2]
.sym 137293 bf_stage1_2_6.twid_mult.multiplier_Z.t[2]
.sym 137295 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137296 bf_stage1_0_4.twid_mult.multiplier_R.p[7]
.sym 137297 bf_stage1_0_4.twid_mult.multiplier_R.t[7]
.sym 137299 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137300 bf_stage1_2_6.twid_mult.multiplier_Z.p[11]
.sym 137301 bf_stage1_2_6.twid_mult.multiplier_Z.t[11]
.sym 137303 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137304 bf_stage1_2_6.twid_mult.multiplier_Z.p[2]
.sym 137305 bf_stage1_2_6.twid_mult.multiplier_Z.t[2]
.sym 137307 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137308 bf_stage1_2_6.twid_mult.multiplier_Z.p[3]
.sym 137309 bf_stage1_2_6.twid_mult.multiplier_Z.t[3]
.sym 137311 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137312 bf_stage1_2_6.twid_mult.multiplier_Z.p[4]
.sym 137313 bf_stage1_2_6.twid_mult.multiplier_Z.t[4]
.sym 137315 bf_stage1_2_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137316 bf_stage1_2_6.twid_mult.multiplier_Z.p[6]
.sym 137317 bf_stage1_2_6.twid_mult.multiplier_Z.t[6]
.sym 137319 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137320 bf_stage1_0_4.twid_mult.multiplier_R.p[11]
.sym 137321 bf_stage1_0_4.twid_mult.multiplier_R.t[11]
.sym 137323 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137324 bf_stage1_0_4.twid_mult.multiplier_R.p[7]
.sym 137325 bf_stage1_0_4.twid_mult.multiplier_R.t[7]
.sym 137327 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137328 bf_stage1_0_4.twid_mult.multiplier_R.p[13]
.sym 137329 bf_stage1_0_4.twid_mult.multiplier_R.t[13]
.sym 137331 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137332 bf_stage1_0_4.twid_mult.multiplier_R.p[12]
.sym 137333 bf_stage1_0_4.twid_mult.multiplier_R.t[12]
.sym 137335 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137336 bf_stage1_0_4.twid_mult.multiplier_R.p[9]
.sym 137337 bf_stage1_0_4.twid_mult.multiplier_R.t[9]
.sym 137339 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137340 bf_stage1_0_4.twid_mult.multiplier_R.p[10]
.sym 137341 bf_stage1_0_4.twid_mult.multiplier_R.t[10]
.sym 137343 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137344 bf_stage1_0_4.twid_mult.multiplier_R.p[8]
.sym 137345 bf_stage1_0_4.twid_mult.multiplier_R.t[8]
.sym 137347 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137348 bf_stage1_0_4.twid_mult.multiplier_R.p[12]
.sym 137349 bf_stage1_0_4.twid_mult.multiplier_R.t[12]
.sym 137351 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137352 bf_stage1_0_4.twid_mult.multiplier_I.p[4]
.sym 137353 bf_stage1_0_4.twid_mult.multiplier_I.t[4]
.sym 137355 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137356 bf_stage1_0_4.twid_mult.multiplier_I.p[5]
.sym 137357 bf_stage1_0_4.twid_mult.multiplier_I.t[5]
.sym 137359 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137360 bf_stage1_0_4.twid_mult.multiplier_I.p[2]
.sym 137361 bf_stage1_0_4.twid_mult.multiplier_I.t[2]
.sym 137363 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137364 bf_stage1_0_4.twid_mult.multiplier_I.p[6]
.sym 137365 bf_stage1_0_4.twid_mult.multiplier_I.t[6]
.sym 137366 bf_stage1_0_4.twid_mult.multiplier_I.p[1]
.sym 137367 bf_stage1_0_4.twid_mult.multiplier_I.t[1]
.sym 137368 bf_stage1_0_4.twid_mult.multiplier_I.p[0]
.sym 137369 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 137371 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137372 bf_stage1_0_4.twid_mult.multiplier_I.p[3]
.sym 137373 bf_stage1_0_4.twid_mult.multiplier_I.t[3]
.sym 137375 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137376 bf_stage1_0_4.twid_mult.multiplier_I.p[7]
.sym 137377 bf_stage1_0_4.twid_mult.multiplier_I.t[7]
.sym 137378 bf_stage1_0_4.twid_mult.multiplier_I.p[0]
.sym 137379 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 137380 bf_stage1_0_4.twid_mult.multiplier_I.p[1]
.sym 137381 bf_stage1_0_4.twid_mult.multiplier_I.t[1]
.sym 137384 bf_stage1_0_4.twid_mult.multiplier_Z.p[4]
.sym 137385 bf_stage1_0_4.twid_mult.multiplier_Z.t[4]
.sym 137387 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137388 bf_stage1_0_4.twid_mult.multiplier_Z.p[13]
.sym 137389 bf_stage1_0_4.twid_mult.multiplier_Z.t[13]
.sym 137391 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137392 bf_stage1_0_4.twid_mult.multiplier_Z.p[6]
.sym 137393 bf_stage1_0_4.twid_mult.multiplier_Z.t[6]
.sym 137395 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137396 bf_stage1_0_4.twid_mult.multiplier_Z.p[7]
.sym 137397 bf_stage1_0_4.twid_mult.multiplier_Z.t[7]
.sym 137398 bf_stage1_0_4.twid_mult.multiplier_Z.p[4]
.sym 137399 bf_stage1_0_4.twid_mult.multiplier_Z.t[4]
.sym 137400 bf_stage1_0_4.twid_mult.multiplier_Z.p[5]
.sym 137401 bf_stage1_0_4.twid_mult.multiplier_Z.t[5]
.sym 137403 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137404 bf_stage1_0_4.twid_mult.multiplier_I.p[7]
.sym 137405 bf_stage1_0_4.twid_mult.multiplier_I.t[7]
.sym 137407 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137408 bf_stage1_0_4.twid_mult.multiplier_I.p[6]
.sym 137409 bf_stage1_0_4.twid_mult.multiplier_I.t[6]
.sym 137411 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137412 bf_stage1_0_4.twid_mult.multiplier_I.p[5]
.sym 137413 bf_stage1_0_4.twid_mult.multiplier_I.t[5]
.sym 137416 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 137417 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 137420 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 137421 PIN_1$SB_IO_OUT
.sym 137422 bf_stage1_0_4.twid_mult.multiplier_I.p[4]
.sym 137426 bf_stage1_0_4.twid_mult.multiplier_I.p[5]
.sym 137430 bf_stage1_0_4.twid_mult.multiplier_I.p[6]
.sym 137435 PIN_1$SB_IO_OUT
.sym 137436 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 137437 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 137441 bf_stage1_0_4.twid_mult.w_mult_z[6]
.sym 137449 bf_stage1_0_4.twid_mult.w_mult_z[4]
.sym 137453 bf_stage1_0_4.twid_mult.w_mult_z[5]
.sym 137454 bf_stage1_0_4.twid_mult.w_neg_z[5]
.sym 137455 bf_stage1_0_4.twid_mult.w_mult_i[5]
.sym 137456 bf_stage1_0_4.twid_mult.w_mult_z[4]
.sym 137457 bf_stage1_0_4.twid_mult.w_mult_i[4]
.sym 137460 bf_stage1_0_4.twid_mult.multiplier_I.p[0]
.sym 137461 bf_stage1_0_4.twid_mult.multiplier_I.t[0]
.sym 137469 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 137473 bf_stage1_0_4.twid_mult.w_mult_z[7]
.sym 137474 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 137475 bf_stage1_0_4.twid_mult.w_mult_i[6]
.sym 137476 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 137477 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 137479 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 137484 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 137485 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 137487 $PACKER_VCC_NET
.sym 137489 $nextpnr_ICESTORM_LC_13$I3
.sym 137492 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 137496 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 137497 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 137500 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 137501 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 137504 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 137505 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 137508 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 137509 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 137512 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 137513 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 137516 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 137517 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 137520 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 137521 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 137522 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 137523 bf_stage1_0_4.twid_mult.w_mult_i[14]
.sym 137524 bf_stage1_0_4.twid_mult.w_mult_z[14]
.sym 137525 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 137529 bf_stage1_0_4.twid_mult.w_mult_z[11]
.sym 137531 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137532 bf_stage1_0_4.twid_mult.multiplier_I.p[8]
.sym 137533 bf_stage1_0_4.twid_mult.multiplier_I.t[8]
.sym 137535 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137536 bf_stage1_0_4.twid_mult.multiplier_I.p[8]
.sym 137537 bf_stage1_0_4.twid_mult.multiplier_I.t[8]
.sym 137539 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137540 bf_stage1_0_4.twid_mult.multiplier_I.p[9]
.sym 137541 bf_stage1_0_4.twid_mult.multiplier_I.t[9]
.sym 137542 bf_stage1_0_4.twid_mult.multiplier_I.p[14]
.sym 137547 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 137548 bf_stage1_2_6.twid_mult.w_mult_z[14]
.sym 137549 bf_stage1_2_6.twid_mult.w_mult_r[14]
.sym 137551 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137552 bf_stage1_0_4.twid_mult.multiplier_I.p[9]
.sym 137553 bf_stage1_0_4.twid_mult.multiplier_I.t[9]
.sym 137554 bf_stage1_0_4.twid_mult.multiplier_I.p[9]
.sym 137559 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 137560 bf_stage1_2_6.twid_mult.w_mult_z[13]
.sym 137561 bf_stage1_2_6.twid_mult.w_mult_r[13]
.sym 137563 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 137564 bf_stage1_0_4.twid_mult.w_neg_z[7]
.sym 137565 bf_stage1_0_4.twid_mult.w_mult_i[7]
.sym 137566 bf_stage1_0_4.twid_mult.multiplier_I.p[7]
.sym 137571 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 137572 bf_stage1_2_6.twid_mult.w_mult_z[13]
.sym 137573 bf_stage1_2_6.twid_mult.w_mult_r[13]
.sym 137575 bf_stage1_0_4.twid_mult.w_neg_z[9]
.sym 137576 bf_stage1_0_4.twid_mult.w_mult_i[9]
.sym 137577 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 137578 bf_stage1_0_4.twid_mult.multiplier_I.p[13]
.sym 137582 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 137583 bf_stage1_0_4.twid_mult.w_neg_z[8]
.sym 137584 bf_stage1_0_4.twid_mult.w_mult_i[8]
.sym 137585 bf_stage1_0_4.twid_mult.w_mult_i[9]
.sym 137586 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 137587 bf_stage1_0_4.twid_mult.w_neg_z[7]
.sym 137588 bf_stage1_0_4.twid_mult.w_mult_i[7]
.sym 137589 bf_stage1_0_4.twid_mult.w_mult_i[8]
.sym 137590 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 137591 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 137592 bf_stage1_0_4.twid_mult.w_neg_z[7]
.sym 137593 bf_stage1_0_4.twid_mult.w_mult_i[7]
.sym 137595 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 137596 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 137597 bf_stage1_0_4.twid_mult.w_mult_i[13]
.sym 137598 bf_stage1_0_4.twid_mult.multiplier_I.p[12]
.sym 137603 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137604 bf_stage1_0_4.twid_mult.multiplier_I.p[12]
.sym 137605 bf_stage1_0_4.twid_mult.multiplier_I.t[12]
.sym 137607 bf_stage1_2_6.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 137608 bf_stage1_2_6.twid_mult.w_neg_z[12]
.sym 137609 bf_stage1_2_6.twid_mult.w_mult_i[12]
.sym 137611 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 137612 bf_stage1_0_4.twid_mult.w_neg_z[12]
.sym 137613 bf_stage1_0_4.twid_mult.w_mult_i[12]
.sym 137615 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137616 bf_stage1_0_4.twid_mult.multiplier_I.p[12]
.sym 137617 bf_stage1_0_4.twid_mult.multiplier_I.t[12]
.sym 137619 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137620 bf_stage1_0_4.twid_mult.multiplier_I.p[14]
.sym 137621 bf_stage1_0_4.twid_mult.multiplier_I.t[14]
.sym 137623 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137624 bf_stage1_0_4.twid_mult.multiplier_I.p[13]
.sym 137625 bf_stage1_0_4.twid_mult.multiplier_I.t[13]
.sym 137627 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 137628 bf_stage1_0_4.twid_mult.w_neg_z[8]
.sym 137629 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 137631 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137632 bf_stage1_0_4.twid_mult.multiplier_I.p[13]
.sym 137633 bf_stage1_0_4.twid_mult.multiplier_I.t[13]
.sym 137635 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 137636 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137637 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 137639 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 137640 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137641 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 137643 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 137644 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 137645 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 137647 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 137648 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 137649 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 137652 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 137653 bf_stage1_0_4.twid_mult.w_neg_z[9]
.sym 137656 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 137657 bf_stage1_0_4.twid_mult.w_mult_i[13]
.sym 137659 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 137660 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 137661 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 137663 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 137664 bf_stage1_0_4.twid_mult.w_neg_z[12]
.sym 137665 bf_stage1_0_4.twid_mult.w_mult_i[12]
.sym 137667 bf_stage2_4_6.w_neg_b_im[1]
.sym 137668 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[2]
.sym 137669 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 137671 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137672 bf_stage2_4_6.w_e_re[6]
.sym 137673 bf_stage2_4_6.twid_mult.w_neg_y[5]
.sym 137675 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 137676 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 137677 bf_stage2_4_6.w_neg_b_im[2]
.sym 137681 bf_stage2_4_6.w_e_im[1]
.sym 137683 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137684 bf_stage2_4_6.w_e_re[5]
.sym 137685 bf_stage2_4_6.twid_mult.w_neg_y[4]
.sym 137686 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 137687 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 137688 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 137689 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 137690 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 137691 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 137692 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 137693 bf_stage1_0_4.twid_mult.w_neg_z[13]
.sym 137695 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137696 bf_stage2_4_6.w_e_re[6]
.sym 137697 bf_stage2_4_6.twid_mult.w_neg_y[5]
.sym 137699 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137700 bf_stage2_4_6.w_e_re[5]
.sym 137701 bf_stage2_4_6.twid_mult.w_neg_y[4]
.sym 137703 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137708 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137709 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137712 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137713 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 137716 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 137717 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 137720 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 137721 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 137724 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 137725 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 137728 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 137729 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 137732 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 137733 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 137736 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 137737 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 137738 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 137739 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[1]
.sym 137740 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[2]
.sym 137741 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[3]
.sym 137749 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 137752 bf_stage1_5_7.twid_mult.multiplier_R.count[3]
.sym 137753 bf_stage1_5_7.twid_mult.multiplier_R.count[4]
.sym 137754 bf_stage2_4_6.w_e_im[1]
.sym 137760 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 137761 PIN_1$SB_IO_OUT
.sym 137764 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 137765 stage_1_valid
.sym 137767 bf_stage1_5_7.twid_mult.multiplier_R.count[0]
.sym 137772 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 137773 bf_stage1_5_7.twid_mult.multiplier_R.count[0]
.sym 137776 bf_stage1_5_7.twid_mult.multiplier_R.count[2]
.sym 137777 bf_stage1_5_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 137780 bf_stage1_5_7.twid_mult.multiplier_R.count[3]
.sym 137781 bf_stage1_5_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 137784 bf_stage1_5_7.twid_mult.multiplier_R.count[4]
.sym 137785 bf_stage1_5_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 137787 bf_stage1_5_7.twid_mult.multiplier_R.count[0]
.sym 137788 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 137789 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_2_I3[2]
.sym 137791 bf_stage1_5_7.twid_mult.multiplier_R.count[2]
.sym 137792 bf_stage1_5_7.twid_mult.multiplier_R.count[3]
.sym 137793 bf_stage1_5_7.twid_mult.multiplier_R.count[4]
.sym 137797 bf_stage1_5_7.twid_mult.multiplier_R.count[0]
.sym 137799 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137800 bf_stage1_2_6.twid_mult.multiplier_R.p[13]
.sym 137801 bf_stage1_2_6.twid_mult.multiplier_R.t[13]
.sym 137803 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137804 bf_stage1_2_6.twid_mult.multiplier_R.p[11]
.sym 137805 bf_stage1_2_6.twid_mult.multiplier_R.t[11]
.sym 137807 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137808 bf_stage1_2_6.twid_mult.multiplier_R.p[14]
.sym 137809 bf_stage1_2_6.twid_mult.multiplier_R.t[14]
.sym 137811 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137812 bf_stage1_2_6.twid_mult.multiplier_R.p[12]
.sym 137813 bf_stage1_2_6.twid_mult.multiplier_R.t[12]
.sym 137815 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137816 bf_stage1_2_6.twid_mult.multiplier_R.p[9]
.sym 137817 bf_stage1_2_6.twid_mult.multiplier_R.t[9]
.sym 137820 bf_stage1_2_6.twid_mult.multiplier_R.p[7]
.sym 137821 bf_stage1_2_6.twid_mult.multiplier_R.t[7]
.sym 137822 bf_stage1_2_6.twid_mult.multiplier_R.p[7]
.sym 137823 bf_stage1_2_6.twid_mult.multiplier_R.t[7]
.sym 137824 bf_stage1_2_6.twid_mult.multiplier_R.p[8]
.sym 137825 bf_stage1_2_6.twid_mult.multiplier_R.t[8]
.sym 137827 bf_stage1_2_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137828 bf_stage1_2_6.twid_mult.multiplier_R.p[10]
.sym 137829 bf_stage1_2_6.twid_mult.multiplier_R.t[10]
.sym 137841 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 137845 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 137848 bf_stage2_4_6.twid_mult.multiplier_R.state[0]
.sym 137849 stage_1_valid
.sym 137854 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 137859 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 137860 stage_1_valid
.sym 137861 bf_stage2_4_6.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 137864 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[2]
.sym 137865 bf_stage1_5_7.twid_mult.multiplier_R.state[0]
.sym 137866 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 137872 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 137873 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 137877 bf_stage1_5_7.twid_mult.multiplier_R.state[0]
.sym 137883 stage_1_valid
.sym 137884 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I2[1]
.sym 137885 bf_stage1_5_7.twid_mult.multiplier_R.state[0]
.sym 137888 bf_stage1_5_7.twid_mult.multiplier_R.state[0]
.sym 137889 stage_1_valid
.sym 137892 bf_stage1_5_7.twid_mult.multiplier_R.state[0]
.sym 137893 stage_1_valid
.sym 137928 bf_stage1_5_7.twid_mult.multiplier_I.state[0]
.sym 137929 stage_1_valid
.sym 137932 bf_stage2_4_6.twid_mult.multiplier_Z.count[4]
.sym 137933 bf_stage2_4_6.twid_mult.multiplier_Z.count[3]
.sym 137942 bf_stage2_4_6.twid_mult.multiplier_Z.count[0]
.sym 137943 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 137944 bf_stage2_4_6.twid_mult.multiplier_Z.count[4]
.sym 137945 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[3]
.sym 137946 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 137947 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 137948 stage_1_valid
.sym 137949 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 137953 bf_stage1_5_7.twid_mult.multiplier_I.state[0]
.sym 137954 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 137959 bf_stage1_5_7.twid_mult.multiplier_Z.count[0]
.sym 137964 bf_stage1_5_7.twid_mult.multiplier_Z.count[1]
.sym 137965 bf_stage1_5_7.twid_mult.multiplier_Z.count[0]
.sym 137968 bf_stage1_5_7.twid_mult.multiplier_Z.count[2]
.sym 137969 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 137972 bf_stage1_5_7.twid_mult.multiplier_Z.count[3]
.sym 137973 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 137976 bf_stage1_5_7.twid_mult.multiplier_Z.count[4]
.sym 137977 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 137979 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137980 bf_stage1_5_7.twid_mult.multiplier_I.p[13]
.sym 137981 bf_stage1_5_7.twid_mult.multiplier_I.t[13]
.sym 137985 bf_stage1_5_7.twid_mult.multiplier_Z.count[0]
.sym 137986 bf_stage1_5_7.twid_mult.multiplier_Z.count[0]
.sym 137987 bf_stage1_5_7.twid_mult.multiplier_Z.count[1]
.sym 137988 bf_stage1_5_7.twid_mult.multiplier_Z.count[2]
.sym 137989 bf_stage1_5_7.twid_mult.multiplier_Z.count[3]
.sym 137990 bf_stage1_5_7.twid_mult.multiplier_I.t[10]
.sym 137994 bf_stage1_5_7.twid_mult.multiplier_I.t[12]
.sym 137998 bf_stage1_5_7.twid_mult.multiplier_I.t[9]
.sym 138002 bf_stage1_5_7.twid_mult.multiplier_I.t[13]
.sym 138006 bf_stage1_5_7.twid_mult.multiplier_I.t[8]
.sym 138010 $PACKER_GND_NET
.sym 138014 bf_stage1_5_7.twid_mult.multiplier_I.t[11]
.sym 138018 bf_stage1_5_7.twid_mult.multiplier_I.t[7]
.sym 138043 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138044 bf_stage1_5_7.twid_mult.multiplier_I.p[12]
.sym 138045 bf_stage1_5_7.twid_mult.multiplier_I.t[12]
.sym 138047 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138048 bf_stage1_5_7.twid_mult.multiplier_I.p[14]
.sym 138049 bf_stage1_5_7.twid_mult.multiplier_I.t[14]
.sym 138051 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138052 bf_stage1_5_7.twid_mult.multiplier_I.p[12]
.sym 138053 bf_stage1_5_7.twid_mult.multiplier_I.t[12]
.sym 138058 bf_stage1_5_7.twid_mult.multiplier_R.t[9]
.sym 138062 $PACKER_GND_NET
.sym 138066 bf_stage1_5_7.twid_mult.multiplier_R.t[8]
.sym 138074 bf_stage1_5_7.twid_mult.multiplier_R.t[10]
.sym 138082 bf_stage1_5_7.twid_mult.multiplier_R.t[7]
.sym 138086 bf_stage1_5_7.twid_mult.multiplier_R.t[13]
.sym 138102 bf_stage1_5_7.twid_mult.multiplier_R.t[11]
.sym 138114 bf_stage1_5_7.twid_mult.multiplier_R.t[12]
.sym 138247 bf_stage1_0_4.twid_mult.multiplier_Z.count[0]
.sym 138252 bf_stage1_0_4.twid_mult.multiplier_Z.count[1]
.sym 138256 bf_stage1_0_4.twid_mult.multiplier_Z.count[2]
.sym 138257 bf_stage1_0_4.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 138260 bf_stage1_0_4.twid_mult.multiplier_Z.count[3]
.sym 138261 bf_stage1_0_4.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 138264 bf_stage1_0_4.twid_mult.multiplier_Z.count[4]
.sym 138265 bf_stage1_0_4.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 138272 bf_stage1_0_4.twid_mult.multiplier_Z.count[1]
.sym 138273 bf_stage1_0_4.twid_mult.multiplier_Z.count[0]
.sym 138277 bf_stage1_0_4.twid_mult.multiplier_Z.count[0]
.sym 138283 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_I1[0]
.sym 138284 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 138285 bf_stage1_0_4.twid_mult.multiplier_Z.count[4]
.sym 138291 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I2_SB_LUT4_O_I1[0]
.sym 138292 bf_stage1_0_4.twid_mult.multiplier_Z.count[4]
.sym 138293 bf_stage1_0_4.twid_mult.multiplier_Z.count[3]
.sym 138294 bf_stage1_0_4.twid_mult.multiplier_Z.count[0]
.sym 138295 bf_stage1_0_4.twid_mult.multiplier_Z.count[1]
.sym 138296 bf_stage1_0_4.twid_mult.multiplier_Z.count[2]
.sym 138297 bf_stage1_0_4.twid_mult.multiplier_Z.count[3]
.sym 138298 bf_stage1_0_4.twid_mult.multiplier_R.t[5]
.sym 138303 bf_stage1_0_4.twid_mult.multiplier_Z.count[0]
.sym 138304 bf_stage1_0_4.twid_mult.multiplier_Z.count[1]
.sym 138305 bf_stage1_0_4.twid_mult.multiplier_Z.count[2]
.sym 138310 bf_stage1_0_4.twid_mult.multiplier_R.t[7]
.sym 138314 bf_stage1_0_4.twid_mult.multiplier_R.t[9]
.sym 138318 bf_stage1_0_4.twid_mult.multiplier_R.t[8]
.sym 138322 bf_stage1_0_4.twid_mult.multiplier_R.t[10]
.sym 138326 bf_stage1_0_4.twid_mult.multiplier_R.t[6]
.sym 138331 PIN_1$SB_IO_OUT
.sym 138332 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I2[1]
.sym 138333 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 138339 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138340 bf_stage1_0_4.twid_mult.multiplier_R.p[8]
.sym 138341 bf_stage1_0_4.twid_mult.multiplier_R.t[8]
.sym 138342 bf_stage1_2_6.twid_mult.multiplier_Z.t[1]
.sym 138346 bf_stage1_2_6.twid_mult.multiplier_Z.t[11]
.sym 138351 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138352 bf_stage1_0_4.twid_mult.multiplier_R.p[9]
.sym 138353 bf_stage1_0_4.twid_mult.multiplier_R.t[9]
.sym 138354 bf_stage1_2_6.twid_mult.multiplier_Z.t[13]
.sym 138358 bf_stage1_2_6.twid_mult.multiplier_Z.t[12]
.sym 138363 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138364 bf_stage1_0_4.twid_mult.multiplier_R.p[10]
.sym 138365 bf_stage1_0_4.twid_mult.multiplier_R.t[10]
.sym 138366 bf_stage1_2_6.twid_mult.multiplier_Z.t[2]
.sym 138371 bf_stage1_0_4.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138372 bf_stage1_0_4.twid_mult.multiplier_R.p[11]
.sym 138373 bf_stage1_0_4.twid_mult.multiplier_R.t[11]
.sym 138378 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 138383 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 138384 PIN_1$SB_IO_OUT
.sym 138385 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 138387 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138388 bf_stage1_0_4.twid_mult.multiplier_Z.p[12]
.sym 138389 bf_stage1_0_4.twid_mult.multiplier_Z.t[12]
.sym 138391 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138392 bf_stage1_0_4.twid_mult.multiplier_Z.p[13]
.sym 138393 bf_stage1_0_4.twid_mult.multiplier_Z.t[13]
.sym 138397 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 138400 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 138401 PIN_1$SB_IO_OUT
.sym 138406 bf_stage1_0_4.twid_mult.multiplier_Z.p[12]
.sym 138410 bf_stage1_0_4.twid_mult.multiplier_Z.p[5]
.sym 138411 bf_stage1_0_4.twid_mult.multiplier_Z.t[5]
.sym 138412 bf_stage1_0_4.twid_mult.multiplier_Z.p[4]
.sym 138413 bf_stage1_0_4.twid_mult.multiplier_Z.t[4]
.sym 138414 bf_stage1_0_4.twid_mult.multiplier_Z.p[14]
.sym 138421 bf_stage1_0_4.twid_mult.multiplier_Z.t[4]
.sym 138422 bf_stage1_0_4.twid_mult.multiplier_Z.p[13]
.sym 138426 bf_stage1_0_4.twid_mult.multiplier_Z.p[6]
.sym 138431 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138432 bf_stage1_0_4.twid_mult.multiplier_Z.p[7]
.sym 138433 bf_stage1_0_4.twid_mult.multiplier_Z.t[7]
.sym 138435 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138436 bf_stage1_0_4.twid_mult.multiplier_Z.p[6]
.sym 138437 bf_stage1_0_4.twid_mult.multiplier_Z.t[6]
.sym 138438 bf_stage1_0_4.twid_mult.multiplier_R.p[5]
.sym 138442 bf_stage1_0_4.twid_mult.multiplier_R.p[14]
.sym 138446 bf_stage1_0_4.twid_mult.multiplier_R.p[6]
.sym 138451 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 138452 bf_stage1_0_4.twid_mult.w_mult_z[6]
.sym 138453 bf_stage1_0_4.twid_mult.w_mult_r[6]
.sym 138454 bf_stage1_0_4.twid_mult.w_mult_z[5]
.sym 138455 bf_stage1_0_4.twid_mult.w_mult_r[5]
.sym 138456 bf_stage1_0_4.twid_mult.w_mult_z[4]
.sym 138457 bf_stage1_0_4.twid_mult.w_mult_r[4]
.sym 138458 bf_stage1_0_4.twid_mult.multiplier_R.p[4]
.sym 138462 bf_stage1_0_4.twid_mult.multiplier_R.p[13]
.sym 138466 bf_stage1_0_4.twid_mult.multiplier_R.p[7]
.sym 138470 bf_stage1_0_4.twid_mult.multiplier_Z.p[7]
.sym 138474 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138475 bf_stage1_0_4.twid_mult.w_mult_z[7]
.sym 138476 bf_stage1_0_4.twid_mult.w_mult_r[7]
.sym 138477 bf_stage1_0_4.twid_mult.w_mult_r[8]
.sym 138479 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138480 bf_stage1_0_4.twid_mult.w_mult_z[7]
.sym 138481 bf_stage1_0_4.twid_mult.w_mult_r[7]
.sym 138482 bf_stage1_0_4.twid_mult.multiplier_Z.p[5]
.sym 138486 bf_stage1_0_4.twid_mult.multiplier_Z.p[4]
.sym 138490 bf_stage1_0_4.twid_mult.multiplier_Z.p[8]
.sym 138494 bf_stage1_0_4.twid_mult.multiplier_Z.p[10]
.sym 138498 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 138499 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138500 bf_stage1_0_4.twid_mult.w_mult_z[7]
.sym 138501 bf_stage1_0_4.twid_mult.w_mult_r[7]
.sym 138505 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 138509 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 138511 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 138512 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 138513 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 138514 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 138515 bf_stage1_0_4.twid_mult.w_mult_r[12]
.sym 138516 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 138517 bf_stage1_0_4.twid_mult.w_mult_r[13]
.sym 138518 bf_stage1_0_4.twid_mult.multiplier_Z.p[11]
.sym 138523 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 138524 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 138525 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 138526 bf_stage1_0_4.twid_mult.multiplier_Z.p[9]
.sym 138532 bf_stage1_0_4.twid_mult.w_mult_z[14]
.sym 138533 bf_stage1_0_4.twid_mult.w_mult_r[14]
.sym 138534 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 138535 bf_stage1_0_4.twid_mult.w_mult_r[13]
.sym 138536 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 138537 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 138541 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 138545 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 138546 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I0[0]
.sym 138547 bf_stage2_4_6.w_neg_b_re[2]
.sym 138548 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 138549 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 138550 bf_stage1_0_4.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 138554 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I0[0]
.sym 138555 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 138556 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 138557 bf_stage2_4_6.w_neg_b_re[2]
.sym 138559 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 138560 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 138561 bf_stage2_4_6.w_neg_b_re[1]
.sym 138563 bf_stage2_4_6.w_neg_b_re[1]
.sym 138564 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 138565 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 138567 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 138572 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 138573 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 138576 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 138577 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 138580 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 138581 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 138584 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 138585 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 138588 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 138589 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 138592 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 138593 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 138596 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 138597 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 138599 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 138600 bf_stage2_4_6.w_neg_b_re[6]
.sym 138601 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 138603 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 138604 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 138605 bf_stage2_4_6.w_neg_b_re[7]
.sym 138607 bf_stage1_0_4.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138608 bf_stage1_0_4.twid_mult.multiplier_I.p[10]
.sym 138609 bf_stage1_0_4.twid_mult.multiplier_I.t[10]
.sym 138611 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 138612 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 138613 bf_stage2_4_6.w_neg_b_re[7]
.sym 138614 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 138615 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 138616 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 138617 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 138618 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 138619 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 138620 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 138621 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 138623 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 138624 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 138625 bf_stage2_4_6.w_neg_b_re[6]
.sym 138628 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 138629 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 138631 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 138632 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 138633 bf_stage1_0_4.twid_mult.w_neg_z[9]
.sym 138634 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 138635 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 138636 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 138637 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 138639 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 138640 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 138641 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 138643 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138644 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 138645 bf_stage1_0_4.twid_mult.w_neg_z[8]
.sym 138647 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 138648 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 138649 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 138651 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138652 bf_stage1_0_4.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 138653 bf_stage1_0_4.twid_mult.w_neg_z[8]
.sym 138654 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 138658 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 138659 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 138660 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 138661 bf_stage1_0_4.twid_mult.w_mult_z[13]
.sym 138667 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 138668 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 138669 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 138675 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 138676 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 138677 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[2]
.sym 138680 bf_stage2_4_6.w_e_re[1]
.sym 138681 bf_stage2_4_6.w_e_im[1]
.sym 138683 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 138684 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 138685 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 138688 bf_stage2_4_6.w_e_re[1]
.sym 138689 bf_stage2_4_6.w_e_im[1]
.sym 138692 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 138693 bf_stage2_4_6.w_neg_b_im[1]
.sym 138695 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 138696 bf_stage2_4_6.w_e_re[2]
.sym 138697 bf_stage2_4_6.twid_mult.w_neg_y[1]
.sym 138699 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138700 bf_stage2_4_6.w_e_re[3]
.sym 138701 bf_stage2_4_6.twid_mult.w_neg_y[2]
.sym 138703 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 138704 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138705 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 138707 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 138708 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138709 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 138711 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 138712 bf_stage2_4_6.w_e_re[2]
.sym 138713 bf_stage2_4_6.twid_mult.w_neg_y[1]
.sym 138715 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138716 bf_stage2_4_6.w_e_re[4]
.sym 138717 bf_stage2_4_6.twid_mult.w_neg_y[3]
.sym 138719 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138720 bf_stage2_4_6.w_e_re[4]
.sym 138721 bf_stage2_4_6.twid_mult.w_neg_y[3]
.sym 138724 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138725 bf_stage2_4_6.twid_mult.w_neg_y[2]
.sym 138726 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 138731 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 138732 bf_stage2_4_6.w_e_re[8]
.sym 138733 bf_stage2_4_6.twid_mult.w_neg_y[7]
.sym 138735 bf_stage2_4_6.w_e_re[7]
.sym 138736 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138737 bf_stage2_4_6.twid_mult.w_neg_y[6]
.sym 138741 bf_stage3_4_5.twid_mult.multiplier_R.state[0]
.sym 138742 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[5]
.sym 138743 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 138744 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 138745 bf_stage1_5_7.twid_mult.multiplier_R.count[2]
.sym 138746 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I0[0]
.sym 138747 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I0[1]
.sym 138748 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I0[2]
.sym 138749 bf_stage1_5_7.twid_mult.multiplier_R.count[0]
.sym 138751 bf_stage2_4_6.w_e_re[7]
.sym 138752 bf_stage2_4_6.twid_mult.w_neg_y[6]
.sym 138753 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138759 bf_stage3_4_5.twid_mult.multiplier_Z.count[0]
.sym 138764 bf_stage3_4_5.twid_mult.multiplier_Z.count[1]
.sym 138768 bf_stage3_4_5.twid_mult.multiplier_Z.count[2]
.sym 138769 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 138772 bf_stage3_4_5.twid_mult.multiplier_Z.count[3]
.sym 138773 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 138776 bf_stage3_4_5.twid_mult.multiplier_Z.count[4]
.sym 138777 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 138779 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 138780 bf_stage2_4_6.w_e_re[8]
.sym 138781 bf_stage2_4_6.twid_mult.w_neg_y[7]
.sym 138784 bf_stage3_4_5.twid_mult.multiplier_Z.count[1]
.sym 138785 bf_stage3_4_5.twid_mult.multiplier_Z.count[0]
.sym 138789 bf_stage3_4_5.twid_mult.multiplier_Z.count[0]
.sym 138790 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 138794 bf_stage3_4_5.twid_mult.multiplier_Z.count[4]
.sym 138795 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 138796 stage_2_valid
.sym 138797 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 138799 bf_stage3_4_5.twid_mult.multiplier_Z.count[1]
.sym 138800 bf_stage3_4_5.twid_mult.multiplier_Z.count[2]
.sym 138801 bf_stage3_4_5.twid_mult.multiplier_Z.count[3]
.sym 138803 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 138804 stage_2_valid
.sym 138805 bf_stage3_4_5.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 138809 bf_stage1_0_4.twid_mult.multiplier_R.state[0]
.sym 138810 bf_stage3_4_5.twid_mult.multiplier_Z.count[0]
.sym 138811 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 138812 bf_stage3_4_5.twid_mult.multiplier_Z.count[4]
.sym 138813 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[3]
.sym 138814 bf_stage3_4_5.twid_mult.multiplier_Z.count[0]
.sym 138815 bf_stage3_4_5.twid_mult.multiplier_Z.count[1]
.sym 138816 bf_stage3_4_5.twid_mult.multiplier_Z.count[2]
.sym 138817 bf_stage3_4_5.twid_mult.multiplier_Z.count[3]
.sym 138823 bf_stage1_5_7.twid_mult.multiplier_I.count[0]
.sym 138828 bf_stage1_5_7.twid_mult.multiplier_I.count[1]
.sym 138829 bf_stage1_5_7.twid_mult.multiplier_I.count[0]
.sym 138832 bf_stage1_5_7.twid_mult.multiplier_I.count[2]
.sym 138833 bf_stage1_5_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 138836 bf_stage1_5_7.twid_mult.multiplier_I.count[3]
.sym 138837 bf_stage1_5_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 138840 bf_stage1_5_7.twid_mult.multiplier_I.count[4]
.sym 138841 bf_stage1_5_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 138845 bf_stage1_5_7.twid_mult.multiplier_I.count[0]
.sym 138847 bf_stage1_5_7.twid_mult.multiplier_I.count[0]
.sym 138848 bf_stage1_5_7.twid_mult.multiplier_I.count[4]
.sym 138849 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I3[2]
.sym 138851 bf_stage1_5_7.twid_mult.multiplier_I.count[1]
.sym 138852 bf_stage1_5_7.twid_mult.multiplier_I.count[2]
.sym 138853 bf_stage1_5_7.twid_mult.multiplier_I.count[3]
.sym 138858 bf_stage1_5_7.twid_mult.multiplier_Z.t[0]
.sym 138859 bf_stage1_5_7.twid_mult.multiplier_Z.p[0]
.sym 138860 bf_stage1_5_7.twid_mult.multiplier_Z.t[1]
.sym 138861 bf_stage1_5_7.twid_mult.multiplier_Z.p[1]
.sym 138862 bf_stage1_5_7.twid_mult.multiplier_Z.t[1]
.sym 138863 bf_stage1_5_7.twid_mult.multiplier_Z.p[1]
.sym 138864 bf_stage1_5_7.twid_mult.multiplier_Z.p[0]
.sym 138865 bf_stage1_5_7.twid_mult.multiplier_Z.t[0]
.sym 138868 bf_stage1_5_7.twid_mult.multiplier_Z.t[0]
.sym 138869 bf_stage1_5_7.twid_mult.multiplier_Z.p[0]
.sym 138871 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138872 bf_stage1_5_7.twid_mult.multiplier_Z.t[2]
.sym 138873 bf_stage1_5_7.twid_mult.multiplier_Z.p[2]
.sym 138879 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138880 bf_stage1_5_7.twid_mult.multiplier_Z.t[3]
.sym 138881 bf_stage1_5_7.twid_mult.multiplier_Z.p[3]
.sym 138883 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138884 bf_stage1_5_7.twid_mult.multiplier_Z.t[2]
.sym 138885 bf_stage1_5_7.twid_mult.multiplier_Z.p[2]
.sym 138886 bf_stage1_5_7.twid_mult.multiplier_Z.p[1]
.sym 138898 bf_stage1_5_7.twid_mult.multiplier_Z.p[0]
.sym 138910 bf_stage1_5_7.twid_mult.multiplier_Z.p[2]
.sym 138919 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138920 bf_stage1_5_7.twid_mult.multiplier_Z.t[12]
.sym 138921 bf_stage1_5_7.twid_mult.multiplier_Z.p[12]
.sym 138923 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138924 bf_stage1_5_7.twid_mult.multiplier_Z.t[8]
.sym 138925 bf_stage1_5_7.twid_mult.multiplier_Z.p[8]
.sym 138927 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138928 bf_stage1_5_7.twid_mult.multiplier_Z.t[13]
.sym 138929 bf_stage1_5_7.twid_mult.multiplier_Z.p[13]
.sym 138931 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138932 bf_stage1_5_7.twid_mult.multiplier_Z.t[12]
.sym 138933 bf_stage1_5_7.twid_mult.multiplier_Z.p[12]
.sym 138935 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138936 bf_stage1_5_7.twid_mult.multiplier_Z.t[7]
.sym 138937 bf_stage1_5_7.twid_mult.multiplier_Z.p[7]
.sym 138939 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138940 bf_stage1_5_7.twid_mult.multiplier_Z.p[14]
.sym 138941 bf_stage1_5_7.twid_mult.multiplier_Z.t[14]
.sym 138943 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138944 bf_stage1_5_7.twid_mult.multiplier_Z.t[8]
.sym 138945 bf_stage1_5_7.twid_mult.multiplier_Z.p[8]
.sym 138947 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138948 bf_stage1_5_7.twid_mult.multiplier_Z.t[13]
.sym 138949 bf_stage1_5_7.twid_mult.multiplier_Z.p[13]
.sym 138952 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 138953 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 138957 bf_stage1_5_7.twid_mult.w_mult_z[10]
.sym 138961 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 138962 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 138963 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[1]
.sym 138964 stage_1_valid
.sym 138965 bf_stage1_5_7.twid_mult.multiplier_I.state[0]
.sym 138968 bf_stage1_5_7.twid_mult.multiplier_I.state[0]
.sym 138969 stage_1_valid
.sym 138970 bf_stage1_5_7.twid_mult.multiplier_Z.p[8]
.sym 138976 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 138977 bf_stage1_5_7.twid_mult.multiplier_I.state[0]
.sym 138978 bf_stage1_5_7.twid_mult.multiplier_Z.p[13]
.sym 138982 bf_stage1_5_7.twid_mult.multiplier_Z.p[12]
.sym 138986 bf_stage1_5_7.twid_mult.multiplier_Z.p[11]
.sym 138991 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[0]
.sym 138992 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 138993 bf_stage1_5_7.twid_mult.multiplier_Z.count[4]
.sym 138995 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138996 bf_stage1_5_7.twid_mult.multiplier_Z.t[11]
.sym 138997 bf_stage1_5_7.twid_mult.multiplier_Z.p[11]
.sym 138999 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139000 bf_stage1_5_7.twid_mult.w_mult_z[10]
.sym 139001 bf_stage1_5_7.twid_mult.w_mult_r[10]
.sym 139003 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139004 bf_stage1_5_7.twid_mult.w_mult_z[10]
.sym 139005 bf_stage1_5_7.twid_mult.w_mult_r[10]
.sym 139007 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139008 bf_stage1_5_7.twid_mult.multiplier_I.p[10]
.sym 139009 bf_stage1_5_7.twid_mult.multiplier_I.t[10]
.sym 139010 bf_stage1_5_7.twid_mult.multiplier_Z.p[10]
.sym 139015 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139016 bf_stage1_5_7.twid_mult.multiplier_I.p[11]
.sym 139017 bf_stage1_5_7.twid_mult.multiplier_I.t[11]
.sym 139018 bf_stage1_5_7.twid_mult.multiplier_R.p[12]
.sym 139026 bf_stage1_5_7.twid_mult.multiplier_R.p[7]
.sym 139030 bf_stage1_5_7.twid_mult.multiplier_R.p[8]
.sym 139034 bf_stage1_5_7.twid_mult.multiplier_R.p[10]
.sym 139042 bf_stage1_5_7.twid_mult.multiplier_R.p[9]
.sym 139046 bf_stage1_5_7.twid_mult.multiplier_R.p[13]
.sym 139054 bf_stage1_5_7.twid_mult.multiplier_R.p[11]
.sym 139066 bf_stage1_5_7.twid_mult.multiplier_R.p[14]
.sym 139079 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139080 bf_stage1_5_7.twid_mult.multiplier_R.p[9]
.sym 139081 bf_stage1_5_7.twid_mult.multiplier_R.t[9]
.sym 139083 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139084 bf_stage1_5_7.twid_mult.multiplier_R.p[9]
.sym 139085 bf_stage1_5_7.twid_mult.multiplier_R.t[9]
.sym 139088 bf_stage1_5_7.twid_mult.multiplier_R.p[7]
.sym 139089 bf_stage1_5_7.twid_mult.multiplier_R.t[7]
.sym 139091 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139092 bf_stage1_5_7.twid_mult.multiplier_R.p[10]
.sym 139093 bf_stage1_5_7.twid_mult.multiplier_R.t[10]
.sym 139094 bf_stage1_5_7.twid_mult.multiplier_R.p[7]
.sym 139095 bf_stage1_5_7.twid_mult.multiplier_R.t[7]
.sym 139096 bf_stage1_5_7.twid_mult.multiplier_R.p[8]
.sym 139097 bf_stage1_5_7.twid_mult.multiplier_R.t[8]
.sym 139098 bf_stage1_5_7.twid_mult.multiplier_R.p[8]
.sym 139099 bf_stage1_5_7.twid_mult.multiplier_R.t[8]
.sym 139100 bf_stage1_5_7.twid_mult.multiplier_R.p[7]
.sym 139101 bf_stage1_5_7.twid_mult.multiplier_R.t[7]
.sym 139103 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139104 bf_stage1_5_7.twid_mult.multiplier_R.p[11]
.sym 139105 bf_stage1_5_7.twid_mult.multiplier_R.t[11]
.sym 139107 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139108 bf_stage1_5_7.twid_mult.multiplier_R.p[10]
.sym 139109 bf_stage1_5_7.twid_mult.multiplier_R.t[10]
.sym 139111 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139112 bf_stage1_5_7.twid_mult.multiplier_R.p[12]
.sym 139113 bf_stage1_5_7.twid_mult.multiplier_R.t[12]
.sym 139119 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139120 bf_stage1_5_7.twid_mult.multiplier_R.p[12]
.sym 139121 bf_stage1_5_7.twid_mult.multiplier_R.t[12]
.sym 139123 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139124 bf_stage1_5_7.twid_mult.multiplier_R.p[13]
.sym 139125 bf_stage1_5_7.twid_mult.multiplier_R.t[13]
.sym 139127 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139128 bf_stage1_5_7.twid_mult.multiplier_R.p[13]
.sym 139129 bf_stage1_5_7.twid_mult.multiplier_R.t[13]
.sym 139131 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139132 bf_stage1_5_7.twid_mult.multiplier_R.p[14]
.sym 139133 bf_stage1_5_7.twid_mult.multiplier_R.t[14]
.sym 139135 bf_stage1_5_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139136 bf_stage1_5_7.twid_mult.multiplier_R.p[11]
.sym 139137 bf_stage1_5_7.twid_mult.multiplier_R.t[11]
.sym 139162 bf_stage2_4_6.twid_mult.multiplier_Z.t[13]
.sym 139163 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139164 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 139165 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 139287 PIN_1$SB_IO_OUT
.sym 139288 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 139289 bf_stage1_1_5.twid_mult.multiplier_R.state[0]
.sym 139297 bf_stage1_1_5.twid_mult.multiplier_R.state[0]
.sym 139298 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 139309 PIN_1$SB_IO_OUT
.sym 139330 bf_stage1_2_6.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 139335 bf_stage1_3_7.twid_mult.multiplier_I.count[0]
.sym 139340 bf_stage1_3_7.twid_mult.multiplier_I.count[1]
.sym 139344 bf_stage1_3_7.twid_mult.multiplier_I.count[2]
.sym 139345 bf_stage1_3_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 139348 bf_stage1_3_7.twid_mult.multiplier_I.count[3]
.sym 139349 bf_stage1_3_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 139352 bf_stage1_3_7.twid_mult.multiplier_I.count[4]
.sym 139353 bf_stage1_3_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 139357 bf_stage1_3_7.twid_mult.multiplier_I.count[0]
.sym 139360 bf_stage1_3_7.twid_mult.multiplier_I.count[1]
.sym 139361 bf_stage1_3_7.twid_mult.multiplier_I.count[0]
.sym 139363 bf_stage1_3_7.twid_mult.multiplier_I.count[1]
.sym 139364 bf_stage1_3_7.twid_mult.multiplier_I.count[3]
.sym 139365 bf_stage1_3_7.twid_mult.multiplier_I.state[0]
.sym 139367 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139368 bf_stage1_0_4.twid_mult.multiplier_Z.p[11]
.sym 139369 bf_stage1_0_4.twid_mult.multiplier_Z.t[11]
.sym 139370 bf_stage1_0_4.twid_mult.multiplier_Z.t[13]
.sym 139375 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139376 bf_stage1_0_4.twid_mult.multiplier_Z.p[10]
.sym 139377 bf_stage1_0_4.twid_mult.multiplier_Z.t[10]
.sym 139378 bf_stage1_3_7.twid_mult.multiplier_I.count[0]
.sym 139379 bf_stage1_3_7.twid_mult.multiplier_I.count[2]
.sym 139380 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O[3]
.sym 139381 bf_stage1_3_7.twid_mult.multiplier_I.count[4]
.sym 139385 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 139386 bf_stage1_0_4.twid_mult.multiplier_Z.t[10]
.sym 139390 bf_stage1_3_7.twid_mult.multiplier_I.count[4]
.sym 139391 bf_stage1_3_7.twid_mult.multiplier_I.count[0]
.sym 139392 bf_stage1_3_7.twid_mult.multiplier_I.count[2]
.sym 139393 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O[3]
.sym 139394 bf_stage1_0_4.twid_mult.multiplier_Z.t[11]
.sym 139398 bf_stage1_0_4.twid_mult.multiplier_Z.t[9]
.sym 139402 bf_stage1_0_4.twid_mult.multiplier_Z.t[8]
.sym 139406 bf_stage1_0_4.twid_mult.multiplier_Z.t[12]
.sym 139410 bf_stage1_0_4.twid_mult.multiplier_Z.t[6]
.sym 139414 $PACKER_GND_NET
.sym 139418 bf_stage1_0_4.twid_mult.multiplier_Z.t[4]
.sym 139422 bf_stage1_0_4.twid_mult.multiplier_Z.t[5]
.sym 139426 bf_stage1_0_4.twid_mult.multiplier_Z.t[7]
.sym 139432 bf_stage1_3_7.twid_mult.multiplier_I.p[2]
.sym 139433 bf_stage1_3_7.twid_mult.multiplier_I.t[2]
.sym 139437 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 139441 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 139444 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 139445 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 139454 bf_stage1_3_7.twid_mult.multiplier_I.p[2]
.sym 139455 bf_stage1_3_7.twid_mult.multiplier_I.t[2]
.sym 139456 bf_stage1_3_7.twid_mult.multiplier_I.p[3]
.sym 139457 bf_stage1_3_7.twid_mult.multiplier_I.t[3]
.sym 139460 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 139461 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 139470 bf_stage1_0_4.twid_mult.multiplier_R.p[8]
.sym 139474 bf_stage1_0_4.twid_mult.multiplier_R.p[9]
.sym 139478 bf_stage1_0_4.twid_mult.multiplier_R.p[11]
.sym 139486 bf_stage1_0_4.twid_mult.multiplier_R.p[10]
.sym 139490 bf_stage1_0_4.twid_mult.multiplier_R.p[12]
.sym 139495 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139496 bf_stage1_0_4.twid_mult.multiplier_Z.p[9]
.sym 139497 bf_stage1_0_4.twid_mult.multiplier_Z.t[9]
.sym 139499 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139500 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 139501 bf_stage1_0_4.twid_mult.w_mult_r[8]
.sym 139503 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139504 bf_stage1_3_7.twid_mult.multiplier_I.p[9]
.sym 139505 bf_stage1_3_7.twid_mult.multiplier_I.t[9]
.sym 139507 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139508 bf_stage1_0_4.twid_mult.multiplier_Z.p[9]
.sym 139509 bf_stage1_0_4.twid_mult.multiplier_Z.t[9]
.sym 139511 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139512 bf_stage1_0_4.twid_mult.multiplier_Z.p[8]
.sym 139513 bf_stage1_0_4.twid_mult.multiplier_Z.t[8]
.sym 139515 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139516 bf_stage1_0_4.twid_mult.multiplier_Z.p[8]
.sym 139517 bf_stage1_0_4.twid_mult.multiplier_Z.t[8]
.sym 139519 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 139520 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 139521 bf_stage1_0_4.twid_mult.w_mult_r[9]
.sym 139523 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_I0[0]
.sym 139524 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 139525 bf_stage1_0_4.twid_mult.w_mult_r[10]
.sym 139526 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_I0[0]
.sym 139527 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 139528 bf_stage1_0_4.twid_mult.w_mult_r[10]
.sym 139529 bf_stage1_0_4.twid_mult.w_mult_r[11]
.sym 139530 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 139531 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 139532 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 139533 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 139534 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 139538 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139539 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 139540 bf_stage1_0_4.twid_mult.w_mult_r[8]
.sym 139541 bf_stage1_0_4.twid_mult.w_mult_r[9]
.sym 139542 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 139543 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 139544 bf_stage1_2_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 139545 bf_stage1_0_4.twid_mult.w_mult_z[8]
.sym 139546 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 139547 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 139548 bf_stage1_0_4.twid_mult.w_mult_r[9]
.sym 139549 bf_stage1_0_4.twid_mult.w_mult_r[10]
.sym 139550 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 139551 bf_stage1_0_4.twid_mult.w_mult_z[11]
.sym 139552 bf_stage1_0_4.twid_mult.w_mult_r[11]
.sym 139553 bf_stage1_0_4.twid_mult.w_mult_r[12]
.sym 139555 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 139556 PIN_1$SB_IO_OUT
.sym 139557 bf_stage1_0_4.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 139560 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 139561 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 139562 bf_stage1_0_4.twid_mult.multiplier_Z.state[0]
.sym 139567 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 139568 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 139569 bf_stage2_4_6.w_neg_b_re[3]
.sym 139571 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 139572 bf_stage2_4_6.w_neg_b_re[3]
.sym 139573 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 139574 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 139575 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 139576 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 139577 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 139578 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 139579 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 139580 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 139581 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 139582 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 139583 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 139584 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 139585 bf_stage1_0_4.twid_mult.w_mult_z[10]
.sym 139586 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 139587 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 139588 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 139589 bf_stage1_0_4.twid_mult.w_mult_z[9]
.sym 139591 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 139592 bf_stage2_4_6.w_neg_b_re[5]
.sym 139593 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 139594 bf_stage1_0_4.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 139599 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 139600 bf_stage2_4_6.w_neg_b_re[4]
.sym 139601 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 139603 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 139604 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 139605 bf_stage2_4_6.w_neg_b_re[5]
.sym 139608 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139609 bf_stage1_0_4.twid_mult.w_mult_z[11]
.sym 139610 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139611 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 139612 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 139613 bf_stage1_0_4.twid_mult.w_mult_z[11]
.sym 139614 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[0]
.sym 139615 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 139616 bf_stage1_0_4.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139617 bf_stage1_0_4.twid_mult.w_mult_z[11]
.sym 139619 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 139620 bf_stage2_4_6.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 139621 bf_stage2_4_6.w_neg_b_re[4]
.sym 139622 bf_stage2_4_6.w_e_re[8]
.sym 139626 bf_stage2_4_6.w_e_re[5]
.sym 139630 bf_stage2_4_6.w_e_re[6]
.sym 139636 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 139637 bf_stage1_0_4.twid_mult.w_mult_z[12]
.sym 139638 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 139639 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 139640 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 139641 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 139642 bf_stage2_4_6.w_e_re[1]
.sym 139646 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[5]
.sym 139647 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[10]
.sym 139648 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 139649 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 139650 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[0]
.sym 139651 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[4]
.sym 139652 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 139653 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 139654 bf_stage2_4_6.w_e_re[2]
.sym 139658 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[2]
.sym 139659 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[6]
.sym 139660 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 139661 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 139662 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[0]
.sym 139663 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[1]
.sym 139664 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 139665 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[0]
.sym 139666 bf_stage2_4_6.w_e_re[4]
.sym 139670 bf_stage2_4_6.w_e_re[3]
.sym 139674 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[1]
.sym 139675 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[3]
.sym 139676 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 139677 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 139678 bf_stage2_4_6.w_e_re[7]
.sym 139684 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[1]
.sym 139685 bf_stage1_5_7.w_neg_b_im[1]
.sym 139693 bf_stage1_5_7.w_e_im[2]
.sym 139694 bf_stage1_5_7.w_e_im[1]
.sym 139703 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 139704 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 139705 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 139706 bf_stage1_5_7.w_e_im[2]
.sym 139711 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 139712 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 139713 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 139715 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 139716 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 139717 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 139721 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139722 bf_stage1_5_7.w_e_im[4]
.sym 139726 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[0]
.sym 139727 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[4]
.sym 139728 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 139729 bf_stage1_5_7.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 139730 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[1]
.sym 139731 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[3]
.sym 139732 bf_stage1_5_7.twid_mult.multiplier_R.count[2]
.sym 139733 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 139734 bf_stage1_5_7.w_e_im[5]
.sym 139738 bf_stage1_5_7.w_e_im[3]
.sym 139742 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[2]
.sym 139743 bf_stage1_5_7.twid_mult.multiplier_R.input_0_exp[6]
.sym 139744 bf_stage1_5_7.twid_mult.multiplier_R.count[1]
.sym 139745 bf_stage1_5_7.twid_mult.multiplier_R.count[2]
.sym 139746 bf_stage1_5_7.w_e_im[6]
.sym 139751 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 139756 bf_stage3_4_5.twid_mult.multiplier_R.count[1]
.sym 139757 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 139760 bf_stage3_4_5.twid_mult.multiplier_R.count[2]
.sym 139761 bf_stage3_4_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 139764 bf_stage3_4_5.twid_mult.multiplier_R.count[3]
.sym 139765 bf_stage3_4_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 139768 bf_stage3_4_5.twid_mult.multiplier_R.count[4]
.sym 139769 bf_stage3_4_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 139772 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 139773 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 139776 bf_stage3_4_5.twid_mult.multiplier_R.state[0]
.sym 139777 stage_2_valid
.sym 139780 bf_stage3_4_5.twid_mult.multiplier_R.state[0]
.sym 139781 stage_2_valid
.sym 139782 bf_stage1_5_7.w_e_re[7]
.sym 139786 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 139787 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 139788 bf_stage3_4_5.twid_mult.multiplier_R.count[4]
.sym 139789 bf_stage3_4_5.twid_mult.multiplier_R.count[1]
.sym 139790 bf_stage3_4_5.twid_mult.multiplier_R.count[1]
.sym 139791 bf_stage3_4_5.twid_mult.multiplier_R.count[3]
.sym 139792 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I0_SB_LUT4_O_I2[2]
.sym 139793 bf_stage3_4_5.twid_mult.multiplier_R.count[4]
.sym 139794 bf_stage3_4_5.twid_mult.multiplier_R.count[4]
.sym 139795 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[10]
.sym 139796 bf_stage3_4_5.twid_mult.multiplier_R.count[3]
.sym 139797 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 139800 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I0[0]
.sym 139801 bf_stage3_4_5.twid_mult.multiplier_R.state[0]
.sym 139804 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 139805 bf_stage3_4_5.twid_mult.multiplier_R.count[2]
.sym 139806 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I0[0]
.sym 139807 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1[1]
.sym 139808 stage_2_valid
.sym 139809 bf_stage3_4_5.twid_mult.multiplier_R.state[0]
.sym 139810 bf_stage1_5_7.w_e_re[8]
.sym 139814 bf_stage1_5_7.w_e_re[4]
.sym 139818 bf_stage1_5_7.w_e_re[5]
.sym 139822 bf_stage1_5_7.w_e_re[6]
.sym 139826 bf_stage1_5_7.w_e_re[3]
.sym 139830 bf_stage1_5_7.w_e_re[1]
.sym 139834 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[2]
.sym 139835 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[6]
.sym 139836 bf_stage1_5_7.twid_mult.multiplier_I.count[1]
.sym 139837 bf_stage1_5_7.twid_mult.multiplier_I.count[2]
.sym 139838 bf_stage1_5_7.w_e_re[2]
.sym 139842 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[0]
.sym 139843 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[4]
.sym 139844 bf_stage1_5_7.twid_mult.multiplier_I.count[1]
.sym 139845 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 139852 bf_stage1_5_7.w_e_re[1]
.sym 139853 bf_stage1_5_7.w_e_im[1]
.sym 139857 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 139862 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[5]
.sym 139863 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[10]
.sym 139864 bf_stage1_5_7.twid_mult.multiplier_I.count[1]
.sym 139865 bf_stage1_5_7.twid_mult.multiplier_I.count[2]
.sym 139866 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[1]
.sym 139867 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[3]
.sym 139868 bf_stage1_5_7.twid_mult.multiplier_I.count[2]
.sym 139869 bf_stage1_5_7.twid_mult.multiplier_I.count[1]
.sym 139870 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 139871 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 139872 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 139873 bf_stage1_5_7.twid_mult.multiplier_I.count[0]
.sym 139874 bf_stage1_5_7.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I0[0]
.sym 139875 bf_stage1_5_7.twid_mult.multiplier_I.input_0_exp[10]
.sym 139876 bf_stage1_5_7.twid_mult.multiplier_I.count[4]
.sym 139877 bf_stage1_5_7.twid_mult.multiplier_I.count[3]
.sym 139878 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 139884 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 139885 stage_1_valid
.sym 139887 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139888 bf_stage1_5_7.twid_mult.multiplier_Z.t[3]
.sym 139889 bf_stage1_5_7.twid_mult.multiplier_Z.p[3]
.sym 139893 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 139900 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 139901 bf_stage1_5_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 139905 bf_stage1_5_7.twid_mult.multiplier_Z.t[3]
.sym 139913 bf_stage1_5_7.twid_mult.w_mult_z[2]
.sym 139917 bf_stage1_5_7.twid_mult.w_mult_z[0]
.sym 139918 bf_stage1_5_7.twid_mult.multiplier_Z.p[4]
.sym 139925 bf_stage1_5_7.twid_mult.w_mult_z[1]
.sym 139929 bf_stage1_5_7.twid_mult.w_mult_z[4]
.sym 139930 bf_stage1_5_7.twid_mult.multiplier_Z.p[6]
.sym 139934 bf_stage1_5_7.twid_mult.multiplier_Z.p[3]
.sym 139941 bf_stage1_5_7.twid_mult.w_mult_z[6]
.sym 139942 bf_stage1_5_7.twid_mult.multiplier_Z.p[9]
.sym 139947 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139948 bf_stage1_5_7.twid_mult.multiplier_Z.t[9]
.sym 139949 bf_stage1_5_7.twid_mult.multiplier_Z.p[9]
.sym 139950 bf_stage1_5_7.twid_mult.multiplier_Z.p[5]
.sym 139955 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139956 bf_stage1_5_7.twid_mult.multiplier_Z.t[7]
.sym 139957 bf_stage1_5_7.twid_mult.multiplier_Z.p[7]
.sym 139961 bf_stage1_5_7.twid_mult.w_mult_z[5]
.sym 139965 bf_stage1_5_7.twid_mult.w_mult_z[7]
.sym 139966 bf_stage1_5_7.twid_mult.multiplier_Z.p[14]
.sym 139970 bf_stage1_5_7.twid_mult.multiplier_Z.p[7]
.sym 139977 bf_stage1_5_7.twid_mult.w_mult_z[9]
.sym 139981 bf_stage1_5_7.twid_mult.w_mult_z[11]
.sym 139982 bf_stage1_5_7.twid_mult.multiplier_I.p[9]
.sym 139987 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 139988 bf_stage1_5_7.twid_mult.w_neg_z[9]
.sym 139989 bf_stage1_5_7.twid_mult.w_mult_i[9]
.sym 139993 bf_stage1_5_7.twid_mult.w_mult_z[13]
.sym 139994 bf_stage1_5_7.twid_mult.multiplier_I.p[8]
.sym 140001 bf_stage1_5_7.twid_mult.w_mult_z[8]
.sym 140003 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 140004 bf_stage1_5_7.twid_mult.w_neg_z[9]
.sym 140005 bf_stage1_5_7.twid_mult.w_mult_i[9]
.sym 140006 bf_stage1_5_7.twid_mult.w_mult_z[7]
.sym 140007 bf_stage1_5_7.twid_mult.w_mult_r[7]
.sym 140008 bf_stage1_5_7.twid_mult.w_mult_z[8]
.sym 140009 bf_stage1_5_7.twid_mult.w_mult_r[8]
.sym 140012 bf_stage1_5_7.twid_mult.w_mult_z[7]
.sym 140013 bf_stage1_5_7.twid_mult.w_mult_r[7]
.sym 140015 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 140016 bf_stage1_5_7.twid_mult.w_mult_z[9]
.sym 140017 bf_stage1_5_7.twid_mult.w_mult_r[9]
.sym 140019 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140020 bf_stage1_5_7.twid_mult.multiplier_Z.t[10]
.sym 140021 bf_stage1_5_7.twid_mult.multiplier_Z.p[10]
.sym 140023 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 140024 bf_stage1_5_7.twid_mult.w_mult_z[9]
.sym 140025 bf_stage1_5_7.twid_mult.w_mult_r[9]
.sym 140027 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140028 bf_stage1_5_7.twid_mult.multiplier_Z.t[11]
.sym 140029 bf_stage1_5_7.twid_mult.multiplier_Z.p[11]
.sym 140030 bf_stage1_5_7.twid_mult.w_mult_z[8]
.sym 140031 bf_stage1_5_7.twid_mult.w_mult_r[8]
.sym 140032 bf_stage1_5_7.twid_mult.w_mult_z[7]
.sym 140033 bf_stage1_5_7.twid_mult.w_mult_r[7]
.sym 140035 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140036 bf_stage1_5_7.twid_mult.multiplier_Z.t[10]
.sym 140037 bf_stage1_5_7.twid_mult.multiplier_Z.p[10]
.sym 140039 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140040 bf_stage1_5_7.twid_mult.w_mult_z[11]
.sym 140041 bf_stage1_5_7.twid_mult.w_mult_r[11]
.sym 140043 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140044 bf_stage1_5_7.twid_mult.w_mult_z[12]
.sym 140045 bf_stage1_5_7.twid_mult.w_mult_r[12]
.sym 140047 bf_stage1_5_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140048 bf_stage1_5_7.twid_mult.multiplier_I.p[11]
.sym 140049 bf_stage1_5_7.twid_mult.multiplier_I.t[11]
.sym 140051 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140052 bf_stage1_5_7.twid_mult.w_mult_z[13]
.sym 140053 bf_stage1_5_7.twid_mult.w_mult_r[13]
.sym 140055 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140056 bf_stage1_5_7.twid_mult.w_mult_z[12]
.sym 140057 bf_stage1_5_7.twid_mult.w_mult_r[12]
.sym 140059 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140060 bf_stage1_5_7.twid_mult.w_mult_z[13]
.sym 140061 bf_stage1_5_7.twid_mult.w_mult_r[13]
.sym 140063 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140064 bf_stage1_5_7.twid_mult.w_mult_z[14]
.sym 140065 bf_stage1_5_7.twid_mult.w_mult_r[14]
.sym 140067 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140068 bf_stage1_5_7.twid_mult.w_mult_z[11]
.sym 140069 bf_stage1_5_7.twid_mult.w_mult_r[11]
.sym 140071 bf_stage2_4_6.twid_mult.multiplier_Z.t[6]
.sym 140072 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140073 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 140074 bf_stage2_4_6.twid_mult.multiplier_Z.t[8]
.sym 140075 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140076 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 140077 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 140079 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 140080 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 140081 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 140083 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 140084 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140085 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 140098 bf_stage2_4_6.twid_mult.multiplier_Z.t[7]
.sym 140099 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140100 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 140101 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 140105 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 140130 sample.sample_SB_DFF_Q_D
.sym 140135 sample.count[0]
.sym 140140 sample.count[1]
.sym 140141 sample.count[0]
.sym 140144 sample.count[2]
.sym 140145 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 140148 sample.count[3]
.sym 140149 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 140152 sample.count[4]
.sym 140153 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 140156 sample.count[5]
.sym 140157 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 140160 sample.count[6]
.sym 140161 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 140164 sample.count[7]
.sym 140165 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 140168 sample.count[8]
.sym 140169 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 140172 sample.count[9]
.sym 140173 sample.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 140174 sample.count[4]
.sym 140175 sample.count[5]
.sym 140176 sample.count[6]
.sym 140177 sample.count[8]
.sym 140181 sample.count[0]
.sym 140182 sample.count[0]
.sym 140183 sample.count[7]
.sym 140184 sample.sample_SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 140185 sample.sample_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 140186 sample.count[9]
.sym 140187 sample.count[1]
.sym 140188 sample.count[2]
.sym 140189 sample.count[3]
.sym 140209 bf_stage2_4_6.twid_mult.multiplier_Z.t[14]
.sym 140295 bf_stage1_1_5.twid_mult.multiplier_R.count[0]
.sym 140300 bf_stage1_1_5.twid_mult.multiplier_R.count[1]
.sym 140301 bf_stage1_1_5.twid_mult.multiplier_R.count[0]
.sym 140304 bf_stage1_1_5.twid_mult.multiplier_R.count[2]
.sym 140305 bf_stage1_1_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 140308 bf_stage1_1_5.twid_mult.multiplier_R.count[3]
.sym 140309 bf_stage1_1_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 140312 bf_stage1_1_5.twid_mult.multiplier_R.count[4]
.sym 140313 bf_stage1_1_5.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 140315 bf_stage1_1_5.twid_mult.multiplier_R.count[2]
.sym 140316 bf_stage1_1_5.twid_mult.multiplier_R.count[3]
.sym 140317 bf_stage1_1_5.twid_mult.multiplier_R.count[4]
.sym 140321 bf_stage1_1_5.twid_mult.multiplier_R.count[0]
.sym 140323 bf_stage1_1_5.twid_mult.multiplier_R.count[0]
.sym 140324 bf_stage1_1_5.twid_mult.multiplier_R.count[1]
.sym 140325 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 140327 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140328 bf_stage1_1_5.twid_mult.multiplier_R.p[7]
.sym 140329 bf_stage1_1_5.twid_mult.multiplier_R.t[7]
.sym 140332 bf_stage1_1_5.twid_mult.multiplier_Z.count[0]
.sym 140333 bf_stage1_1_5.twid_mult.multiplier_Z.count[2]
.sym 140335 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140336 bf_stage1_1_5.twid_mult.multiplier_R.p[7]
.sym 140337 bf_stage1_1_5.twid_mult.multiplier_R.t[7]
.sym 140340 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 140341 PIN_1$SB_IO_OUT
.sym 140343 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140344 bf_stage1_1_5.twid_mult.multiplier_R.p[6]
.sym 140345 bf_stage1_1_5.twid_mult.multiplier_R.t[6]
.sym 140347 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140348 bf_stage1_1_5.twid_mult.multiplier_R.p[6]
.sym 140349 bf_stage1_1_5.twid_mult.multiplier_R.t[6]
.sym 140352 bf_stage1_1_5.twid_mult.multiplier_Z.count[4]
.sym 140353 bf_stage1_1_5.twid_mult.multiplier_Z.count[3]
.sym 140354 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I0[0]
.sym 140355 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I0[1]
.sym 140356 PIN_1$SB_IO_OUT
.sym 140357 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 140359 bf_stage1_1_5.twid_mult.multiplier_Z.count[0]
.sym 140364 bf_stage1_1_5.twid_mult.multiplier_Z.count[1]
.sym 140368 bf_stage1_1_5.twid_mult.multiplier_Z.count[2]
.sym 140369 bf_stage1_1_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 140372 bf_stage1_1_5.twid_mult.multiplier_Z.count[3]
.sym 140373 bf_stage1_1_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 140376 bf_stage1_1_5.twid_mult.multiplier_Z.count[4]
.sym 140377 bf_stage1_1_5.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 140378 bf_stage1_1_5.twid_mult.multiplier_Z.count[1]
.sym 140379 bf_stage1_1_5.twid_mult.multiplier_Z.count[3]
.sym 140380 bf_stage1_1_5.twid_mult.multiplier_Z.state[0]
.sym 140381 bf_stage1_1_5.twid_mult.multiplier_Z.count[4]
.sym 140384 bf_stage1_1_5.twid_mult.multiplier_Z.count[1]
.sym 140385 bf_stage1_1_5.twid_mult.multiplier_Z.count[0]
.sym 140389 bf_stage1_1_5.twid_mult.multiplier_Z.count[0]
.sym 140393 bf_stage1_1_5.twid_mult.w_mult_z[6]
.sym 140395 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140396 bf_stage1_0_4.twid_mult.multiplier_Z.p[10]
.sym 140397 bf_stage1_0_4.twid_mult.multiplier_Z.t[10]
.sym 140399 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140400 bf_stage1_0_4.twid_mult.multiplier_Z.p[11]
.sym 140401 bf_stage1_0_4.twid_mult.multiplier_Z.t[11]
.sym 140405 bf_stage1_1_5.twid_mult.w_mult_z[5]
.sym 140407 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140408 bf_stage1_0_4.twid_mult.multiplier_Z.p[14]
.sym 140409 bf_stage1_0_4.twid_mult.multiplier_Z.t[14]
.sym 140411 bf_stage1_0_4.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140412 bf_stage1_0_4.twid_mult.multiplier_Z.p[12]
.sym 140413 bf_stage1_0_4.twid_mult.multiplier_Z.t[12]
.sym 140417 bf_stage1_1_5.twid_mult.w_mult_z[1]
.sym 140419 bf_stage1_1_5.twid_mult.multiplier_Z.count[0]
.sym 140420 bf_stage1_1_5.twid_mult.multiplier_Z.count[2]
.sym 140421 bf_stage1_1_5.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 140423 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[2]
.sym 140428 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140432 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140436 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140440 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140444 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140448 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140449 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[7]
.sym 140452 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 140453 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[8]
.sym 140456 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 140457 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[9]
.sym 140460 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 140461 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[10]
.sym 140464 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 140465 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[11]
.sym 140468 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 140469 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[12]
.sym 140472 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 140473 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[13]
.sym 140474 bf_stage1_1_5.twid_mult.w_mult_z[14]
.sym 140477 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I3[14]
.sym 140479 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140480 bf_stage3_0_1.twid_mult.multiplier_R.p[3]
.sym 140481 bf_stage3_0_1.twid_mult.multiplier_R.t[3]
.sym 140482 bf_stage1_3_7.twid_mult.multiplier_I.p[3]
.sym 140483 bf_stage1_3_7.twid_mult.multiplier_I.t[3]
.sym 140484 bf_stage1_3_7.twid_mult.multiplier_I.p[2]
.sym 140485 bf_stage1_3_7.twid_mult.multiplier_I.t[2]
.sym 140490 $PACKER_GND_NET
.sym 140495 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140496 bf_stage1_3_7.twid_mult.multiplier_I.p[7]
.sym 140497 bf_stage1_3_7.twid_mult.multiplier_I.t[7]
.sym 140498 bf_stage1_3_7.twid_mult.multiplier_I.t[2]
.sym 140502 bf_stage1_3_7.twid_mult.multiplier_I.t[6]
.sym 140514 bf_stage1_3_7.twid_mult.multiplier_I.t[7]
.sym 140519 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140520 bf_stage1_3_7.twid_mult.multiplier_I.p[7]
.sym 140521 bf_stage1_3_7.twid_mult.multiplier_I.t[7]
.sym 140523 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140524 bf_stage1_3_7.twid_mult.multiplier_I.p[8]
.sym 140525 bf_stage1_3_7.twid_mult.multiplier_I.t[8]
.sym 140526 bf_stage1_3_7.twid_mult.w_neg_z[3]
.sym 140527 bf_stage1_3_7.twid_mult.w_mult_i[3]
.sym 140528 bf_stage1_3_7.twid_mult.w_mult_i[2]
.sym 140529 bf_stage1_3_7.twid_mult.w_neg_z[2]
.sym 140531 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140532 bf_stage1_3_7.twid_mult.multiplier_I.p[8]
.sym 140533 bf_stage1_3_7.twid_mult.multiplier_I.t[8]
.sym 140534 bf_stage1_3_7.twid_mult.w_neg_z[4]
.sym 140535 bf_stage1_3_7.twid_mult.w_mult_i[4]
.sym 140536 bf_stage1_3_7.twid_mult.w_neg_z[5]
.sym 140537 bf_stage1_3_7.twid_mult.w_mult_i[5]
.sym 140538 bf_stage1_3_7.twid_mult.w_neg_z[5]
.sym 140539 bf_stage1_3_7.twid_mult.w_mult_i[5]
.sym 140540 bf_stage1_3_7.twid_mult.w_neg_z[6]
.sym 140541 bf_stage1_3_7.twid_mult.w_mult_i[6]
.sym 140543 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140544 bf_stage1_3_7.twid_mult.multiplier_I.p[9]
.sym 140545 bf_stage1_3_7.twid_mult.multiplier_I.t[9]
.sym 140548 bf_stage1_3_7.twid_mult.w_neg_z[4]
.sym 140549 bf_stage1_3_7.twid_mult.w_mult_i[4]
.sym 140550 bf_stage1_3_7.twid_mult.multiplier_I.t[8]
.sym 140554 bf_stage1_3_7.twid_mult.multiplier_I.t[11]
.sym 140558 bf_stage1_3_7.twid_mult.multiplier_I.t[9]
.sym 140564 bf_stage1_3_7.twid_mult.w_neg_z[6]
.sym 140565 bf_stage1_3_7.twid_mult.w_mult_i[6]
.sym 140566 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 140567 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 140568 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 140569 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 140570 bf_stage1_3_7.twid_mult.multiplier_I.t[10]
.sym 140574 bf_stage1_3_7.twid_mult.multiplier_I.t[12]
.sym 140578 bf_stage1_3_7.twid_mult.multiplier_I.t[13]
.sym 140583 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140584 bf_stage1_3_7.twid_mult.multiplier_I.p[13]
.sym 140585 bf_stage1_3_7.twid_mult.multiplier_I.t[13]
.sym 140587 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140588 bf_stage1_3_7.twid_mult.multiplier_I.p[10]
.sym 140589 bf_stage1_3_7.twid_mult.multiplier_I.t[10]
.sym 140595 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 140596 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 140597 bf_stage1_3_7.twid_mult.w_mult_i[7]
.sym 140599 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140600 bf_stage1_3_7.twid_mult.multiplier_I.p[13]
.sym 140601 bf_stage1_3_7.twid_mult.multiplier_I.t[13]
.sym 140603 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140604 bf_stage1_3_7.twid_mult.multiplier_I.p[10]
.sym 140605 bf_stage1_3_7.twid_mult.multiplier_I.t[10]
.sym 140606 bf_stage1_3_7.twid_mult.w_neg_z[7]
.sym 140607 bf_stage1_3_7.twid_mult.w_mult_i[7]
.sym 140608 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 140609 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 140611 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140612 bf_stage1_3_7.twid_mult.multiplier_I.p[14]
.sym 140613 bf_stage1_3_7.twid_mult.multiplier_I.t[14]
.sym 140615 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140616 bf_stage1_3_7.twid_mult.multiplier_I.p[12]
.sym 140617 bf_stage1_3_7.twid_mult.multiplier_I.t[12]
.sym 140620 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140621 bf_stage1_3_7.twid_mult.w_neg_z[7]
.sym 140623 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140624 bf_stage1_3_7.twid_mult.multiplier_I.p[11]
.sym 140625 bf_stage1_3_7.twid_mult.multiplier_I.t[11]
.sym 140627 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 140628 bf_stage1_3_7.twid_mult.w_neg_z[8]
.sym 140629 bf_stage1_3_7.twid_mult.w_mult_i[8]
.sym 140631 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140632 bf_stage1_3_7.twid_mult.multiplier_I.p[11]
.sym 140633 bf_stage1_3_7.twid_mult.multiplier_I.t[11]
.sym 140639 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140640 bf_stage1_3_7.twid_mult.multiplier_I.p[12]
.sym 140641 bf_stage1_3_7.twid_mult.multiplier_I.t[12]
.sym 140648 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 140649 w_stage12_i5[2]
.sym 140651 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 140652 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[1]
.sym 140653 w_stage12_i5[3]
.sym 140655 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 140656 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 140657 w_stage12_i5[2]
.sym 140660 bf_stage1_0_4.twid_mult.multiplier_I.state[0]
.sym 140661 PIN_1$SB_IO_OUT
.sym 140663 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O[0]
.sym 140664 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[0]
.sym 140665 w_stage12_i5[1]
.sym 140668 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 140669 w_stage12_i5[0]
.sym 140672 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 140673 w_stage12_i5[3]
.sym 140674 w_stage12_i5[0]
.sym 140675 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140676 bf_stage1_3_7.twid_mult.w_neg_z[7]
.sym 140677 w_stage12_i5[1]
.sym 140678 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 140679 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140680 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[0]
.sym 140681 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[1]
.sym 140684 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[0]
.sym 140685 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 140688 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[0]
.sym 140689 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[1]
.sym 140692 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 140693 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 140694 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[0]
.sym 140695 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 140696 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[2]
.sym 140697 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[3]
.sym 140698 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 140699 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 140700 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 140701 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[2]
.sym 140703 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140704 w_stage12_i5[2]
.sym 140705 bf_stage1_5_7.w_neg_b_im[2]
.sym 140707 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O[0]
.sym 140708 w_stage12_i5[1]
.sym 140709 bf_stage1_5_7.w_neg_b_im[1]
.sym 140711 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 140716 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O[0]
.sym 140717 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 140720 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 140721 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 140724 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[1]
.sym 140725 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 140728 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[3]
.sym 140729 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 140732 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 140733 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 140736 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 140737 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 140740 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[1]
.sym 140741 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 140743 bf_stage3_4_5.w_neg_b_im[1]
.sym 140744 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[1]
.sym 140745 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_I2[2]
.sym 140747 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140748 w_stage12_i5[4]
.sym 140749 bf_stage1_5_7.w_neg_b_im[4]
.sym 140751 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140752 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 140753 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 140755 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140756 w_stage12_i5[3]
.sym 140757 bf_stage1_5_7.w_neg_b_im[3]
.sym 140759 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140760 w_stage12_i5[2]
.sym 140761 bf_stage1_5_7.w_neg_b_im[2]
.sym 140763 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 140764 bf_stage3_4_5.w_neg_b_im[3]
.sym 140765 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 140767 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 140768 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 140769 bf_stage3_4_5.w_neg_b_im[3]
.sym 140771 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140772 bf_stage3_4_5.w_neg_b_im[2]
.sym 140773 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 140775 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140776 w_stage12_i5[5]
.sym 140777 bf_stage1_5_7.w_neg_b_im[5]
.sym 140779 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140780 w_stage12_i5[6]
.sym 140781 bf_stage1_5_7.w_neg_b_im[6]
.sym 140783 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140784 w_stage12_i5[5]
.sym 140785 bf_stage1_5_7.w_neg_b_im[5]
.sym 140787 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140788 w_stage12_i5[3]
.sym 140789 bf_stage1_5_7.w_neg_b_im[3]
.sym 140791 bf_stage2_4_6.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140792 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 140793 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 140795 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140796 w_stage12_i5[6]
.sym 140797 bf_stage1_5_7.w_neg_b_im[6]
.sym 140799 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140800 w_stage12_i5[4]
.sym 140801 bf_stage1_5_7.w_neg_b_im[4]
.sym 140805 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 140809 bf_stage1_5_7.w_e_im[1]
.sym 140813 bf_stage1_5_7.w_e_im[3]
.sym 140817 bf_stage1_5_7.w_e_im[6]
.sym 140821 bf_stage1_5_7.w_e_im[4]
.sym 140823 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140824 w_stage12_i5[7]
.sym 140825 bf_stage1_5_7.w_neg_b_im[7]
.sym 140827 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140828 w_stage12_i5[7]
.sym 140829 bf_stage1_5_7.w_neg_b_im[7]
.sym 140833 bf_stage1_5_7.w_e_im[5]
.sym 140837 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140839 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140844 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140845 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140848 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140849 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 140852 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140853 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 140856 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140857 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 140860 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140861 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 140864 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140865 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 140868 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140869 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 140872 bf_stage1_5_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140873 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 140875 bf_stage1_5_7.w_e_re[2]
.sym 140876 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140877 bf_stage1_5_7.twid_mult.w_neg_y[1]
.sym 140880 bf_stage1_5_7.w_e_re[1]
.sym 140881 bf_stage1_5_7.w_e_im[1]
.sym 140883 bf_stage1_5_7.twid_mult.multiplier_Z.t[2]
.sym 140884 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140885 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 140887 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140888 bf_stage1_5_7.w_e_re[8]
.sym 140889 bf_stage1_5_7.twid_mult.w_neg_y[7]
.sym 140891 bf_stage1_5_7.twid_mult.multiplier_Z.t[1]
.sym 140892 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140893 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 140895 bf_stage1_5_7.twid_mult.multiplier_Z.t[0]
.sym 140896 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 140897 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 140899 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140900 bf_stage1_5_7.w_e_re[8]
.sym 140901 bf_stage1_5_7.twid_mult.w_neg_y[7]
.sym 140902 bf_stage1_5_7.twid_mult.multiplier_Z.t[12]
.sym 140903 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140904 bf_stage1_5_7.twid_mult.w_neg_y[8]
.sym 140905 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 140906 bf_stage1_5_7.twid_mult.multiplier_Z.t[10]
.sym 140907 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140908 bf_stage1_5_7.twid_mult.w_neg_y[8]
.sym 140909 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 140910 bf_stage1_5_7.twid_mult.multiplier_Z.t[8]
.sym 140911 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140912 bf_stage1_5_7.twid_mult.w_neg_y[8]
.sym 140913 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 140914 bf_stage1_5_7.twid_mult.multiplier_Z.t[11]
.sym 140915 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140916 bf_stage1_5_7.twid_mult.w_neg_y[8]
.sym 140917 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 140918 bf_stage1_5_7.twid_mult.multiplier_Z.t[9]
.sym 140919 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140920 bf_stage1_5_7.twid_mult.w_neg_y[8]
.sym 140921 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 140923 bf_stage1_5_7.twid_mult.multiplier_Z.t[6]
.sym 140924 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140925 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 140926 bf_stage1_5_7.twid_mult.multiplier_Z.t[7]
.sym 140927 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140928 bf_stage1_5_7.twid_mult.w_neg_y[8]
.sym 140929 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 140930 bf_stage1_5_7.twid_mult.multiplier_Z.t[13]
.sym 140931 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140932 bf_stage1_5_7.twid_mult.w_neg_y[8]
.sym 140933 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 140935 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140936 bf_stage1_5_7.twid_mult.multiplier_Z.t[5]
.sym 140937 bf_stage1_5_7.twid_mult.multiplier_Z.p[5]
.sym 140939 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140940 bf_stage1_5_7.twid_mult.multiplier_Z.t[4]
.sym 140941 bf_stage1_5_7.twid_mult.multiplier_Z.p[4]
.sym 140945 bf_stage1_5_7.twid_mult.w_mult_z[3]
.sym 140947 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140948 bf_stage1_5_7.twid_mult.multiplier_Z.t[6]
.sym 140949 bf_stage1_5_7.twid_mult.multiplier_Z.p[6]
.sym 140951 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140952 bf_stage1_5_7.twid_mult.multiplier_Z.t[6]
.sym 140953 bf_stage1_5_7.twid_mult.multiplier_Z.p[6]
.sym 140955 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140956 bf_stage1_5_7.twid_mult.multiplier_Z.t[4]
.sym 140957 bf_stage1_5_7.twid_mult.multiplier_Z.p[4]
.sym 140959 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140960 bf_stage1_5_7.twid_mult.multiplier_Z.t[9]
.sym 140961 bf_stage1_5_7.twid_mult.multiplier_Z.p[9]
.sym 140963 bf_stage1_5_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140964 bf_stage1_5_7.twid_mult.multiplier_Z.t[5]
.sym 140965 bf_stage1_5_7.twid_mult.multiplier_Z.p[5]
.sym 140967 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 140972 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140976 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140980 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140984 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140988 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140992 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140996 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140997 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 141000 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 141001 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 141004 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 141005 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 141008 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 141009 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 141012 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 141013 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 141016 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 141017 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 141020 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 141021 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 141022 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141023 bf_stage1_5_7.twid_mult.w_mult_i[14]
.sym 141024 bf_stage1_5_7.twid_mult.w_mult_z[14]
.sym 141025 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 141026 bf_stage1_5_7.twid_mult.w_neg_z[8]
.sym 141027 bf_stage1_5_7.twid_mult.w_mult_i[8]
.sym 141028 bf_stage1_5_7.twid_mult.w_mult_i[7]
.sym 141029 bf_stage1_5_7.twid_mult.w_neg_z[7]
.sym 141030 bf_stage1_5_7.twid_mult.multiplier_I.p[10]
.sym 141034 bf_stage1_5_7.twid_mult.multiplier_I.p[7]
.sym 141039 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141040 bf_stage1_5_7.twid_mult.w_neg_z[10]
.sym 141041 bf_stage1_5_7.twid_mult.w_mult_i[10]
.sym 141043 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141044 bf_stage1_5_7.twid_mult.w_neg_z[13]
.sym 141045 bf_stage1_5_7.twid_mult.w_mult_i[13]
.sym 141047 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141048 bf_stage1_5_7.twid_mult.w_neg_z[13]
.sym 141049 bf_stage1_5_7.twid_mult.w_mult_i[13]
.sym 141050 bf_stage1_5_7.twid_mult.multiplier_I.p[13]
.sym 141055 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141056 bf_stage1_5_7.twid_mult.w_neg_z[12]
.sym 141057 bf_stage1_5_7.twid_mult.w_mult_i[12]
.sym 141059 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141060 bf_stage1_5_7.twid_mult.w_neg_z[10]
.sym 141061 bf_stage1_5_7.twid_mult.w_mult_i[10]
.sym 141062 bf_stage1_5_7.twid_mult.multiplier_I.p[12]
.sym 141066 bf_stage1_5_7.twid_mult.multiplier_I.p[11]
.sym 141071 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141072 bf_stage1_5_7.twid_mult.w_neg_z[11]
.sym 141073 bf_stage1_5_7.twid_mult.w_mult_i[11]
.sym 141074 bf_stage1_5_7.twid_mult.multiplier_I.p[14]
.sym 141079 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141080 bf_stage1_5_7.twid_mult.w_neg_z[11]
.sym 141081 bf_stage1_5_7.twid_mult.w_mult_i[11]
.sym 141089 bf_stage1_5_7.twid_mult.w_mult_z[12]
.sym 141093 bf_stage2_4_6.twid_mult.multiplier_Z.t[8]
.sym 141095 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141096 bf_stage2_4_6.twid_mult.multiplier_R.p[5]
.sym 141097 bf_stage2_4_6.twid_mult.multiplier_R.t[5]
.sym 141099 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141100 bf_stage2_4_6.twid_mult.multiplier_R.p[3]
.sym 141101 bf_stage2_4_6.twid_mult.multiplier_R.t[3]
.sym 141103 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141104 bf_stage2_4_6.twid_mult.multiplier_R.p[6]
.sym 141105 bf_stage2_4_6.twid_mult.multiplier_R.t[6]
.sym 141107 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141108 bf_stage2_4_6.twid_mult.multiplier_R.p[7]
.sym 141109 bf_stage2_4_6.twid_mult.multiplier_R.t[7]
.sym 141111 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141112 bf_stage2_4_6.twid_mult.multiplier_R.p[7]
.sym 141113 bf_stage2_4_6.twid_mult.multiplier_R.t[7]
.sym 141115 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141116 bf_stage2_4_6.twid_mult.multiplier_R.p[6]
.sym 141117 bf_stage2_4_6.twid_mult.multiplier_R.t[6]
.sym 141119 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141120 bf_stage2_4_6.twid_mult.multiplier_R.p[4]
.sym 141121 bf_stage2_4_6.twid_mult.multiplier_R.t[4]
.sym 141123 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141124 bf_stage2_4_6.twid_mult.multiplier_R.p[3]
.sym 141125 bf_stage2_4_6.twid_mult.multiplier_R.t[3]
.sym 141127 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141128 bf_stage2_4_6.twid_mult.multiplier_R.p[2]
.sym 141129 bf_stage2_4_6.twid_mult.multiplier_R.t[2]
.sym 141131 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141132 bf_stage2_4_6.twid_mult.multiplier_R.p[8]
.sym 141133 bf_stage2_4_6.twid_mult.multiplier_R.t[8]
.sym 141141 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 141143 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141144 bf_stage2_4_6.twid_mult.multiplier_R.p[2]
.sym 141145 bf_stage2_4_6.twid_mult.multiplier_R.t[2]
.sym 141155 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141156 bf_stage2_4_6.twid_mult.multiplier_R.p[8]
.sym 141157 bf_stage2_4_6.twid_mult.multiplier_R.t[8]
.sym 141218 bf_stage2_4_6.twid_mult.multiplier_Z.t[12]
.sym 141219 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141220 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 141221 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 141231 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141232 bf_stage2_4_6.twid_mult.multiplier_Z.p[14]
.sym 141233 bf_stage2_4_6.twid_mult.multiplier_Z.t[14]
.sym 141243 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141244 bf_stage2_4_6.twid_mult.multiplier_Z.t[13]
.sym 141245 bf_stage2_4_6.twid_mult.multiplier_Z.p[13]
.sym 141251 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141252 bf_stage2_4_6.twid_mult.multiplier_Z.t[13]
.sym 141253 bf_stage2_4_6.twid_mult.multiplier_Z.p[13]
.sym 141320 bf_stage1_1_5.twid_mult.multiplier_R.state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 141321 bf_stage1_1_5.twid_mult.multiplier_R.state[0]
.sym 141328 bf_stage1_1_5.twid_mult.multiplier_R.state[0]
.sym 141329 PIN_1$SB_IO_OUT
.sym 141339 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141340 bf_stage1_1_5.twid_mult.multiplier_R.p[8]
.sym 141341 bf_stage1_1_5.twid_mult.multiplier_R.t[8]
.sym 141344 bf_stage1_1_5.twid_mult.multiplier_R.state[0]
.sym 141345 PIN_1$SB_IO_OUT
.sym 141350 bf_stage1_1_5.twid_mult.multiplier_R.t[3]
.sym 141354 bf_stage1_1_5.twid_mult.multiplier_R.t[7]
.sym 141358 bf_stage1_1_5.twid_mult.multiplier_R.t[6]
.sym 141362 $PACKER_GND_NET
.sym 141366 bf_stage1_1_5.twid_mult.multiplier_R.t[4]
.sym 141370 bf_stage1_1_5.twid_mult.multiplier_R.t[2]
.sym 141374 bf_stage1_1_5.twid_mult.multiplier_R.t[5]
.sym 141379 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141380 bf_stage1_1_5.twid_mult.multiplier_R.p[8]
.sym 141381 bf_stage1_1_5.twid_mult.multiplier_R.t[8]
.sym 141382 bf_stage1_1_5.twid_mult.multiplier_R.p[2]
.sym 141383 bf_stage1_1_5.twid_mult.multiplier_R.t[2]
.sym 141384 bf_stage1_1_5.twid_mult.multiplier_R.p[3]
.sym 141385 bf_stage1_1_5.twid_mult.multiplier_R.t[3]
.sym 141387 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141388 bf_stage1_1_5.twid_mult.multiplier_R.p[4]
.sym 141389 bf_stage1_1_5.twid_mult.multiplier_R.t[4]
.sym 141392 bf_stage1_1_5.twid_mult.multiplier_R.p[2]
.sym 141393 bf_stage1_1_5.twid_mult.multiplier_R.t[2]
.sym 141394 bf_stage1_1_5.twid_mult.multiplier_R.p[3]
.sym 141395 bf_stage1_1_5.twid_mult.multiplier_R.t[3]
.sym 141396 bf_stage1_1_5.twid_mult.multiplier_R.p[2]
.sym 141397 bf_stage1_1_5.twid_mult.multiplier_R.t[2]
.sym 141399 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141400 bf_stage1_1_5.twid_mult.multiplier_R.p[4]
.sym 141401 bf_stage1_1_5.twid_mult.multiplier_R.t[4]
.sym 141403 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141404 bf_stage1_1_5.twid_mult.multiplier_R.p[5]
.sym 141405 bf_stage1_1_5.twid_mult.multiplier_R.t[5]
.sym 141407 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141408 bf_stage1_1_5.twid_mult.multiplier_R.p[5]
.sym 141409 bf_stage1_1_5.twid_mult.multiplier_R.t[5]
.sym 141414 bf_stage1_1_5.twid_mult.w_mult_r[5]
.sym 141415 bf_stage1_1_5.twid_mult.w_mult_z[5]
.sym 141416 bf_stage1_1_5.twid_mult.w_mult_z[4]
.sym 141417 bf_stage1_1_5.twid_mult.w_mult_r[4]
.sym 141418 bf_stage1_1_5.twid_mult.multiplier_R.p[3]
.sym 141422 bf_stage1_1_5.twid_mult.multiplier_R.p[4]
.sym 141426 bf_stage1_1_5.twid_mult.w_mult_r[6]
.sym 141427 bf_stage1_1_5.twid_mult.w_mult_z[6]
.sym 141428 bf_stage1_1_5.twid_mult.w_mult_z[5]
.sym 141429 bf_stage1_1_5.twid_mult.w_mult_r[5]
.sym 141430 bf_stage1_1_5.twid_mult.multiplier_R.p[6]
.sym 141434 bf_stage1_1_5.twid_mult.multiplier_R.p[2]
.sym 141438 bf_stage1_1_5.twid_mult.w_mult_z[3]
.sym 141439 bf_stage1_1_5.twid_mult.w_mult_r[3]
.sym 141440 bf_stage1_1_5.twid_mult.w_mult_z[2]
.sym 141441 bf_stage1_1_5.twid_mult.w_mult_r[2]
.sym 141442 bf_stage1_1_5.twid_mult.multiplier_R.p[5]
.sym 141447 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141448 bf_stage1_3_7.twid_mult.multiplier_I.p[6]
.sym 141449 bf_stage1_3_7.twid_mult.multiplier_I.t[6]
.sym 141452 bf_stage1_1_5.twid_mult.w_mult_z[4]
.sym 141453 bf_stage1_1_5.twid_mult.w_mult_r[4]
.sym 141456 bf_stage1_3_7.twid_mult.multiplier_I.state[0]
.sym 141457 PIN_1$SB_IO_OUT
.sym 141461 bf_stage1_1_5.twid_mult.w_mult_z[4]
.sym 141463 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141464 bf_stage1_3_7.twid_mult.multiplier_I.p[4]
.sym 141465 bf_stage1_3_7.twid_mult.multiplier_I.t[4]
.sym 141469 bf_stage1_1_5.twid_mult.w_mult_z[2]
.sym 141470 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 141471 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 141472 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 141473 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 141475 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141476 bf_stage1_3_7.twid_mult.multiplier_I.p[5]
.sym 141477 bf_stage1_3_7.twid_mult.multiplier_I.t[5]
.sym 141479 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141480 bf_stage1_3_7.twid_mult.multiplier_I.p[5]
.sym 141481 bf_stage1_3_7.twid_mult.multiplier_I.t[5]
.sym 141485 bf_stage1_1_5.twid_mult.w_mult_z[8]
.sym 141486 bf_stage1_3_7.twid_mult.multiplier_I.t[4]
.sym 141493 bf_stage1_1_5.twid_mult.w_mult_z[9]
.sym 141494 bf_stage1_3_7.twid_mult.multiplier_I.t[5]
.sym 141501 bf_stage1_1_5.twid_mult.w_mult_z[10]
.sym 141502 bf_stage1_3_7.twid_mult.multiplier_I.t[3]
.sym 141507 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141508 bf_stage1_3_7.twid_mult.multiplier_I.p[4]
.sym 141509 bf_stage1_3_7.twid_mult.multiplier_I.t[4]
.sym 141510 bf_stage1_3_7.twid_mult.multiplier_I.p[4]
.sym 141521 bf_stage1_1_5.twid_mult.w_mult_z[11]
.sym 141522 bf_stage1_3_7.twid_mult.multiplier_I.p[2]
.sym 141527 bf_stage1_3_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141528 bf_stage1_3_7.twid_mult.multiplier_I.p[6]
.sym 141529 bf_stage1_3_7.twid_mult.multiplier_I.t[6]
.sym 141530 bf_stage1_3_7.twid_mult.multiplier_I.p[5]
.sym 141534 bf_stage1_3_7.twid_mult.multiplier_I.p[6]
.sym 141538 bf_stage1_3_7.twid_mult.multiplier_I.p[3]
.sym 141543 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141548 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141552 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141553 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 141556 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141557 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 141560 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 141561 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 141564 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141565 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 141568 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 141569 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 141572 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 141573 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 141576 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 141577 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 141580 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 141581 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 141584 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 141585 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 141588 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 141589 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 141592 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 141593 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 141596 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 141597 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 141598 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141599 bf_stage1_3_7.twid_mult.w_mult_i[14]
.sym 141600 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 141601 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 141605 bf_stage1_3_7.twid_mult.w_mult_z[5]
.sym 141606 bf_stage1_3_7.twid_mult.multiplier_I.p[7]
.sym 141610 bf_stage1_3_7.twid_mult.multiplier_I.p[13]
.sym 141614 bf_stage1_3_7.twid_mult.multiplier_I.p[14]
.sym 141626 bf_stage1_3_7.twid_mult.multiplier_I.p[8]
.sym 141631 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141632 bf_stage1_3_7.twid_mult.w_neg_z[13]
.sym 141633 bf_stage1_3_7.twid_mult.w_mult_i[13]
.sym 141637 w_stage12_r7[5]
.sym 141639 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 141640 bf_stage1_3_7.twid_mult.w_neg_z[8]
.sym 141641 bf_stage1_3_7.twid_mult.w_mult_i[8]
.sym 141647 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141648 bf_stage1_3_7.twid_mult.w_neg_z[12]
.sym 141649 bf_stage1_3_7.twid_mult.w_mult_i[12]
.sym 141650 bf_stage1_3_7.twid_mult.multiplier_I.p[10]
.sym 141654 bf_stage1_3_7.twid_mult.multiplier_I.p[11]
.sym 141658 bf_stage1_3_7.twid_mult.multiplier_I.p[12]
.sym 141666 bf_stage1_3_7.twid_mult.multiplier_I.p[9]
.sym 141671 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141672 bf_stage1_3_7.twid_mult.w_neg_z[10]
.sym 141673 bf_stage1_3_7.twid_mult.w_mult_i[10]
.sym 141675 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141676 bf_stage1_3_7.twid_mult.w_neg_z[9]
.sym 141677 bf_stage1_3_7.twid_mult.w_mult_i[9]
.sym 141683 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141684 bf_stage1_3_7.twid_mult.w_neg_z[10]
.sym 141685 bf_stage1_3_7.twid_mult.w_mult_i[10]
.sym 141687 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141688 bf_stage1_3_7.twid_mult.w_neg_z[11]
.sym 141689 bf_stage1_3_7.twid_mult.w_mult_i[11]
.sym 141692 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 141693 w_stage12_i5[4]
.sym 141695 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 141696 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[3]
.sym 141697 w_stage12_i5[4]
.sym 141699 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141700 bf_stage1_3_7.twid_mult.w_neg_z[9]
.sym 141701 bf_stage1_3_7.twid_mult.w_mult_i[9]
.sym 141704 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[0]
.sym 141705 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2[1]
.sym 141708 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[2]
.sym 141709 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O[3]
.sym 141712 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 141713 w_stage12_i5[5]
.sym 141715 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141716 bf_stage1_3_7.twid_mult.w_neg_z[12]
.sym 141717 bf_stage1_3_7.twid_mult.w_mult_i[12]
.sym 141719 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141720 bf_stage1_3_7.twid_mult.w_neg_z[11]
.sym 141721 bf_stage1_3_7.twid_mult.w_mult_i[11]
.sym 141722 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_I2_O[1]
.sym 141723 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141724 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 141725 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 141727 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 141728 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 141729 w_stage12_i5[5]
.sym 141732 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 141733 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 141735 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 141740 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 141741 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 141744 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 141745 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 141748 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 141749 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 141752 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[4]
.sym 141753 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 141756 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[5]
.sym 141757 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 141760 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[6]
.sym 141761 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 141764 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[7]
.sym 141765 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 141767 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141768 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 141769 bf_stage3_4_5.w_neg_b_im[5]
.sym 141771 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141772 bf_stage3_4_5.w_neg_b_im[4]
.sym 141773 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 141775 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141776 bf_stage3_4_5.w_neg_b_im[5]
.sym 141777 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 141779 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141780 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 141781 bf_stage3_4_5.w_neg_b_im[4]
.sym 141783 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141784 bf_stage3_4_5.w_neg_b_im[6]
.sym 141785 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 141787 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141788 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 141789 bf_stage3_4_5.w_neg_b_im[6]
.sym 141791 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 141792 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 141793 bf_stage3_4_5.w_neg_b_im[7]
.sym 141795 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 141796 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 141797 bf_stage3_4_5.w_neg_b_im[2]
.sym 141801 bf_stage3_4_5.w_e_im[2]
.sym 141802 bf_stage3_4_5.w_e_im[5]
.sym 141809 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 141810 bf_stage3_4_5.w_e_im[3]
.sym 141814 bf_stage3_4_5.w_e_im[4]
.sym 141818 bf_stage3_4_5.w_e_im[6]
.sym 141825 bf_stage3_4_5.w_e_im[5]
.sym 141829 bf_stage3_4_5.w_e_im[3]
.sym 141830 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[3]
.sym 141831 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[10]
.sym 141832 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 141833 bf_stage3_4_5.twid_mult.multiplier_R.count[2]
.sym 141838 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[1]
.sym 141839 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[5]
.sym 141840 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 141841 bf_stage3_4_5.twid_mult.multiplier_R.count[2]
.sym 141842 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[2]
.sym 141843 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[6]
.sym 141844 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 141845 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 141850 bf_stage3_4_5.w_e_im[2]
.sym 141854 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[0]
.sym 141855 bf_stage3_4_5.twid_mult.multiplier_R.input_0_exp[4]
.sym 141856 bf_stage3_4_5.twid_mult.multiplier_R.count[0]
.sym 141857 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 141858 bf_stage3_4_5.w_e_im[1]
.sym 141864 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 141865 stage_2_valid
.sym 141867 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141868 bf_stage1_5_7.w_e_re[4]
.sym 141869 bf_stage1_5_7.twid_mult.w_neg_y[3]
.sym 141871 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 141872 bf_stage1_5_7.w_e_re[3]
.sym 141873 bf_stage1_5_7.twid_mult.w_neg_y[2]
.sym 141876 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141877 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 141879 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 141880 bf_stage1_5_7.w_e_re[3]
.sym 141881 bf_stage1_5_7.twid_mult.w_neg_y[2]
.sym 141884 bf_stage3_4_5.w_e_im[1]
.sym 141885 bf_stage3_4_5.w_e_re[1]
.sym 141887 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141888 bf_stage1_5_7.w_e_re[4]
.sym 141889 bf_stage1_5_7.twid_mult.w_neg_y[3]
.sym 141890 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141891 bf_stage1_5_7.twid_mult.w_neg_y[1]
.sym 141892 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 141893 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141894 bf_stage1_5_7.twid_mult.multiplier_Z.t[3]
.sym 141895 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 141896 bf_stage1_5_7.w_e_re[5]
.sym 141897 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 141899 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141900 bf_stage1_5_7.w_e_re[6]
.sym 141901 bf_stage1_5_7.twid_mult.w_neg_y[5]
.sym 141903 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141904 bf_stage1_5_7.w_e_re[5]
.sym 141905 bf_stage1_5_7.twid_mult.w_neg_y[4]
.sym 141907 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141908 bf_stage1_5_7.w_e_re[6]
.sym 141909 bf_stage1_5_7.twid_mult.w_neg_y[5]
.sym 141912 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141913 bf_stage1_5_7.twid_mult.w_neg_y[4]
.sym 141915 bf_stage1_5_7.w_e_re[7]
.sym 141916 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141917 bf_stage1_5_7.twid_mult.w_neg_y[6]
.sym 141919 bf_stage1_5_7.w_e_re[7]
.sym 141920 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141921 bf_stage1_5_7.twid_mult.w_neg_y[6]
.sym 141931 bf_stage1_5_7.twid_mult.multiplier_Z.t[5]
.sym 141932 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 141933 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 141937 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 141940 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 141941 stage_1_valid
.sym 141955 bf_stage1_5_7.twid_mult.multiplier_Z.t[4]
.sym 141956 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 141957 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 142005 bf_stage1_5_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 142030 bf_stage2_4_6.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 142040 bf_stage1_5_7.twid_mult.w_mult_i[7]
.sym 142041 bf_stage1_5_7.twid_mult.w_neg_z[7]
.sym 142046 bf_stage1_5_7.twid_mult.w_mult_i[7]
.sym 142047 bf_stage1_5_7.twid_mult.w_neg_z[7]
.sym 142048 bf_stage1_5_7.twid_mult.w_neg_z[8]
.sym 142049 bf_stage1_5_7.twid_mult.w_mult_i[8]
.sym 142055 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142056 bf_stage2_4_6.twid_mult.multiplier_Z.t[9]
.sym 142057 bf_stage2_4_6.twid_mult.multiplier_Z.p[9]
.sym 142059 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142060 bf_stage2_4_6.twid_mult.multiplier_Z.t[7]
.sym 142061 bf_stage2_4_6.twid_mult.multiplier_Z.p[7]
.sym 142063 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142064 bf_stage2_4_6.twid_mult.multiplier_Z.t[8]
.sym 142065 bf_stage2_4_6.twid_mult.multiplier_Z.p[8]
.sym 142067 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142068 bf_stage2_4_6.twid_mult.multiplier_Z.t[9]
.sym 142069 bf_stage2_4_6.twid_mult.multiplier_Z.p[9]
.sym 142071 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 142072 bf_stage1_5_7.twid_mult.w_neg_z[12]
.sym 142073 bf_stage1_5_7.twid_mult.w_mult_i[12]
.sym 142075 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142076 bf_stage2_4_6.twid_mult.multiplier_Z.t[8]
.sym 142077 bf_stage2_4_6.twid_mult.multiplier_Z.p[8]
.sym 142079 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142080 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 142081 bf_stage2_4_6.twid_mult.multiplier_Z.p[3]
.sym 142083 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142084 bf_stage2_4_6.twid_mult.multiplier_Z.t[7]
.sym 142085 bf_stage2_4_6.twid_mult.multiplier_Z.p[7]
.sym 142086 bf_stage2_4_6.twid_mult.multiplier_R.t[0]
.sym 142118 bf_stage2_4_6.twid_mult.multiplier_R.t[7]
.sym 142122 bf_stage2_4_6.twid_mult.multiplier_R.t[5]
.sym 142126 bf_stage2_4_6.twid_mult.multiplier_R.t[6]
.sym 142130 bf_stage2_4_6.twid_mult.multiplier_R.t[3]
.sym 142134 bf_stage2_4_6.twid_mult.multiplier_R.t[4]
.sym 142138 bf_stage2_4_6.twid_mult.multiplier_R.t[2]
.sym 142143 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142144 bf_stage2_4_6.twid_mult.multiplier_R.p[5]
.sym 142145 bf_stage2_4_6.twid_mult.multiplier_R.t[5]
.sym 142147 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142148 bf_stage2_4_6.twid_mult.multiplier_R.p[4]
.sym 142149 bf_stage2_4_6.twid_mult.multiplier_R.t[4]
.sym 142150 bf_stage2_4_6.twid_mult.multiplier_R.p[1]
.sym 142151 bf_stage2_4_6.twid_mult.multiplier_R.t[1]
.sym 142152 bf_stage2_4_6.twid_mult.multiplier_R.p[0]
.sym 142153 bf_stage2_4_6.twid_mult.multiplier_R.t[0]
.sym 142154 bf_stage2_4_6.twid_mult.multiplier_R.t[8]
.sym 142158 bf_stage2_4_6.twid_mult.multiplier_R.t[11]
.sym 142162 bf_stage2_4_6.twid_mult.multiplier_R.t[13]
.sym 142166 bf_stage2_4_6.twid_mult.multiplier_R.t[12]
.sym 142170 bf_stage2_4_6.twid_mult.multiplier_R.t[1]
.sym 142174 bf_stage2_4_6.twid_mult.multiplier_R.t[10]
.sym 142178 bf_stage2_4_6.twid_mult.multiplier_R.t[9]
.sym 142182 bf_stage2_4_6.twid_mult.multiplier_R.p[0]
.sym 142183 bf_stage2_4_6.twid_mult.multiplier_R.t[0]
.sym 142184 bf_stage2_4_6.twid_mult.multiplier_R.p[1]
.sym 142185 bf_stage2_4_6.twid_mult.multiplier_R.t[1]
.sym 142187 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142188 bf_stage2_4_6.twid_mult.multiplier_R.p[10]
.sym 142189 bf_stage2_4_6.twid_mult.multiplier_R.t[10]
.sym 142191 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142192 bf_stage2_4_6.twid_mult.multiplier_R.p[11]
.sym 142193 bf_stage2_4_6.twid_mult.multiplier_R.t[11]
.sym 142195 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142196 bf_stage2_4_6.twid_mult.multiplier_R.p[11]
.sym 142197 bf_stage2_4_6.twid_mult.multiplier_R.t[11]
.sym 142200 bf_stage2_4_6.twid_mult.multiplier_R.p[0]
.sym 142201 bf_stage2_4_6.twid_mult.multiplier_R.t[0]
.sym 142203 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142204 bf_stage2_4_6.twid_mult.multiplier_R.p[10]
.sym 142205 bf_stage2_4_6.twid_mult.multiplier_R.t[10]
.sym 142207 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142208 bf_stage2_4_6.twid_mult.multiplier_R.p[9]
.sym 142209 bf_stage2_4_6.twid_mult.multiplier_R.t[9]
.sym 142211 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142212 bf_stage2_4_6.twid_mult.multiplier_R.p[9]
.sym 142213 bf_stage2_4_6.twid_mult.multiplier_R.t[9]
.sym 142215 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142216 bf_stage2_4_6.twid_mult.multiplier_R.p[12]
.sym 142217 bf_stage2_4_6.twid_mult.multiplier_R.t[12]
.sym 142231 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142232 bf_stage2_4_6.twid_mult.multiplier_R.p[12]
.sym 142233 bf_stage2_4_6.twid_mult.multiplier_R.t[12]
.sym 142342 bf_stage1_1_5.twid_mult.multiplier_R.t[9]
.sym 142346 bf_stage1_1_5.twid_mult.multiplier_R.t[11]
.sym 142358 bf_stage1_1_5.twid_mult.multiplier_R.t[13]
.sym 142362 bf_stage1_1_5.twid_mult.multiplier_R.t[12]
.sym 142366 bf_stage1_1_5.twid_mult.multiplier_R.t[10]
.sym 142370 bf_stage1_1_5.twid_mult.multiplier_R.t[8]
.sym 142379 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142380 bf_stage1_1_5.twid_mult.multiplier_R.p[10]
.sym 142381 bf_stage1_1_5.twid_mult.multiplier_R.t[10]
.sym 142383 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142384 bf_stage1_1_5.twid_mult.multiplier_R.p[10]
.sym 142385 bf_stage1_1_5.twid_mult.multiplier_R.t[10]
.sym 142391 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142392 bf_stage1_1_5.twid_mult.multiplier_R.p[9]
.sym 142393 bf_stage1_1_5.twid_mult.multiplier_R.t[9]
.sym 142403 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142404 bf_stage1_1_5.twid_mult.multiplier_R.p[9]
.sym 142405 bf_stage1_1_5.twid_mult.multiplier_R.t[9]
.sym 142407 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142408 bf_stage1_1_5.twid_mult.multiplier_R.p[13]
.sym 142409 bf_stage1_1_5.twid_mult.multiplier_R.t[13]
.sym 142411 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142412 bf_stage1_1_5.twid_mult.multiplier_R.p[13]
.sym 142413 bf_stage1_1_5.twid_mult.multiplier_R.t[13]
.sym 142415 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142416 bf_stage1_1_5.twid_mult.multiplier_R.p[14]
.sym 142417 bf_stage1_1_5.twid_mult.multiplier_R.t[14]
.sym 142419 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142420 bf_stage1_1_5.twid_mult.multiplier_R.p[12]
.sym 142421 bf_stage1_1_5.twid_mult.multiplier_R.t[12]
.sym 142425 bf_stage1_3_7.twid_mult.multiplier_I.state[0]
.sym 142427 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142428 bf_stage1_1_5.twid_mult.multiplier_R.p[11]
.sym 142429 bf_stage1_1_5.twid_mult.multiplier_R.t[11]
.sym 142431 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142432 bf_stage1_1_5.twid_mult.multiplier_R.p[11]
.sym 142433 bf_stage1_1_5.twid_mult.multiplier_R.t[11]
.sym 142435 bf_stage1_1_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142436 bf_stage1_1_5.twid_mult.multiplier_R.p[12]
.sym 142437 bf_stage1_1_5.twid_mult.multiplier_R.t[12]
.sym 142438 bf_stage1_1_5.twid_mult.multiplier_Z.p[1]
.sym 142442 bf_stage1_1_5.twid_mult.multiplier_Z.p[2]
.sym 142446 bf_stage1_1_5.twid_mult.multiplier_Z.p[3]
.sym 142452 bf_stage1_1_5.twid_mult.w_mult_z[6]
.sym 142453 bf_stage1_1_5.twid_mult.w_mult_r[6]
.sym 142454 bf_stage1_1_5.twid_mult.multiplier_Z.p[5]
.sym 142458 bf_stage1_1_5.twid_mult.multiplier_Z.p[4]
.sym 142462 bf_stage1_1_5.twid_mult.multiplier_Z.p[7]
.sym 142466 bf_stage1_1_5.twid_mult.multiplier_Z.p[6]
.sym 142473 bf_stage1_1_5.twid_mult.w_mult_z[3]
.sym 142478 bf_stage1_1_5.twid_mult.w_mult_z[7]
.sym 142479 bf_stage1_1_5.twid_mult.w_mult_r[7]
.sym 142480 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142481 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 142482 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 142489 bf_stage1_1_5.twid_mult.w_mult_z[7]
.sym 142491 bf_stage1_3_7.twid_mult.multiplier_I.state[0]
.sym 142492 PIN_1$SB_IO_OUT
.sym 142493 bf_stage1_3_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 142495 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142496 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 142497 bf_stage1_1_5.twid_mult.w_mult_r[7]
.sym 142502 bf_stage1_1_5.twid_mult.multiplier_R.p[14]
.sym 142509 bf_stage1_1_5.twid_mult.w_mult_z[12]
.sym 142510 bf_stage1_1_5.twid_mult.multiplier_R.p[9]
.sym 142515 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 142516 bf_stage1_1_5.twid_mult.w_mult_z[8]
.sym 142517 bf_stage1_1_5.twid_mult.w_mult_r[8]
.sym 142519 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142520 bf_stage1_1_5.twid_mult.w_mult_z[7]
.sym 142521 w_stage12_r7[0]
.sym 142523 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 142524 bf_stage1_1_5.twid_mult.w_mult_z[8]
.sym 142525 bf_stage1_1_5.twid_mult.w_mult_r[8]
.sym 142530 bf_stage1_1_5.twid_mult.multiplier_R.p[8]
.sym 142537 w_stage12_r7[1]
.sym 142540 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 142541 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 142546 bf_stage1_3_7.twid_mult.multiplier_Z.p[7]
.sym 142551 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 142552 bf_stage1_1_5.twid_mult.w_mult_z[9]
.sym 142553 bf_stage1_1_5.twid_mult.w_mult_r[9]
.sym 142561 w_stage12_r7[0]
.sym 142562 bf_stage1_3_7.twid_mult.multiplier_Z.p[8]
.sym 142567 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142568 bf_stage1_3_7.twid_mult.multiplier_Z.p[8]
.sym 142569 bf_stage1_3_7.twid_mult.multiplier_Z.t[8]
.sym 142573 bf_stage1_3_7.twid_mult.w_mult_z[6]
.sym 142577 bf_stage1_3_7.twid_mult.w_mult_z[4]
.sym 142580 bf_stage1_3_7.twid_mult.multiplier_Z.p[0]
.sym 142581 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 142585 bf_stage1_3_7.twid_mult.w_mult_z[0]
.sym 142589 bf_stage1_3_7.twid_mult.w_mult_z[2]
.sym 142593 bf_stage1_3_7.twid_mult.w_mult_z[3]
.sym 142597 bf_stage1_3_7.twid_mult.w_mult_z[1]
.sym 142598 bf_stage1_3_7.twid_mult.multiplier_Z.p[5]
.sym 142602 bf_stage1_3_7.twid_mult.multiplier_Z.p[1]
.sym 142603 bf_stage1_3_7.twid_mult.multiplier_Z.t[1]
.sym 142604 bf_stage1_3_7.twid_mult.multiplier_Z.p[0]
.sym 142605 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 142608 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 142609 bf_stage1_1_5.twid_mult.w_mult_r[9]
.sym 142610 bf_stage1_3_7.twid_mult.multiplier_Z.p[2]
.sym 142615 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142616 bf_stage1_3_7.twid_mult.multiplier_Z.p[2]
.sym 142617 bf_stage1_3_7.twid_mult.multiplier_Z.t[2]
.sym 142618 bf_stage1_3_7.twid_mult.multiplier_Z.p[0]
.sym 142622 bf_stage1_3_7.twid_mult.multiplier_Z.p[1]
.sym 142628 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142629 bf_stage1_1_5.twid_mult.w_mult_z[9]
.sym 142630 bf_stage1_3_7.twid_mult.multiplier_Z.p[0]
.sym 142631 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 142632 bf_stage1_3_7.twid_mult.multiplier_Z.p[1]
.sym 142633 bf_stage1_3_7.twid_mult.multiplier_Z.t[1]
.sym 142636 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 142637 bf_stage1_5_7.w_neg_b_re[1]
.sym 142641 w_stage12_r7[3]
.sym 142645 w_stage12_r7[4]
.sym 142646 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 142647 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 142648 w_stage12_r7[1]
.sym 142649 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 142651 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 142652 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 142653 w_stage12_r7[1]
.sym 142655 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 142656 bf_stage1_5_7.w_neg_b_re[1]
.sym 142657 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 142659 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142660 bf_stage1_3_7.twid_mult.multiplier_Z.p[2]
.sym 142661 bf_stage1_3_7.twid_mult.multiplier_Z.t[2]
.sym 142663 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 142668 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 142669 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 142672 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 142673 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 142676 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 142677 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 142680 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 142681 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 142684 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 142685 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 142688 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 142689 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 142692 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 142693 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 142695 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 142696 bf_stage1_5_7.w_neg_b_re[4]
.sym 142697 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 142699 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 142700 bf_stage1_5_7.w_neg_b_re[2]
.sym 142701 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 142703 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 142704 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 142705 bf_stage1_5_7.w_neg_b_re[3]
.sym 142707 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 142708 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 142709 bf_stage1_5_7.w_neg_b_re[4]
.sym 142711 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 142712 bf_stage1_5_7.w_neg_b_re[6]
.sym 142713 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I2[1]
.sym 142716 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 142717 w_stage12_r7[1]
.sym 142719 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 142720 bf_stage1_5_7.w_neg_b_re[3]
.sym 142721 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 142723 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 142724 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I2[1]
.sym 142725 bf_stage1_5_7.w_neg_b_re[6]
.sym 142727 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 142728 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 142729 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 142731 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 142732 bf_stage3_4_5.w_neg_b_re[1]
.sym 142733 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 142736 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 142737 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 142739 bf_stage1_3_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 142740 bf_stage1_3_7.twid_mult.w_neg_z[13]
.sym 142741 bf_stage1_3_7.twid_mult.w_mult_i[13]
.sym 142743 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 142744 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142745 bf_stage1_5_7.w_neg_b_re[7]
.sym 142747 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 142748 w_stage12_i5[6]
.sym 142749 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 142751 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 142752 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142753 bf_stage1_5_7.w_neg_b_re[7]
.sym 142756 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 142757 w_stage12_i5[6]
.sym 142759 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[5]
.sym 142760 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 142761 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 142764 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 142765 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 142767 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[0]
.sym 142768 w_stage12_i5[7]
.sym 142769 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[1]
.sym 142770 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 142775 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[0]
.sym 142776 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_6_I1[1]
.sym 142777 w_stage12_i5[7]
.sym 142778 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[4]
.sym 142779 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_4_I2_SB_LUT4_I2_O[1]
.sym 142780 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 142781 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 142782 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 142783 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 142784 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 142785 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 142788 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0]
.sym 142789 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 142790 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 142791 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 142792 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 142793 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 142796 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 142797 bf_stage1_5_7.w_neg_b_re[2]
.sym 142798 bf_stage2_4_6.twid_mult.multiplier_Z.t[1]
.sym 142799 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 142800 bf_stage2_4_6.w_e_re[3]
.sym 142801 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 142805 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 142808 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 142809 bf_stage3_4_5.w_neg_b_im[1]
.sym 142813 bf_stage3_4_5.w_e_im[6]
.sym 142815 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 142816 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 142817 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 142819 bf_stage2_4_6.twid_mult.multiplier_Z.t[2]
.sym 142820 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 142821 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 142825 bf_stage3_4_5.w_e_im[4]
.sym 142828 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 142829 bf_stage3_4_5.w_neg_b_re[1]
.sym 142831 bf_stage3_4_5.w_e_re[6]
.sym 142832 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 142833 bf_stage3_4_5.twid_mult.w_neg_y[5]
.sym 142835 bf_stage3_4_5.w_e_re[6]
.sym 142836 bf_stage3_4_5.twid_mult.w_neg_y[5]
.sym 142837 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 142841 bf_stage3_4_5.w_e_im[1]
.sym 142843 bf_stage3_4_5.twid_mult.multiplier_Z.t[4]
.sym 142844 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142845 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 142847 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 142848 bf_stage3_4_5.w_e_re[5]
.sym 142849 bf_stage3_4_5.twid_mult.w_neg_y[4]
.sym 142851 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 142852 bf_stage3_4_5.w_neg_b_im[7]
.sym 142853 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 142855 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 142856 bf_stage3_4_5.w_e_re[8]
.sym 142857 bf_stage3_4_5.twid_mult.w_neg_y[7]
.sym 142861 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 142863 bf_stage3_4_5.w_e_re[7]
.sym 142864 bf_stage3_4_5.twid_mult.w_neg_y[6]
.sym 142865 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 142867 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 142868 bf_stage3_4_5.w_e_re[5]
.sym 142869 bf_stage3_4_5.twid_mult.w_neg_y[4]
.sym 142879 bf_stage3_4_5.w_e_re[7]
.sym 142880 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 142881 bf_stage3_4_5.twid_mult.w_neg_y[6]
.sym 142883 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 142884 bf_stage3_4_5.w_e_re[8]
.sym 142885 bf_stage3_4_5.twid_mult.w_neg_y[7]
.sym 142886 bf_stage3_4_5.twid_mult.multiplier_Z.t[8]
.sym 142887 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142888 bf_stage3_4_5.twid_mult.w_neg_y[8]
.sym 142889 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 142890 bf_stage3_4_5.twid_mult.multiplier_Z.t[7]
.sym 142891 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142892 bf_stage3_4_5.twid_mult.w_neg_y[8]
.sym 142893 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 142894 bf_stage3_4_5.twid_mult.multiplier_Z.t[9]
.sym 142895 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142896 bf_stage3_4_5.twid_mult.w_neg_y[8]
.sym 142897 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 142899 bf_stage3_4_5.twid_mult.multiplier_Z.t[6]
.sym 142900 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 142901 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 142902 bf_stage3_4_5.twid_mult.multiplier_Z.t[13]
.sym 142903 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142904 bf_stage3_4_5.twid_mult.w_neg_y[8]
.sym 142905 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 142906 bf_stage3_4_5.twid_mult.multiplier_Z.t[10]
.sym 142907 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142908 bf_stage3_4_5.twid_mult.w_neg_y[8]
.sym 142909 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 142910 bf_stage3_4_5.twid_mult.multiplier_Z.t[12]
.sym 142911 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142912 bf_stage3_4_5.twid_mult.w_neg_y[8]
.sym 142913 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 142914 bf_stage3_4_5.twid_mult.multiplier_Z.t[11]
.sym 142915 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142916 bf_stage3_4_5.twid_mult.w_neg_y[8]
.sym 142917 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 142919 bf_stage3_4_5.twid_mult.multiplier_I.count[0]
.sym 142924 bf_stage3_4_5.twid_mult.multiplier_I.count[1]
.sym 142925 bf_stage3_4_5.twid_mult.multiplier_I.count[0]
.sym 142928 bf_stage3_4_5.twid_mult.multiplier_I.count[2]
.sym 142929 bf_stage3_4_5.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 142932 bf_stage3_4_5.twid_mult.multiplier_I.count[3]
.sym 142933 bf_stage3_4_5.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 142936 bf_stage3_4_5.twid_mult.multiplier_I.count[4]
.sym 142937 bf_stage3_4_5.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 142939 bf_stage3_4_5.twid_mult.multiplier_I.count[1]
.sym 142940 bf_stage3_4_5.twid_mult.multiplier_I.count[2]
.sym 142941 bf_stage3_4_5.twid_mult.multiplier_I.count[3]
.sym 142945 bf_stage3_4_5.twid_mult.multiplier_I.count[0]
.sym 142947 bf_stage3_4_5.twid_mult.multiplier_I.count[0]
.sym 142948 bf_stage3_4_5.twid_mult.multiplier_I.count[4]
.sym 142949 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 142951 bf_stage3_4_5.twid_mult.multiplier_Z.t[3]
.sym 142952 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 142953 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 142955 bf_stage3_4_5.twid_mult.multiplier_Z.t[5]
.sym 142956 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142957 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 142959 bf_stage3_4_5.twid_mult.multiplier_Z.t[2]
.sym 142960 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142961 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 142963 bf_stage3_4_5.twid_mult.multiplier_Z.t[1]
.sym 142964 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 142965 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 142979 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 142980 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 142981 bf_stage3_4_5.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 142982 bf_stage2_4_6.twid_mult.multiplier_R.p[0]
.sym 142986 bf_stage2_4_6.twid_mult.multiplier_R.p[1]
.sym 142991 bf_stage2_4_6.twid_mult.w_mult_z[2]
.sym 142992 bf_stage2_4_6.twid_mult.w_mult_r[2]
.sym 142993 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 142994 bf_stage2_4_6.twid_mult.w_mult_z[1]
.sym 142995 bf_stage2_4_6.twid_mult.w_mult_r[1]
.sym 142996 bf_stage2_4_6.twid_mult.w_mult_z[0]
.sym 142997 bf_stage2_4_6.twid_mult.w_mult_r[0]
.sym 143000 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 143001 stage_1_valid
.sym 143010 bf_stage2_4_6.twid_mult.multiplier_R.p[2]
.sym 143017 bf_stage2_4_6.twid_mult.w_mult_z[4]
.sym 143018 bf_stage2_4_6.twid_mult.multiplier_Z.p[4]
.sym 143022 bf_stage2_4_6.twid_mult.multiplier_Z.p[3]
.sym 143026 bf_stage2_4_6.twid_mult.multiplier_Z.p[0]
.sym 143033 bf_stage2_4_6.twid_mult.w_mult_z[6]
.sym 143034 bf_stage2_4_6.twid_mult.multiplier_Z.p[5]
.sym 143041 bf_stage2_4_6.twid_mult.w_mult_z[5]
.sym 143042 bf_stage2_4_6.twid_mult.multiplier_Z.p[6]
.sym 143046 bf_stage2_4_6.twid_mult.w_mult_r[6]
.sym 143047 bf_stage2_4_6.twid_mult.w_mult_z[6]
.sym 143048 bf_stage2_4_6.twid_mult.w_mult_z[5]
.sym 143049 bf_stage2_4_6.twid_mult.w_mult_r[5]
.sym 143053 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 143054 bf_stage2_4_6.twid_mult.w_mult_r[5]
.sym 143055 bf_stage2_4_6.twid_mult.w_mult_z[5]
.sym 143056 bf_stage2_4_6.twid_mult.w_mult_z[4]
.sym 143057 bf_stage2_4_6.twid_mult.w_mult_r[4]
.sym 143058 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 143059 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 143060 bf_stage2_4_6.twid_mult.w_mult_z[6]
.sym 143061 bf_stage2_4_6.twid_mult.w_mult_r[6]
.sym 143062 bf_stage2_4_6.twid_mult.w_mult_z[4]
.sym 143063 bf_stage2_4_6.twid_mult.w_mult_r[4]
.sym 143064 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 143065 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 143066 bf_stage2_4_6.twid_mult.w_mult_z[3]
.sym 143067 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 143068 bf_stage2_4_6.twid_mult.w_mult_r[3]
.sym 143069 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 143070 bf_stage2_4_6.twid_mult.multiplier_R.p[3]
.sym 143074 bf_stage2_4_6.twid_mult.multiplier_R.p[5]
.sym 143079 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143080 bf_stage2_4_6.twid_mult.multiplier_Z.t[6]
.sym 143081 bf_stage2_4_6.twid_mult.multiplier_Z.p[6]
.sym 143082 bf_stage2_4_6.twid_mult.multiplier_R.p[7]
.sym 143086 bf_stage2_4_6.twid_mult.multiplier_R.p[6]
.sym 143091 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143092 bf_stage2_4_6.twid_mult.multiplier_Z.t[3]
.sym 143093 bf_stage2_4_6.twid_mult.multiplier_Z.p[3]
.sym 143095 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143096 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 143097 bf_stage2_4_6.twid_mult.multiplier_Z.p[5]
.sym 143099 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143100 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 143101 bf_stage2_4_6.twid_mult.multiplier_Z.p[4]
.sym 143102 bf_stage2_4_6.twid_mult.multiplier_R.p[8]
.sym 143106 bf_stage2_4_6.twid_mult.multiplier_R.p[4]
.sym 143110 bf_stage2_4_6.twid_mult.multiplier_Z.p[14]
.sym 143126 bf_stage2_4_6.twid_mult.multiplier_Z.p[13]
.sym 143166 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 143186 bf_stage2_4_6.twid_mult.multiplier_I.t[0]
.sym 143194 bf_stage2_4_6.twid_mult.multiplier_I.t[1]
.sym 143207 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143208 bf_stage2_4_6.twid_mult.multiplier_I.p[2]
.sym 143209 bf_stage2_4_6.twid_mult.multiplier_I.t[2]
.sym 143218 bf_stage2_4_6.twid_mult.multiplier_I.p[1]
.sym 143219 bf_stage2_4_6.twid_mult.multiplier_I.t[1]
.sym 143220 bf_stage2_4_6.twid_mult.multiplier_I.p[0]
.sym 143221 bf_stage2_4_6.twid_mult.multiplier_I.t[0]
.sym 143226 bf_stage2_4_6.twid_mult.multiplier_I.p[0]
.sym 143227 bf_stage2_4_6.twid_mult.multiplier_I.t[0]
.sym 143228 bf_stage2_4_6.twid_mult.multiplier_I.p[1]
.sym 143229 bf_stage2_4_6.twid_mult.multiplier_I.t[1]
.sym 143232 bf_stage2_4_6.twid_mult.multiplier_I.p[0]
.sym 143233 bf_stage2_4_6.twid_mult.multiplier_I.t[0]
.sym 143250 bf_stage2_4_6.twid_mult.multiplier_Z.t[11]
.sym 143251 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143252 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 143253 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 143254 bf_stage2_4_6.twid_mult.multiplier_Z.t[10]
.sym 143255 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143256 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 143257 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 143266 bf_stage2_4_6.twid_mult.multiplier_Z.t[9]
.sym 143267 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143268 bf_stage2_4_6.twid_mult.w_neg_y[8]
.sym 143269 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 143271 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143272 bf_stage2_4_6.twid_mult.multiplier_Z.t[5]
.sym 143273 bf_stage2_4_6.twid_mult.multiplier_Z.p[5]
.sym 143279 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143280 bf_stage2_4_6.twid_mult.multiplier_Z.t[4]
.sym 143281 bf_stage2_4_6.twid_mult.multiplier_Z.p[4]
.sym 143367 bf_stage1_3_7.twid_mult.multiplier_Z.count[0]
.sym 143372 bf_stage1_3_7.twid_mult.multiplier_Z.count[1]
.sym 143376 bf_stage1_3_7.twid_mult.multiplier_Z.count[2]
.sym 143377 bf_stage1_3_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 143380 bf_stage1_3_7.twid_mult.multiplier_Z.count[3]
.sym 143381 bf_stage1_3_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 143384 bf_stage1_3_7.twid_mult.multiplier_Z.count[4]
.sym 143385 bf_stage1_3_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 143388 bf_stage1_3_7.twid_mult.multiplier_Z.count[1]
.sym 143389 bf_stage1_3_7.twid_mult.multiplier_Z.count[0]
.sym 143397 bf_stage1_3_7.twid_mult.multiplier_Z.count[0]
.sym 143402 bf_stage1_1_5.twid_mult.multiplier_Z.t[1]
.sym 143406 $PACKER_GND_NET
.sym 143410 bf_stage1_1_5.twid_mult.multiplier_Z.t[6]
.sym 143414 bf_stage1_1_5.twid_mult.multiplier_Z.t[5]
.sym 143418 bf_stage1_1_5.twid_mult.multiplier_Z.t[3]
.sym 143422 bf_stage1_1_5.twid_mult.multiplier_Z.t[4]
.sym 143426 bf_stage1_1_5.twid_mult.multiplier_Z.t[2]
.sym 143431 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143432 bf_stage1_1_5.twid_mult.multiplier_Z.p[10]
.sym 143433 bf_stage1_1_5.twid_mult.multiplier_Z.t[10]
.sym 143438 bf_stage1_1_5.twid_mult.multiplier_Z.p[2]
.sym 143439 bf_stage1_1_5.twid_mult.multiplier_Z.t[2]
.sym 143440 bf_stage1_1_5.twid_mult.multiplier_Z.p[1]
.sym 143441 bf_stage1_1_5.twid_mult.multiplier_Z.t[1]
.sym 143446 bf_stage1_1_5.twid_mult.multiplier_R.p[7]
.sym 143451 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143452 bf_stage1_1_5.twid_mult.multiplier_Z.p[3]
.sym 143453 bf_stage1_1_5.twid_mult.multiplier_Z.t[3]
.sym 143456 bf_stage1_2_6.twid_mult.multiplier_Z.state[0]
.sym 143457 PIN_1$SB_IO_OUT
.sym 143462 bf_stage1_3_7.twid_mult.multiplier_Z.t[9]
.sym 143466 bf_stage1_3_7.twid_mult.multiplier_Z.t[8]
.sym 143470 bf_stage1_3_7.twid_mult.multiplier_Z.t[1]
.sym 143474 bf_stage1_3_7.twid_mult.multiplier_Z.t[11]
.sym 143478 bf_stage1_3_7.twid_mult.multiplier_Z.t[10]
.sym 143483 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143484 bf_stage1_1_5.twid_mult.multiplier_Z.p[9]
.sym 143485 bf_stage1_1_5.twid_mult.multiplier_Z.t[9]
.sym 143486 bf_stage1_3_7.twid_mult.multiplier_Z.t[7]
.sym 143490 bf_stage1_3_7.twid_mult.multiplier_Z.t[0]
.sym 143495 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143496 bf_stage1_1_5.twid_mult.multiplier_Z.p[14]
.sym 143497 bf_stage1_1_5.twid_mult.multiplier_Z.t[14]
.sym 143499 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143500 bf_stage1_1_5.twid_mult.multiplier_Z.p[9]
.sym 143501 bf_stage1_1_5.twid_mult.multiplier_Z.t[9]
.sym 143502 bf_stage1_1_5.twid_mult.multiplier_Z.p[1]
.sym 143503 bf_stage1_1_5.twid_mult.multiplier_Z.t[1]
.sym 143504 bf_stage1_1_5.twid_mult.multiplier_Z.p[2]
.sym 143505 bf_stage1_1_5.twid_mult.multiplier_Z.t[2]
.sym 143508 bf_stage1_1_5.twid_mult.multiplier_Z.p[1]
.sym 143509 bf_stage1_1_5.twid_mult.multiplier_Z.t[1]
.sym 143511 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143512 bf_stage1_1_5.twid_mult.multiplier_Z.p[3]
.sym 143513 bf_stage1_1_5.twid_mult.multiplier_Z.t[3]
.sym 143515 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143516 bf_stage1_1_5.twid_mult.multiplier_Z.p[8]
.sym 143517 bf_stage1_1_5.twid_mult.multiplier_Z.t[8]
.sym 143519 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143520 bf_stage1_1_5.twid_mult.multiplier_Z.p[13]
.sym 143521 bf_stage1_1_5.twid_mult.multiplier_Z.t[13]
.sym 143523 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143524 bf_stage1_1_5.twid_mult.multiplier_Z.p[10]
.sym 143525 bf_stage1_1_5.twid_mult.multiplier_Z.t[10]
.sym 143529 bf_stage1_1_5.twid_mult.w_mult_z[13]
.sym 143530 bf_stage1_1_5.twid_mult.multiplier_Z.p[8]
.sym 143534 bf_stage1_1_5.twid_mult.multiplier_Z.p[11]
.sym 143538 bf_stage1_1_5.twid_mult.multiplier_Z.p[14]
.sym 143542 bf_stage1_1_5.twid_mult.multiplier_Z.p[13]
.sym 143546 bf_stage1_1_5.twid_mult.multiplier_Z.p[10]
.sym 143550 bf_stage1_1_5.twid_mult.multiplier_Z.p[9]
.sym 143554 bf_stage1_1_5.twid_mult.multiplier_Z.p[12]
.sym 143559 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143560 bf_stage1_3_7.twid_mult.multiplier_Z.p[7]
.sym 143561 bf_stage1_3_7.twid_mult.multiplier_Z.t[7]
.sym 143562 bf_stage1_1_5.twid_mult.multiplier_R.p[10]
.sym 143566 bf_stage1_1_5.twid_mult.multiplier_R.p[11]
.sym 143571 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143572 bf_stage1_3_7.twid_mult.multiplier_Z.p[8]
.sym 143573 bf_stage1_3_7.twid_mult.multiplier_Z.t[8]
.sym 143574 bf_stage1_1_5.twid_mult.multiplier_R.p[12]
.sym 143579 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143580 bf_stage1_1_5.twid_mult.w_mult_z[10]
.sym 143581 bf_stage1_1_5.twid_mult.w_mult_r[10]
.sym 143582 bf_stage1_1_5.twid_mult.multiplier_R.p[13]
.sym 143587 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143588 bf_stage1_1_5.twid_mult.w_mult_z[11]
.sym 143589 bf_stage1_1_5.twid_mult.w_mult_r[11]
.sym 143591 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143592 bf_stage1_3_7.twid_mult.multiplier_Z.p[10]
.sym 143593 bf_stage1_3_7.twid_mult.multiplier_Z.t[10]
.sym 143595 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143596 bf_stage1_3_7.twid_mult.multiplier_Z.p[11]
.sym 143597 bf_stage1_3_7.twid_mult.multiplier_Z.t[11]
.sym 143599 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143600 bf_stage1_3_7.twid_mult.multiplier_Z.p[11]
.sym 143601 bf_stage1_3_7.twid_mult.multiplier_Z.t[11]
.sym 143603 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143604 bf_stage1_3_7.twid_mult.multiplier_Z.p[12]
.sym 143605 bf_stage1_3_7.twid_mult.multiplier_Z.t[12]
.sym 143608 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143609 bf_stage1_1_5.twid_mult.w_mult_r[10]
.sym 143611 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143612 bf_stage1_3_7.twid_mult.multiplier_Z.p[13]
.sym 143613 bf_stage1_3_7.twid_mult.multiplier_Z.t[13]
.sym 143615 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143616 bf_stage1_3_7.twid_mult.multiplier_Z.p[7]
.sym 143617 bf_stage1_3_7.twid_mult.multiplier_Z.t[7]
.sym 143619 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143620 bf_stage1_3_7.twid_mult.multiplier_Z.p[10]
.sym 143621 bf_stage1_3_7.twid_mult.multiplier_Z.t[10]
.sym 143624 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143625 bf_stage1_1_5.twid_mult.w_mult_z[10]
.sym 143626 bf_stage1_3_7.twid_mult.multiplier_Z.p[6]
.sym 143631 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143632 w_stage12_r7[2]
.sym 143633 bf_stage1_1_5.twid_mult.w_mult_z[9]
.sym 143634 bf_stage1_3_7.twid_mult.multiplier_Z.p[3]
.sym 143638 bf_stage1_3_7.twid_mult.multiplier_Z.p[10]
.sym 143642 bf_stage1_3_7.twid_mult.multiplier_Z.p[4]
.sym 143647 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143648 w_stage12_r7[3]
.sym 143649 bf_stage1_1_5.twid_mult.w_mult_z[10]
.sym 143650 bf_stage1_3_7.twid_mult.multiplier_Z.p[11]
.sym 143654 bf_stage3_0_1.twid_mult.multiplier_R.t[6]
.sym 143658 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 143659 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 143660 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143661 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 143663 bf_stage1_5_7.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 143664 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 143665 w_stage12_r7[2]
.sym 143667 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 143668 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 143669 w_stage12_r7[3]
.sym 143673 w_stage12_r7[2]
.sym 143674 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 143675 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 143676 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 143677 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 143680 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 143681 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 143684 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 143685 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143687 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 143688 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[0]
.sym 143689 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 143692 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143693 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[2]
.sym 143696 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 143697 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 143699 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143700 bf_stage1_1_5.twid_mult.w_mult_z[11]
.sym 143701 bf_stage1_1_5.twid_mult.w_mult_r[11]
.sym 143702 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[0]
.sym 143703 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 143704 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[2]
.sym 143705 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143708 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 143709 w_stage12_r7[4]
.sym 143710 bf_stage3_0_1.twid_mult.multiplier_R.t[7]
.sym 143715 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143716 w_stage12_r7[4]
.sym 143717 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 143719 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 143720 bf_stage2_4_6.twid_mult.multiplier_I.count[4]
.sym 143721 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 143724 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 143725 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 143727 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 143728 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 143729 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 143730 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 143731 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 143732 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 143733 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 143735 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 143736 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 143737 bf_stage2_4_6.twid_mult.multiplier_I.count[3]
.sym 143739 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 143740 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 143741 bf_stage1_5_7.w_neg_b_re[5]
.sym 143743 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 143744 bf_stage1_5_7.w_neg_b_re[5]
.sym 143745 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 143746 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 143747 bf_stage2_4_6.twid_mult.multiplier_I.input_0_exp[10]
.sym 143748 bf_stage2_4_6.twid_mult.multiplier_I.count[4]
.sym 143749 bf_stage2_4_6.twid_mult.multiplier_I.count[3]
.sym 143751 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 143756 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 143757 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 143760 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 143761 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 143764 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 143765 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 143768 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 143769 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 143772 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 143773 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 143776 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 143777 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 143780 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[7]
.sym 143781 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 143782 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 143783 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 143784 bf_stage3_4_5.w_neg_b_im[1]
.sym 143785 bf_stage3_4_5.w_neg_b_re[1]
.sym 143786 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 143787 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 143788 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 143789 write_data_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 143791 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 143792 bf_stage3_4_5.w_neg_b_re[2]
.sym 143793 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 143795 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 143796 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143797 bf_stage3_4_5.w_neg_b_re[7]
.sym 143799 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 143800 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143801 bf_stage3_4_5.w_neg_b_re[6]
.sym 143803 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 143804 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 143805 bf_stage3_4_5.w_neg_b_re[3]
.sym 143807 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 143808 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143809 bf_stage3_4_5.w_neg_b_re[7]
.sym 143811 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 143812 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 143813 bf_stage3_4_5.w_neg_b_re[2]
.sym 143814 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 143815 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[6]
.sym 143816 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 143817 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 143819 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 143820 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 143821 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 143822 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 143823 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[7]
.sym 143824 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 143825 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 143827 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 143828 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143829 bf_stage3_4_5.w_neg_b_re[6]
.sym 143831 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 143832 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 143833 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 143835 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 143836 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[6]
.sym 143837 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 143838 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 143839 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 143840 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 143841 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 143844 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O[7]
.sym 143845 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 143847 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 143852 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143853 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 143856 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 143857 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 143860 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 143861 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 143864 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 143865 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 143868 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 143869 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 143872 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 143873 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 143876 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 143877 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 143880 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 143881 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 143882 bf_stage3_4_5.w_e_re[6]
.sym 143887 bf_stage3_4_5.w_e_re[4]
.sym 143888 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 143889 bf_stage3_4_5.twid_mult.w_neg_y[3]
.sym 143891 bf_stage3_4_5.w_e_re[4]
.sym 143892 bf_stage3_4_5.twid_mult.w_neg_y[3]
.sym 143893 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 143894 bf_stage3_4_5.w_e_re[4]
.sym 143898 bf_stage3_4_5.w_e_re[5]
.sym 143902 bf_stage3_4_5.w_e_re[8]
.sym 143906 bf_stage3_4_5.w_e_re[7]
.sym 143910 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[0]
.sym 143911 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[4]
.sym 143912 bf_stage3_4_5.twid_mult.multiplier_I.count[1]
.sym 143913 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 143914 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[2]
.sym 143915 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[6]
.sym 143916 bf_stage3_4_5.twid_mult.multiplier_I.count[1]
.sym 143917 bf_stage3_4_5.twid_mult.multiplier_I.count[2]
.sym 143918 bf_stage3_4_5.w_e_re[2]
.sym 143922 bf_stage3_4_5.w_e_re[1]
.sym 143926 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[1]
.sym 143927 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[3]
.sym 143928 bf_stage3_4_5.twid_mult.multiplier_I.count[2]
.sym 143929 bf_stage3_4_5.twid_mult.multiplier_I.count[1]
.sym 143930 bf_stage3_4_5.w_e_re[3]
.sym 143934 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 143935 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 143936 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 143937 bf_stage3_4_5.twid_mult.multiplier_I.count[0]
.sym 143938 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[5]
.sym 143939 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[10]
.sym 143940 bf_stage3_4_5.twid_mult.multiplier_I.count[1]
.sym 143941 bf_stage3_4_5.twid_mult.multiplier_I.count[2]
.sym 143943 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143944 bf_stage3_4_5.twid_mult.multiplier_Z.t[11]
.sym 143945 bf_stage3_4_5.twid_mult.multiplier_Z.p[11]
.sym 143947 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143948 bf_stage3_4_5.twid_mult.multiplier_Z.t[13]
.sym 143949 bf_stage3_4_5.twid_mult.multiplier_Z.p[13]
.sym 143951 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143952 bf_stage3_4_5.twid_mult.multiplier_Z.p[14]
.sym 143953 bf_stage3_4_5.twid_mult.multiplier_Z.t[14]
.sym 143955 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143956 bf_stage3_4_5.twid_mult.multiplier_Z.t[12]
.sym 143957 bf_stage3_4_5.twid_mult.multiplier_Z.p[12]
.sym 143959 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143960 bf_stage3_4_5.twid_mult.multiplier_Z.t[10]
.sym 143961 bf_stage3_4_5.twid_mult.multiplier_Z.p[10]
.sym 143963 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143964 bf_stage3_4_5.twid_mult.multiplier_Z.t[12]
.sym 143965 bf_stage3_4_5.twid_mult.multiplier_Z.p[12]
.sym 143966 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 143967 bf_stage3_4_5.twid_mult.multiplier_I.input_0_exp[10]
.sym 143968 bf_stage3_4_5.twid_mult.multiplier_I.count[4]
.sym 143969 bf_stage3_4_5.twid_mult.multiplier_I.count[3]
.sym 143971 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143972 bf_stage3_4_5.twid_mult.multiplier_Z.t[13]
.sym 143973 bf_stage3_4_5.twid_mult.multiplier_Z.p[13]
.sym 143976 bf_stage3_4_5.twid_mult.multiplier_I.state[0]
.sym 143977 stage_2_valid
.sym 143980 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 143981 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 143984 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 143985 bf_stage3_4_5.twid_mult.multiplier_I.state[0]
.sym 143988 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 143989 bf_stage3_4_5.twid_mult.multiplier_I.state[0]
.sym 143992 bf_stage3_4_5.twid_mult.multiplier_I.state[0]
.sym 143993 stage_2_valid
.sym 143994 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 143999 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 144000 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 144001 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 144005 bf_stage3_4_5.twid_mult.multiplier_I.state[0]
.sym 144014 bf_stage2_4_6.twid_mult.multiplier_Z.p[2]
.sym 144018 bf_stage2_4_6.twid_mult.multiplier_Z.p[1]
.sym 144025 bf_stage2_4_6.twid_mult.w_mult_z[3]
.sym 144029 bf_stage2_4_6.twid_mult.w_mult_z[1]
.sym 144037 bf_stage2_4_6.twid_mult.w_mult_z[0]
.sym 144038 bf_stage2_4_6.twid_mult.w_neg_z[4]
.sym 144039 bf_stage2_4_6.twid_mult.w_mult_i[4]
.sym 144040 bf_stage2_4_6.twid_mult.w_neg_z[5]
.sym 144041 bf_stage2_4_6.twid_mult.w_mult_i[5]
.sym 144042 bf_stage2_4_6.twid_mult.multiplier_I.p[1]
.sym 144046 bf_stage2_4_6.twid_mult.multiplier_I.p[5]
.sym 144053 bf_stage2_4_6.twid_mult.w_mult_z[7]
.sym 144056 bf_stage2_4_6.twid_mult.w_neg_z[6]
.sym 144057 bf_stage2_4_6.twid_mult.w_mult_i[6]
.sym 144058 bf_stage2_4_6.twid_mult.w_neg_z[1]
.sym 144059 bf_stage2_4_6.twid_mult.w_mult_i[1]
.sym 144060 bf_stage2_4_6.twid_mult.w_mult_z[0]
.sym 144061 bf_stage2_4_6.twid_mult.w_mult_i[0]
.sym 144062 bf_stage2_4_6.twid_mult.multiplier_I.p[6]
.sym 144066 bf_stage2_4_6.twid_mult.w_neg_z[5]
.sym 144067 bf_stage2_4_6.twid_mult.w_mult_i[5]
.sym 144068 bf_stage2_4_6.twid_mult.w_neg_z[6]
.sym 144069 bf_stage2_4_6.twid_mult.w_mult_i[6]
.sym 144070 bf_stage2_4_6.twid_mult.w_neg_z[3]
.sym 144071 bf_stage2_4_6.twid_mult.w_mult_i[3]
.sym 144072 bf_stage2_4_6.twid_mult.w_neg_z[4]
.sym 144073 bf_stage2_4_6.twid_mult.w_mult_i[4]
.sym 144076 bf_stage2_4_6.twid_mult.w_neg_z[2]
.sym 144077 bf_stage2_4_6.twid_mult.w_mult_i[2]
.sym 144081 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 144082 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 144083 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 144084 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 144085 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 144086 bf_stage2_4_6.twid_mult.w_neg_z[2]
.sym 144087 bf_stage2_4_6.twid_mult.w_mult_i[2]
.sym 144088 bf_stage2_4_6.twid_mult.w_neg_z[3]
.sym 144089 bf_stage2_4_6.twid_mult.w_mult_i[3]
.sym 144093 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 144094 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 144095 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 144096 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 144097 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 144099 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 144100 bf_stage2_4_6.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 144101 bf_stage2_4_6.twid_mult.multiplier_Z.count_SB_LUT4_I1_O[1]
.sym 144102 bf_stage2_4_6.twid_mult.multiplier_Z.p[7]
.sym 144107 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144108 bf_stage2_4_6.twid_mult.multiplier_Z.t[2]
.sym 144109 bf_stage2_4_6.twid_mult.multiplier_Z.p[2]
.sym 144110 bf_stage2_4_6.twid_mult.multiplier_Z.p[9]
.sym 144114 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 144115 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 144116 bf_stage2_4_6.twid_mult.w_mult_z[7]
.sym 144117 bf_stage2_4_6.twid_mult.w_mult_r[7]
.sym 144118 bf_stage2_4_6.twid_mult.multiplier_Z.t[1]
.sym 144119 bf_stage2_4_6.twid_mult.multiplier_Z.p[1]
.sym 144120 bf_stage2_4_6.twid_mult.multiplier_Z.p[0]
.sym 144121 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 144123 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 144124 bf_stage2_4_6.twid_mult.w_mult_z[7]
.sym 144125 bf_stage2_4_6.twid_mult.w_mult_r[7]
.sym 144126 bf_stage2_4_6.twid_mult.multiplier_Z.p[8]
.sym 144130 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 144131 bf_stage2_4_6.twid_mult.w_mult_z[7]
.sym 144132 bf_stage2_4_6.twid_mult.w_mult_r[7]
.sym 144133 bf_stage2_4_6.twid_mult.w_mult_r[8]
.sym 144134 bf_stage2_4_6.twid_mult.multiplier_I.p[0]
.sym 144138 bf_stage2_4_6.twid_mult.multiplier_I.p[14]
.sym 144142 bf_stage2_4_6.twid_mult.multiplier_I.p[7]
.sym 144147 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144148 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 144149 bf_stage2_4_6.twid_mult.w_mult_r[8]
.sym 144150 bf_stage2_4_6.twid_mult.multiplier_I.p[8]
.sym 144154 bf_stage2_4_6.twid_mult.multiplier_I.p[4]
.sym 144158 bf_stage2_4_6.twid_mult.multiplier_I.p[3]
.sym 144162 bf_stage2_4_6.twid_mult.multiplier_I.p[2]
.sym 144175 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144176 bf_stage2_4_6.twid_mult.multiplier_I.p[4]
.sym 144177 bf_stage2_4_6.twid_mult.multiplier_I.t[4]
.sym 144179 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144180 bf_stage2_4_6.twid_mult.multiplier_I.p[14]
.sym 144181 bf_stage2_4_6.twid_mult.multiplier_I.t[14]
.sym 144183 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144184 bf_stage2_4_6.twid_mult.multiplier_I.p[5]
.sym 144185 bf_stage2_4_6.twid_mult.multiplier_I.t[5]
.sym 144191 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144192 bf_stage2_4_6.twid_mult.multiplier_I.p[4]
.sym 144193 bf_stage2_4_6.twid_mult.multiplier_I.t[4]
.sym 144195 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144196 bf_stage2_4_6.twid_mult.multiplier_I.p[5]
.sym 144197 bf_stage2_4_6.twid_mult.multiplier_I.t[5]
.sym 144198 bf_stage2_4_6.twid_mult.multiplier_I.t[5]
.sym 144203 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144204 bf_stage2_4_6.twid_mult.multiplier_I.p[3]
.sym 144205 bf_stage2_4_6.twid_mult.multiplier_I.t[3]
.sym 144206 bf_stage2_4_6.twid_mult.multiplier_I.t[2]
.sym 144210 bf_stage2_4_6.twid_mult.multiplier_I.t[7]
.sym 144214 bf_stage2_4_6.twid_mult.multiplier_I.t[4]
.sym 144218 bf_stage2_4_6.twid_mult.multiplier_I.t[6]
.sym 144226 bf_stage2_4_6.twid_mult.multiplier_I.t[3]
.sym 144231 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144232 bf_stage2_4_6.twid_mult.multiplier_I.p[7]
.sym 144233 bf_stage2_4_6.twid_mult.multiplier_I.t[7]
.sym 144235 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144236 bf_stage2_4_6.twid_mult.multiplier_I.p[3]
.sym 144237 bf_stage2_4_6.twid_mult.multiplier_I.t[3]
.sym 144239 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144240 bf_stage2_4_6.twid_mult.multiplier_I.p[7]
.sym 144241 bf_stage2_4_6.twid_mult.multiplier_I.t[7]
.sym 144243 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144244 bf_stage2_4_6.twid_mult.multiplier_I.p[8]
.sym 144245 bf_stage2_4_6.twid_mult.multiplier_I.t[8]
.sym 144247 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144248 bf_stage2_4_6.twid_mult.multiplier_I.p[8]
.sym 144249 bf_stage2_4_6.twid_mult.multiplier_I.t[8]
.sym 144251 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144252 bf_stage2_4_6.twid_mult.multiplier_I.p[2]
.sym 144253 bf_stage2_4_6.twid_mult.multiplier_I.t[2]
.sym 144255 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144256 bf_stage2_4_6.twid_mult.multiplier_I.p[6]
.sym 144257 bf_stage2_4_6.twid_mult.multiplier_I.t[6]
.sym 144259 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144260 bf_stage2_4_6.twid_mult.multiplier_I.p[6]
.sym 144261 bf_stage2_4_6.twid_mult.multiplier_I.t[6]
.sym 144271 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144272 bf_stage2_4_6.twid_mult.multiplier_R.p[14]
.sym 144273 bf_stage2_4_6.twid_mult.multiplier_R.t[14]
.sym 144283 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144284 bf_stage2_4_6.twid_mult.multiplier_R.p[13]
.sym 144285 bf_stage2_4_6.twid_mult.multiplier_R.t[13]
.sym 144291 bf_stage2_4_6.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144292 bf_stage2_4_6.twid_mult.multiplier_R.p[13]
.sym 144293 bf_stage2_4_6.twid_mult.multiplier_R.t[13]
.sym 144294 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 144295 bf_stage2_4_6.twid_mult.multiplier_Z.p[0]
.sym 144296 bf_stage2_4_6.twid_mult.multiplier_Z.t[1]
.sym 144297 bf_stage2_4_6.twid_mult.multiplier_Z.p[1]
.sym 144304 bf_stage2_4_6.twid_mult.multiplier_Z.t[0]
.sym 144305 bf_stage2_4_6.twid_mult.multiplier_Z.p[0]
.sym 144307 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144308 bf_stage2_4_6.twid_mult.multiplier_Z.t[12]
.sym 144309 bf_stage2_4_6.twid_mult.multiplier_Z.p[12]
.sym 144315 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144316 bf_stage2_4_6.twid_mult.multiplier_Z.t[12]
.sym 144317 bf_stage2_4_6.twid_mult.multiplier_Z.p[12]
.sym 144390 bf_stage1_3_7.twid_mult.multiplier_Z.count[4]
.sym 144391 bf_stage1_3_7.twid_mult.multiplier_Z.count[1]
.sym 144392 bf_stage1_3_7.twid_mult.multiplier_Z.count[2]
.sym 144393 bf_stage1_3_7.twid_mult.multiplier_Z.count[0]
.sym 144395 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144396 bf_stage1_1_5.twid_mult.multiplier_Z.p[5]
.sym 144397 bf_stage1_1_5.twid_mult.multiplier_Z.t[5]
.sym 144399 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144400 bf_stage1_1_5.twid_mult.multiplier_Z.p[4]
.sym 144401 bf_stage1_1_5.twid_mult.multiplier_Z.t[4]
.sym 144403 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144404 bf_stage1_1_5.twid_mult.multiplier_Z.p[12]
.sym 144405 bf_stage1_1_5.twid_mult.multiplier_Z.t[12]
.sym 144407 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144408 bf_stage1_1_5.twid_mult.multiplier_Z.p[4]
.sym 144409 bf_stage1_1_5.twid_mult.multiplier_Z.t[4]
.sym 144411 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144412 bf_stage1_1_5.twid_mult.multiplier_Z.p[5]
.sym 144413 bf_stage1_1_5.twid_mult.multiplier_Z.t[5]
.sym 144414 bf_stage1_3_7.twid_mult.multiplier_Z.count[0]
.sym 144415 bf_stage1_3_7.twid_mult.multiplier_Z.count[1]
.sym 144416 bf_stage1_3_7.twid_mult.multiplier_Z.count[2]
.sym 144417 bf_stage1_3_7.twid_mult.multiplier_Z.count[4]
.sym 144419 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144420 bf_stage1_1_5.twid_mult.multiplier_Z.p[11]
.sym 144421 bf_stage1_1_5.twid_mult.multiplier_Z.t[11]
.sym 144422 bf_stage3_0_1.twid_mult.multiplier_R.t[4]
.sym 144426 bf_stage3_0_1.twid_mult.multiplier_R.t[3]
.sym 144434 bf_stage3_0_1.twid_mult.multiplier_R.t[2]
.sym 144438 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 144442 bf_stage3_0_1.twid_mult.multiplier_R.t[5]
.sym 144447 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144448 bf_stage1_1_5.twid_mult.multiplier_Z.p[7]
.sym 144449 bf_stage1_1_5.twid_mult.multiplier_Z.t[7]
.sym 144450 bf_stage3_0_1.twid_mult.multiplier_R.t[1]
.sym 144454 bf_stage1_1_5.twid_mult.multiplier_Z.t[12]
.sym 144459 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144460 bf_stage1_1_5.twid_mult.multiplier_Z.p[11]
.sym 144461 bf_stage1_1_5.twid_mult.multiplier_Z.t[11]
.sym 144462 bf_stage1_1_5.twid_mult.multiplier_Z.t[11]
.sym 144466 bf_stage1_1_5.twid_mult.multiplier_Z.t[7]
.sym 144470 bf_stage1_1_5.twid_mult.multiplier_Z.t[10]
.sym 144474 bf_stage1_1_5.twid_mult.multiplier_Z.t[13]
.sym 144478 bf_stage1_1_5.twid_mult.multiplier_Z.t[8]
.sym 144482 bf_stage1_1_5.twid_mult.multiplier_Z.t[9]
.sym 144486 bf_stage1_3_7.twid_mult.multiplier_Z.t[6]
.sym 144490 bf_stage1_3_7.twid_mult.multiplier_Z.t[3]
.sym 144495 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144496 bf_stage1_1_5.twid_mult.multiplier_Z.p[12]
.sym 144497 bf_stage1_1_5.twid_mult.multiplier_Z.t[12]
.sym 144498 bf_stage1_3_7.twid_mult.multiplier_Z.t[13]
.sym 144502 bf_stage1_3_7.twid_mult.multiplier_Z.t[12]
.sym 144506 bf_stage1_3_7.twid_mult.multiplier_Z.t[5]
.sym 144510 bf_stage1_3_7.twid_mult.multiplier_Z.t[4]
.sym 144514 bf_stage1_3_7.twid_mult.multiplier_Z.t[2]
.sym 144519 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144520 bf_stage1_1_5.twid_mult.multiplier_Z.p[8]
.sym 144521 bf_stage1_1_5.twid_mult.multiplier_Z.t[8]
.sym 144523 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144524 bf_stage3_0_1.twid_mult.multiplier_R.p[2]
.sym 144525 bf_stage3_0_1.twid_mult.multiplier_R.t[2]
.sym 144527 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144528 bf_stage3_0_1.twid_mult.multiplier_R.p[3]
.sym 144529 bf_stage3_0_1.twid_mult.multiplier_R.t[3]
.sym 144539 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144540 bf_stage1_1_5.twid_mult.multiplier_Z.p[13]
.sym 144541 bf_stage1_1_5.twid_mult.multiplier_Z.t[13]
.sym 144542 bf_stage3_0_1.twid_mult.multiplier_Z.t[6]
.sym 144551 count[0]
.sym 144556 count[1]
.sym 144557 count[0]
.sym 144560 count[2]
.sym 144561 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 144564 count[3]
.sym 144565 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 144568 count[4]
.sym 144569 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 144572 count[5]
.sym 144573 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 144576 count[6]
.sym 144577 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 144580 count[7]
.sym 144581 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 144583 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144584 bf_stage1_1_5.twid_mult.w_mult_z[12]
.sym 144585 bf_stage1_1_5.twid_mult.w_mult_r[12]
.sym 144587 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144588 bf_stage1_1_5.twid_mult.w_mult_z[14]
.sym 144589 bf_stage1_1_5.twid_mult.w_mult_r[14]
.sym 144590 bf_stage3_0_1.twid_mult.multiplier_I.t[11]
.sym 144595 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144596 bf_stage1_3_7.twid_mult.multiplier_Z.p[13]
.sym 144597 bf_stage1_3_7.twid_mult.multiplier_Z.t[13]
.sym 144598 bf_stage3_0_1.twid_mult.multiplier_I.t[13]
.sym 144602 bf_stage3_0_1.twid_mult.multiplier_I.t[12]
.sym 144607 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144608 bf_stage1_3_7.twid_mult.multiplier_Z.p[9]
.sym 144609 bf_stage1_3_7.twid_mult.multiplier_Z.t[9]
.sym 144611 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144612 bf_stage1_1_5.twid_mult.w_mult_z[13]
.sym 144613 bf_stage1_1_5.twid_mult.w_mult_r[13]
.sym 144615 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144616 bf_stage1_3_7.twid_mult.multiplier_Z.p[12]
.sym 144617 bf_stage1_3_7.twid_mult.multiplier_Z.t[12]
.sym 144619 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144620 bf_stage3_2_3.twid_mult.multiplier_R.p[2]
.sym 144621 bf_stage3_2_3.twid_mult.multiplier_R.t[2]
.sym 144622 bf_stage3_2_3.twid_mult.multiplier_R.p[1]
.sym 144623 bf_stage3_2_3.twid_mult.multiplier_R.t[1]
.sym 144624 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 144625 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 144628 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144629 bf_stage1_1_5.twid_mult.w_mult_r[13]
.sym 144632 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144633 bf_stage1_1_5.twid_mult.w_mult_r[12]
.sym 144635 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144636 bf_stage3_2_3.twid_mult.multiplier_R.p[2]
.sym 144637 bf_stage3_2_3.twid_mult.multiplier_R.t[2]
.sym 144638 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 144639 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 144640 bf_stage3_2_3.twid_mult.multiplier_R.p[1]
.sym 144641 bf_stage3_2_3.twid_mult.multiplier_R.t[1]
.sym 144643 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144644 bf_stage3_2_3.twid_mult.multiplier_R.p[3]
.sym 144645 bf_stage3_2_3.twid_mult.multiplier_R.t[3]
.sym 144647 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144648 w_stage12_r7[5]
.sym 144649 bf_stage1_1_5.twid_mult.w_mult_z[12]
.sym 144650 bf_stage1_3_7.twid_mult.multiplier_Z.p[12]
.sym 144654 bf_stage1_3_7.twid_mult.multiplier_Z.p[13]
.sym 144658 bf_stage1_3_7.twid_mult.multiplier_Z.p[14]
.sym 144665 w_stage12_r7[6]
.sym 144667 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144668 w_stage12_r7[6]
.sym 144669 bf_stage1_1_5.twid_mult.w_mult_z[13]
.sym 144670 bf_stage1_3_7.twid_mult.multiplier_Z.p[9]
.sym 144676 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144677 bf_stage1_1_5.twid_mult.w_mult_z[13]
.sym 144689 w_stage12_r7[7]
.sym 144706 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 144711 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 144716 bf_stage2_4_6.twid_mult.multiplier_I.count[1]
.sym 144717 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 144720 bf_stage2_4_6.twid_mult.multiplier_I.count[2]
.sym 144721 bf_stage2_4_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 144724 bf_stage2_4_6.twid_mult.multiplier_I.count[3]
.sym 144725 bf_stage2_4_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 144728 bf_stage2_4_6.twid_mult.multiplier_I.count[4]
.sym 144729 bf_stage2_4_6.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 144732 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144733 bf_stage1_1_5.twid_mult.w_mult_z[12]
.sym 144735 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 144736 w_stage12_r7[5]
.sym 144737 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 144741 bf_stage2_4_6.twid_mult.multiplier_I.count[0]
.sym 144743 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 144744 w_stage12_r7[6]
.sym 144745 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 144746 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 144747 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 144748 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 144749 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 144751 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 144752 w_stage12_r7[7]
.sym 144753 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144755 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144756 bf_stage3_2_3.twid_mult.multiplier_R.p[4]
.sym 144757 bf_stage3_2_3.twid_mult.multiplier_R.t[4]
.sym 144758 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 144759 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 144760 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 144761 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 144764 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144765 w_stage12_r7[7]
.sym 144768 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 144769 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 144772 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 144773 bf_stage1_1_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 144774 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 144775 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 144776 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 144777 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 144779 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 144780 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 144781 bf_stage3_4_5.w_neg_b_re[4]
.sym 144782 bf_stage3_0_1.twid_mult.multiplier_Z.t[7]
.sym 144786 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 144787 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144788 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 144789 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 144791 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 144792 bf_stage3_4_5.w_neg_b_re[4]
.sym 144793 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 144794 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 144795 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 144796 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144797 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 144800 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[0]
.sym 144801 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_I2_O[1]
.sym 144802 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[7]
.sym 144803 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 144804 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 144805 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 144806 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 144807 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 144808 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 144809 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]
.sym 144810 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 144811 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 144812 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 144813 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 144814 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 144815 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 144816 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 144817 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 144818 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 144819 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 144820 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 144821 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 144823 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 144824 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 144825 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 144827 bf_stage1_3_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_I3_O[1]
.sym 144828 bf_stage3_4_5.w_neg_b_re[3]
.sym 144829 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 144831 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 144832 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 144833 bf_stage3_4_5.w_neg_b_re[5]
.sym 144835 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 144836 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 144837 bf_stage3_4_5.w_neg_b_re[5]
.sym 144839 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144840 bf_stage3_4_5.twid_mult.multiplier_R.p[3]
.sym 144841 bf_stage3_4_5.twid_mult.multiplier_R.t[3]
.sym 144842 bf_stage3_4_5.twid_mult.multiplier_R.p[0]
.sym 144843 bf_stage3_4_5.twid_mult.multiplier_R.t[0]
.sym 144844 bf_stage3_4_5.twid_mult.multiplier_R.p[1]
.sym 144845 bf_stage3_4_5.twid_mult.multiplier_R.t[1]
.sym 144847 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144848 bf_stage3_4_5.twid_mult.multiplier_R.p[4]
.sym 144849 bf_stage3_4_5.twid_mult.multiplier_R.t[4]
.sym 144851 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144852 bf_stage3_4_5.twid_mult.multiplier_R.p[2]
.sym 144853 bf_stage3_4_5.twid_mult.multiplier_R.t[2]
.sym 144855 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 144856 bf_stage3_4_5.w_e_re[2]
.sym 144857 bf_stage3_4_5.twid_mult.w_neg_y[1]
.sym 144860 bf_stage3_4_5.twid_mult.multiplier_R.p[0]
.sym 144861 bf_stage3_4_5.twid_mult.multiplier_R.t[0]
.sym 144862 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 144863 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 144864 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 144865 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 144867 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144868 bf_stage3_4_5.twid_mult.multiplier_R.p[2]
.sym 144869 bf_stage3_4_5.twid_mult.multiplier_R.t[2]
.sym 144871 bf_stage3_4_5.w_e_re[3]
.sym 144872 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 144873 bf_stage3_4_5.twid_mult.w_neg_y[2]
.sym 144874 bf_stage3_4_5.twid_mult.multiplier_R.p[1]
.sym 144875 bf_stage3_4_5.twid_mult.multiplier_R.t[1]
.sym 144876 bf_stage3_4_5.twid_mult.multiplier_R.p[0]
.sym 144877 bf_stage3_4_5.twid_mult.multiplier_R.t[0]
.sym 144879 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144880 bf_stage3_4_5.twid_mult.multiplier_Z.t[5]
.sym 144881 bf_stage3_4_5.twid_mult.multiplier_Z.p[5]
.sym 144883 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 144884 bf_stage3_4_5.w_e_re[2]
.sym 144885 bf_stage3_4_5.twid_mult.w_neg_y[1]
.sym 144887 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144888 bf_stage3_4_5.twid_mult.multiplier_Z.t[4]
.sym 144889 bf_stage3_4_5.twid_mult.multiplier_Z.p[4]
.sym 144891 bf_stage3_4_5.w_e_re[3]
.sym 144892 bf_stage3_4_5.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 144893 bf_stage3_4_5.twid_mult.w_neg_y[2]
.sym 144894 bf_stage3_4_5.twid_mult.multiplier_R.p[1]
.sym 144898 bf_stage3_4_5.twid_mult.multiplier_R.p[0]
.sym 144903 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144904 bf_stage3_4_5.twid_mult.multiplier_Z.t[5]
.sym 144905 bf_stage3_4_5.twid_mult.multiplier_Z.p[5]
.sym 144908 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 144909 bf_stage3_4_5.twid_mult.multiplier_Z.p[0]
.sym 144911 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144912 bf_stage3_4_5.twid_mult.multiplier_Z.t[3]
.sym 144913 bf_stage3_4_5.twid_mult.multiplier_Z.p[3]
.sym 144914 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 144915 bf_stage3_4_5.twid_mult.multiplier_Z.p[0]
.sym 144916 bf_stage3_4_5.twid_mult.multiplier_Z.t[1]
.sym 144917 bf_stage3_4_5.twid_mult.multiplier_Z.p[1]
.sym 144919 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144920 bf_stage3_4_5.twid_mult.multiplier_Z.t[2]
.sym 144921 bf_stage3_4_5.twid_mult.multiplier_Z.p[2]
.sym 144923 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144924 bf_stage3_4_5.twid_mult.multiplier_Z.t[3]
.sym 144925 bf_stage3_4_5.twid_mult.multiplier_Z.p[3]
.sym 144927 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144928 bf_stage3_4_5.twid_mult.multiplier_Z.t[6]
.sym 144929 bf_stage3_4_5.twid_mult.multiplier_Z.p[6]
.sym 144931 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144932 bf_stage3_4_5.twid_mult.multiplier_Z.t[4]
.sym 144933 bf_stage3_4_5.twid_mult.multiplier_Z.p[4]
.sym 144943 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144944 bf_stage3_4_5.twid_mult.multiplier_Z.t[6]
.sym 144945 bf_stage3_4_5.twid_mult.multiplier_Z.p[6]
.sym 144947 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144948 bf_stage3_4_5.twid_mult.multiplier_Z.t[2]
.sym 144949 bf_stage3_4_5.twid_mult.multiplier_Z.p[2]
.sym 144950 bf_stage3_4_5.twid_mult.multiplier_Z.t[1]
.sym 144951 bf_stage3_4_5.twid_mult.multiplier_Z.p[1]
.sym 144952 bf_stage3_4_5.twid_mult.multiplier_Z.p[0]
.sym 144953 bf_stage3_4_5.twid_mult.multiplier_Z.t[0]
.sym 144954 bf_stage3_4_5.twid_mult.multiplier_R.p[6]
.sym 144958 bf_stage3_4_5.twid_mult.multiplier_R.p[2]
.sym 144967 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144968 bf_stage3_4_5.twid_mult.multiplier_Z.t[10]
.sym 144969 bf_stage3_4_5.twid_mult.multiplier_Z.p[10]
.sym 144975 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144976 bf_stage3_4_5.twid_mult.multiplier_Z.t[9]
.sym 144977 bf_stage3_4_5.twid_mult.multiplier_Z.p[9]
.sym 144981 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 144991 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144992 bf_stage3_4_5.twid_mult.multiplier_R.p[6]
.sym 144993 bf_stage3_4_5.twid_mult.multiplier_R.t[6]
.sym 144995 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144996 bf_stage3_4_5.twid_mult.multiplier_Z.t[11]
.sym 144997 bf_stage3_4_5.twid_mult.multiplier_Z.p[11]
.sym 144999 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145000 bf_stage3_4_5.twid_mult.multiplier_Z.t[7]
.sym 145001 bf_stage3_4_5.twid_mult.multiplier_Z.p[7]
.sym 145007 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145008 bf_stage3_4_5.twid_mult.multiplier_Z.t[7]
.sym 145009 bf_stage3_4_5.twid_mult.multiplier_Z.p[7]
.sym 145015 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145016 bf_stage3_4_5.twid_mult.multiplier_Z.t[8]
.sym 145017 bf_stage3_4_5.twid_mult.multiplier_Z.p[8]
.sym 145023 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145024 bf_stage3_4_5.twid_mult.multiplier_Z.t[8]
.sym 145025 bf_stage3_4_5.twid_mult.multiplier_Z.p[8]
.sym 145027 bf_stage3_4_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145028 bf_stage3_4_5.twid_mult.multiplier_Z.t[9]
.sym 145029 bf_stage3_4_5.twid_mult.multiplier_Z.p[9]
.sym 145035 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 145036 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 145037 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 145042 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 145043 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 145044 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 145045 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 145057 bf_stage2_4_6.twid_mult.w_mult_z[2]
.sym 145060 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 145061 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 145063 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 145068 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145069 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 145072 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 145073 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 145076 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 145077 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 145080 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 145081 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 145084 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 145085 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 145088 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 145089 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 145092 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 145093 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 145096 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 145097 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 145100 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 145101 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 145104 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 145105 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 145108 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 145109 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 145112 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 145113 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 145116 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 145117 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 145118 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 145119 bf_stage2_4_6.twid_mult.w_mult_i[14]
.sym 145120 bf_stage2_4_6.twid_mult.w_mult_z[14]
.sym 145121 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_1_O[3]
.sym 145122 bf_stage2_4_6.twid_mult.multiplier_I.p[9]
.sym 145126 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145127 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 145128 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 145129 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 145132 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 145133 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 145134 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 145135 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_I0[1]
.sym 145136 bf_stage2_4_6.twid_mult.w_neg_z[7]
.sym 145137 bf_stage2_4_6.twid_mult.w_mult_i[7]
.sym 145141 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 145143 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145144 bf_stage2_4_6.twid_mult.multiplier_Z.t[6]
.sym 145145 bf_stage2_4_6.twid_mult.multiplier_Z.p[6]
.sym 145146 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_I0[1]
.sym 145147 bf_stage2_4_6.twid_mult.w_neg_z[7]
.sym 145148 bf_stage2_4_6.twid_mult.w_mult_i[7]
.sym 145149 bf_stage2_4_6.twid_mult.w_mult_i[8]
.sym 145151 bf_stage2_4_6.twid_mult.w_neg_z[8]
.sym 145152 bf_stage2_4_6.twid_mult.w_mult_i[8]
.sym 145153 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 145157 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 145158 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145159 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 145160 bf_stage2_4_6.twid_mult.w_mult_r[8]
.sym 145161 bf_stage2_4_6.twid_mult.w_mult_r[9]
.sym 145162 bf_stage2_4_6.twid_mult.multiplier_Z.p[12]
.sym 145166 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145167 bf_stage3_6_7.w_neg_b_re[1]
.sym 145168 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 145169 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 145173 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 145174 bf_stage2_4_6.twid_mult.multiplier_Z.p[11]
.sym 145178 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145179 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 145180 bf_stage2_4_6.twid_mult.w_mult_r[9]
.sym 145181 bf_stage2_4_6.twid_mult.w_mult_r[10]
.sym 145183 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145184 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 145185 bf_stage2_4_6.twid_mult.w_mult_z[8]
.sym 145186 bf_stage2_4_6.twid_mult.multiplier_Z.p[10]
.sym 145190 bf_stage2_4_6.twid_mult.multiplier_R.p[10]
.sym 145194 bf_stage2_4_6.twid_mult.multiplier_R.p[14]
.sym 145199 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145200 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 145201 bf_stage2_4_6.twid_mult.w_mult_r[9]
.sym 145202 bf_stage2_4_6.twid_mult.multiplier_R.p[12]
.sym 145206 bf_stage2_4_6.twid_mult.multiplier_R.p[11]
.sym 145212 bf_stage2_4_6.twid_mult.w_mult_z[14]
.sym 145213 bf_stage2_4_6.twid_mult.w_mult_r[14]
.sym 145214 bf_stage2_4_6.twid_mult.multiplier_R.p[9]
.sym 145218 bf_stage2_4_6.twid_mult.multiplier_R.p[13]
.sym 145222 bf_stage2_4_6.twid_mult.multiplier_I.t[10]
.sym 145226 bf_stage2_4_6.twid_mult.multiplier_I.t[12]
.sym 145230 bf_stage2_4_6.twid_mult.multiplier_I.t[8]
.sym 145234 bf_stage2_4_6.twid_mult.multiplier_I.t[13]
.sym 145238 bf_stage2_4_6.twid_mult.multiplier_I.t[11]
.sym 145243 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145244 bf_stage2_4_6.twid_mult.multiplier_I.p[12]
.sym 145245 bf_stage2_4_6.twid_mult.multiplier_I.t[12]
.sym 145247 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145248 bf_stage2_4_6.twid_mult.multiplier_I.p[13]
.sym 145249 bf_stage2_4_6.twid_mult.multiplier_I.t[13]
.sym 145250 bf_stage2_4_6.twid_mult.multiplier_I.t[9]
.sym 145255 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145256 bf_stage2_4_6.twid_mult.multiplier_I.p[9]
.sym 145257 bf_stage2_4_6.twid_mult.multiplier_I.t[9]
.sym 145259 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145260 bf_stage2_4_6.twid_mult.multiplier_I.p[10]
.sym 145261 bf_stage2_4_6.twid_mult.multiplier_I.t[10]
.sym 145263 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145264 bf_stage2_4_6.twid_mult.multiplier_I.p[12]
.sym 145265 bf_stage2_4_6.twid_mult.multiplier_I.t[12]
.sym 145267 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145268 bf_stage2_4_6.twid_mult.multiplier_I.p[9]
.sym 145269 bf_stage2_4_6.twid_mult.multiplier_I.t[9]
.sym 145271 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145272 bf_stage2_4_6.twid_mult.multiplier_I.p[10]
.sym 145273 bf_stage2_4_6.twid_mult.multiplier_I.t[10]
.sym 145275 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145276 bf_stage2_4_6.twid_mult.multiplier_I.p[13]
.sym 145277 bf_stage2_4_6.twid_mult.multiplier_I.t[13]
.sym 145279 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145280 bf_stage2_4_6.twid_mult.multiplier_I.p[11]
.sym 145281 bf_stage2_4_6.twid_mult.multiplier_I.t[11]
.sym 145283 bf_stage2_4_6.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145284 bf_stage2_4_6.twid_mult.multiplier_I.p[11]
.sym 145285 bf_stage2_4_6.twid_mult.multiplier_I.t[11]
.sym 145287 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145288 bf_stage2_4_6.twid_mult.multiplier_Z.t[2]
.sym 145289 bf_stage2_4_6.twid_mult.multiplier_Z.p[2]
.sym 145291 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145292 bf_stage2_4_6.twid_mult.multiplier_Z.t[11]
.sym 145293 bf_stage2_4_6.twid_mult.multiplier_Z.p[11]
.sym 145295 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145296 bf_stage2_4_6.twid_mult.multiplier_Z.t[11]
.sym 145297 bf_stage2_4_6.twid_mult.multiplier_Z.p[11]
.sym 145307 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145308 bf_stage2_4_6.twid_mult.multiplier_Z.t[10]
.sym 145309 bf_stage2_4_6.twid_mult.multiplier_Z.p[10]
.sym 145315 bf_stage2_4_6.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145316 bf_stage2_4_6.twid_mult.multiplier_Z.t[10]
.sym 145317 bf_stage2_4_6.twid_mult.multiplier_Z.p[10]
.sym 145415 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145416 bf_stage1_1_5.twid_mult.multiplier_Z.p[6]
.sym 145417 bf_stage1_1_5.twid_mult.multiplier_Z.t[6]
.sym 145418 bf_stage1_3_7.twid_mult.multiplier_Z.count[3]
.sym 145419 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[1]
.sym 145420 bf_stage1_3_7.twid_mult.multiplier_Z.state[0]
.sym 145421 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_2_O[3]
.sym 145427 bf_stage1_3_7.twid_mult.multiplier_Z.count[3]
.sym 145428 bf_stage1_3_7.twid_mult.multiplier_Z.state[0]
.sym 145429 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_I3[2]
.sym 145431 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145432 bf_stage1_1_5.twid_mult.multiplier_Z.p[7]
.sym 145433 bf_stage1_1_5.twid_mult.multiplier_Z.t[7]
.sym 145436 bf_stage1_3_7.twid_mult.multiplier_Z.state[0]
.sym 145437 PIN_1$SB_IO_OUT
.sym 145439 bf_stage1_3_7.twid_mult.multiplier_Z.state[0]
.sym 145440 PIN_1$SB_IO_OUT
.sym 145441 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_O[2]
.sym 145443 bf_stage1_1_5.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145444 bf_stage1_1_5.twid_mult.multiplier_Z.p[6]
.sym 145445 bf_stage1_1_5.twid_mult.multiplier_Z.t[6]
.sym 145446 bf_stage3_0_1.twid_mult.multiplier_R.p[1]
.sym 145454 bf_stage3_0_1.twid_mult.multiplier_R.p[4]
.sym 145470 bf_stage3_0_1.twid_mult.multiplier_R.p[3]
.sym 145474 bf_stage3_0_1.twid_mult.multiplier_R.p[0]
.sym 145489 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O
.sym 145502 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 145514 bf_stage3_0_1.twid_mult.multiplier_Z.p[7]
.sym 145519 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145520 bf_stage3_0_1.twid_mult.multiplier_R.p[4]
.sym 145521 bf_stage3_0_1.twid_mult.multiplier_R.t[4]
.sym 145535 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145536 bf_stage3_0_1.twid_mult.multiplier_R.p[5]
.sym 145537 bf_stage3_0_1.twid_mult.multiplier_R.t[5]
.sym 145543 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145544 bf_stage3_0_1.twid_mult.multiplier_R.p[5]
.sym 145545 bf_stage3_0_1.twid_mult.multiplier_R.t[5]
.sym 145547 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145548 bf_stage3_0_1.twid_mult.multiplier_R.p[2]
.sym 145549 bf_stage3_0_1.twid_mult.multiplier_R.t[2]
.sym 145551 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145552 bf_stage3_0_1.twid_mult.multiplier_R.p[4]
.sym 145553 bf_stage3_0_1.twid_mult.multiplier_R.t[4]
.sym 145554 bf_stage3_0_1.twid_mult.multiplier_R.p[1]
.sym 145555 bf_stage3_0_1.twid_mult.multiplier_R.t[1]
.sym 145556 bf_stage3_0_1.twid_mult.multiplier_R.p[0]
.sym 145557 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 145560 bf_stage3_0_1.twid_mult.multiplier_R.p[0]
.sym 145561 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 145563 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145564 bf_stage3_0_1.twid_mult.multiplier_R.p[6]
.sym 145565 bf_stage3_0_1.twid_mult.multiplier_R.t[6]
.sym 145566 bf_stage3_0_1.twid_mult.multiplier_R.p[0]
.sym 145567 bf_stage3_0_1.twid_mult.multiplier_R.t[0]
.sym 145568 bf_stage3_0_1.twid_mult.multiplier_R.p[1]
.sym 145569 bf_stage3_0_1.twid_mult.multiplier_R.t[1]
.sym 145571 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145572 bf_stage3_0_1.twid_mult.multiplier_R.p[6]
.sym 145573 bf_stage3_0_1.twid_mult.multiplier_R.t[6]
.sym 145585 bf_stage3_0_1.twid_mult.w_mult_z[7]
.sym 145586 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 145587 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 145588 bf_stage3_2_3.twid_mult.multiplier_I.p[1]
.sym 145589 bf_stage3_2_3.twid_mult.multiplier_I.t[1]
.sym 145590 count[1]
.sym 145591 count[2]
.sym 145592 count[3]
.sym 145593 count[5]
.sym 145594 bf_stage3_2_3.twid_mult.multiplier_I.p[1]
.sym 145595 bf_stage3_2_3.twid_mult.multiplier_I.t[1]
.sym 145596 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 145597 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 145603 count[6]
.sym 145604 count[7]
.sym 145605 count[4]
.sym 145607 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145608 bf_stage3_0_1.twid_mult.multiplier_I.p[13]
.sym 145609 bf_stage3_0_1.twid_mult.multiplier_I.t[13]
.sym 145611 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145612 bf_stage3_0_1.twid_mult.multiplier_I.p[13]
.sym 145613 bf_stage3_0_1.twid_mult.multiplier_I.t[13]
.sym 145615 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145616 bf_stage3_0_1.twid_mult.multiplier_I.p[12]
.sym 145617 bf_stage3_0_1.twid_mult.multiplier_I.t[12]
.sym 145619 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145620 bf_stage3_0_1.twid_mult.multiplier_I.p[12]
.sym 145621 bf_stage3_0_1.twid_mult.multiplier_I.t[12]
.sym 145631 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145632 bf_stage3_0_1.twid_mult.multiplier_I.p[9]
.sym 145633 bf_stage3_0_1.twid_mult.multiplier_I.t[9]
.sym 145635 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145636 bf_stage3_0_1.twid_mult.multiplier_I.p[14]
.sym 145637 bf_stage3_0_1.twid_mult.multiplier_I.t[14]
.sym 145639 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145640 bf_stage1_3_7.twid_mult.multiplier_Z.p[6]
.sym 145641 bf_stage1_3_7.twid_mult.multiplier_Z.t[6]
.sym 145642 bf_stage3_2_3.twid_mult.multiplier_R.t[1]
.sym 145662 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 145666 bf_stage3_2_3.twid_mult.multiplier_R.t[2]
.sym 145670 bf_stage3_2_3.twid_mult.multiplier_I.p[2]
.sym 145674 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 145678 write_addr[4]
.sym 145679 write_addr[5]
.sym 145680 write_addr[6]
.sym 145681 write_addr[7]
.sym 145686 bf_stage3_2_3.twid_mult.multiplier_I.p[4]
.sym 145694 bf_stage3_2_3.twid_mult.multiplier_I.p[1]
.sym 145699 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145700 bf_stage3_2_3.twid_mult.multiplier_R.p[3]
.sym 145701 bf_stage3_2_3.twid_mult.multiplier_R.t[3]
.sym 145703 write_addr[0]
.sym 145708 write_addr[1]
.sym 145712 write_addr[2]
.sym 145713 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 145716 write_addr[3]
.sym 145717 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 145720 write_addr[4]
.sym 145721 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 145724 write_addr[5]
.sym 145725 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 145728 write_addr[6]
.sym 145729 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 145732 write_addr[7]
.sym 145733 write_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 145735 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145736 bf_stage3_0_1.twid_mult.multiplier_R.p[7]
.sym 145737 bf_stage3_0_1.twid_mult.multiplier_R.t[7]
.sym 145747 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145748 bf_stage3_0_1.twid_mult.multiplier_R.p[8]
.sym 145749 bf_stage3_0_1.twid_mult.multiplier_R.t[8]
.sym 145763 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145764 bf_stage3_0_1.twid_mult.multiplier_R.p[7]
.sym 145765 bf_stage3_0_1.twid_mult.multiplier_R.t[7]
.sym 145766 bf_stage3_2_3.twid_mult.multiplier_R.t[3]
.sym 145770 bf_stage3_2_3.twid_mult.multiplier_R.t[4]
.sym 145776 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 145777 stage_1_valid
.sym 145787 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145788 bf_stage3_2_3.twid_mult.multiplier_R.p[4]
.sym 145789 bf_stage3_2_3.twid_mult.multiplier_R.t[4]
.sym 145800 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 145801 stage_1_valid
.sym 145802 bf_stage3_2_3.twid_mult.multiplier_I.p[5]
.sym 145806 bf_stage3_2_3.twid_mult.multiplier_I.p[3]
.sym 145810 bf_stage3_2_3.twid_mult.multiplier_I.p[6]
.sym 145820 bf_stage2_4_6.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 145821 bf_stage2_4_6.twid_mult.multiplier_I.state[0]
.sym 145822 bf_stage1_5_7.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2_SB_LUT4_I2_O[7]
.sym 145823 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145824 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 145825 bf_stage3_4_5.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 145831 write_addr[1]
.sym 145832 write_addr[0]
.sym 145833 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 145838 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 145839 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 145840 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 145841 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 145843 write_addr[0]
.sym 145844 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 145845 write_addr[1]
.sym 145846 bf_stage3_0_1.twid_mult.multiplier_R.p[7]
.sym 145850 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 145851 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 145852 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 145853 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 145859 write_addr[2]
.sym 145860 write_addr[3]
.sym 145861 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 145862 bf_stage3_4_5.twid_mult.multiplier_R.t[0]
.sym 145867 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 145868 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 145869 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 145871 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 145872 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 145873 bf_stage3_0_1.twid_mult.multiplier_Z.data_valid_SB_LUT4_I1_O[2]
.sym 145874 bf_stage3_4_5.twid_mult.multiplier_R.t[3]
.sym 145879 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 145880 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 145881 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 145883 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145884 bf_stage3_4_5.twid_mult.multiplier_R.p[3]
.sym 145885 bf_stage3_4_5.twid_mult.multiplier_R.t[3]
.sym 145886 bf_stage3_4_5.twid_mult.multiplier_R.t[2]
.sym 145890 bf_stage3_4_5.twid_mult.multiplier_R.t[1]
.sym 145897 bf_stage3_4_5.twid_mult.multiplier_Z.t[5]
.sym 145898 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 145899 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 145900 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 145901 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 145902 bf_stage3_4_5.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 145906 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 145907 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 145908 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 145909 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 145910 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 145911 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 145912 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 145913 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 145915 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145916 bf_stage3_4_5.twid_mult.multiplier_R.p[4]
.sym 145917 bf_stage3_4_5.twid_mult.multiplier_R.t[4]
.sym 145921 bf_stage3_4_5.twid_mult.multiplier_R.p[4]
.sym 145922 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 145923 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 145924 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 145925 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 145926 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145927 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145928 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 145929 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145930 bf_stage3_4_5.twid_mult.multiplier_Z.p[2]
.sym 145937 bf_stage3_4_5.twid_mult.w_mult_z[1]
.sym 145938 bf_stage3_4_5.twid_mult.w_mult_r[3]
.sym 145939 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145940 bf_stage3_4_5.twid_mult.w_mult_z[3]
.sym 145941 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145942 bf_stage3_4_5.twid_mult.w_mult_z[1]
.sym 145943 bf_stage3_4_5.twid_mult.w_mult_r[1]
.sym 145944 bf_stage3_4_5.twid_mult.w_mult_z[0]
.sym 145945 bf_stage3_4_5.twid_mult.w_mult_r[0]
.sym 145946 bf_stage3_4_5.twid_mult.multiplier_Z.p[3]
.sym 145951 bf_stage3_4_5.twid_mult.w_mult_z[2]
.sym 145952 bf_stage3_4_5.twid_mult.w_mult_r[2]
.sym 145953 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 145954 bf_stage3_4_5.twid_mult.multiplier_Z.p[1]
.sym 145958 bf_stage3_4_5.twid_mult.multiplier_Z.p[0]
.sym 145962 bf_stage3_4_5.twid_mult.w_mult_z[6]
.sym 145963 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 145964 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 145965 bf_stage3_4_5.twid_mult.w_mult_r[6]
.sym 145969 bf_stage3_4_5.twid_mult.w_mult_z[7]
.sym 145973 bf_stage3_4_5.twid_mult.w_mult_z[0]
.sym 145974 bf_stage3_4_5.twid_mult.multiplier_Z.p[7]
.sym 145978 bf_stage3_4_5.twid_mult.multiplier_Z.p[6]
.sym 145985 bf_stage3_4_5.twid_mult.w_mult_z[6]
.sym 145987 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 145988 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 145989 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 145993 bf_stage3_4_5.twid_mult.w_mult_z[10]
.sym 145994 bf_stage3_4_5.twid_mult.multiplier_Z.p[14]
.sym 145999 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146000 bf_stage3_4_5.twid_mult.multiplier_R.p[5]
.sym 146001 bf_stage3_4_5.twid_mult.multiplier_R.t[5]
.sym 146002 bf_stage3_4_5.twid_mult.multiplier_Z.p[13]
.sym 146006 bf_stage3_4_5.twid_mult.multiplier_Z.p[12]
.sym 146011 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146012 bf_stage3_4_5.twid_mult.multiplier_R.p[6]
.sym 146013 bf_stage3_4_5.twid_mult.multiplier_R.t[6]
.sym 146017 bf_stage3_4_5.twid_mult.w_mult_z[12]
.sym 146018 bf_stage3_4_5.twid_mult.multiplier_Z.p[10]
.sym 146026 bf_stage3_4_5.twid_mult.multiplier_R.t[4]
.sym 146038 bf_stage3_4_5.twid_mult.multiplier_R.t[5]
.sym 146043 write_addr[0]
.sym 146044 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 146045 write_addr[1]
.sym 146047 write_addr[1]
.sym 146048 write_addr[0]
.sym 146049 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 146055 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 146056 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 146057 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 146058 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 146059 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 146060 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 146061 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 146062 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 146063 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 146064 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 146065 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 146067 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[0]
.sym 146068 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 146069 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 146071 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 146072 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 146073 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 146074 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 146075 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 146076 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 146077 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 146078 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 146079 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 146080 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 146081 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 146083 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 146084 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 146085 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 146086 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 146087 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 146088 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 146089 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 146090 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 146091 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 146092 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 146093 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 146096 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 146097 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 146099 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 146100 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 146101 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 146102 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 146103 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 146104 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 146105 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 146106 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 146107 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 146108 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 146109 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 146111 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 146112 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 146113 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 146115 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 146116 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 146117 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 146119 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 146120 bf_stage2_4_6.twid_mult.w_neg_z[12]
.sym 146121 bf_stage2_4_6.twid_mult.w_mult_i[12]
.sym 146123 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 146124 bf_stage2_4_6.twid_mult.w_neg_z[13]
.sym 146125 bf_stage2_4_6.twid_mult.w_mult_i[13]
.sym 146127 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 146128 bf_stage2_4_6.twid_mult.w_neg_z[11]
.sym 146129 bf_stage2_4_6.twid_mult.w_mult_i[11]
.sym 146131 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 146132 bf_stage2_4_6.twid_mult.w_neg_z[13]
.sym 146133 bf_stage2_4_6.twid_mult.w_mult_i[13]
.sym 146135 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 146136 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[1]
.sym 146137 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 146139 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 146140 bf_stage2_4_6.twid_mult.w_neg_z[11]
.sym 146141 bf_stage2_4_6.twid_mult.w_mult_i[11]
.sym 146142 bf_stage2_4_6.twid_mult.multiplier_I.p[12]
.sym 146147 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 146148 bf_stage2_4_6.twid_mult.w_neg_z[12]
.sym 146149 bf_stage2_4_6.twid_mult.w_mult_i[12]
.sym 146151 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[1]
.sym 146152 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 146153 bf_stage2_4_6.twid_mult.w_neg_z[8]
.sym 146155 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146156 bf_stage2_4_6.twid_mult.w_neg_z[9]
.sym 146157 bf_stage2_4_6.twid_mult.w_mult_i[9]
.sym 146159 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 146160 bf_stage2_4_6.twid_mult.w_neg_z[10]
.sym 146161 bf_stage2_4_6.twid_mult.w_mult_i[10]
.sym 146163 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 146164 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[1]
.sym 146165 bf_stage3_6_7.w_neg_b_im[1]
.sym 146168 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 146169 bf_stage2_4_6.twid_mult.w_neg_z[8]
.sym 146171 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146172 bf_stage2_4_6.twid_mult.w_neg_z[9]
.sym 146173 bf_stage2_4_6.twid_mult.w_mult_i[9]
.sym 146175 bf_stage2_4_6.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 146176 bf_stage2_4_6.twid_mult.w_neg_z[10]
.sym 146177 bf_stage2_4_6.twid_mult.w_mult_i[10]
.sym 146180 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 146181 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 146183 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 146188 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 146189 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 146192 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 146193 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 146196 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 146197 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 146200 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3_SB_LUT4_I2_O[2]
.sym 146201 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 146204 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 146205 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 146208 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 146209 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 146212 bf_stage1_5_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 146213 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 146214 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[0]
.sym 146215 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 146216 bf_stage2_4_6.twid_mult.w_mult_r[11]
.sym 146217 bf_stage2_4_6.twid_mult.w_mult_r[12]
.sym 146218 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 146219 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 146220 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 146221 bf_stage3_6_7.w_neg_b_re[3]
.sym 146222 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 146223 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 146224 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 146225 bf_stage3_6_7.w_neg_b_re[2]
.sym 146226 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 146227 bf_stage3_6_7.w_neg_b_re[2]
.sym 146228 bf_stage2_4_6.twid_mult.w_mult_z[9]
.sym 146229 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 146231 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[0]
.sym 146232 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 146233 bf_stage2_4_6.twid_mult.w_mult_r[11]
.sym 146234 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 146235 bf_stage2_4_6.twid_mult.w_mult_r[13]
.sym 146236 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 146237 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 146238 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 146239 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 146240 bf_stage2_4_6.twid_mult.w_mult_r[12]
.sym 146241 bf_stage2_4_6.twid_mult.w_mult_r[13]
.sym 146242 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 146243 bf_stage3_6_7.w_neg_b_re[3]
.sym 146244 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 146245 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 146246 bf_stage2_4_6.twid_mult.multiplier_I.p[10]
.sym 146254 bf_stage2_4_6.twid_mult.multiplier_I.p[13]
.sym 146259 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 146260 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 146261 bf_stage2_4_6.twid_mult.w_mult_r[10]
.sym 146262 bf_stage2_4_6.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0_SB_LUT4_O_I1[0]
.sym 146263 bf_stage2_4_6.twid_mult.w_mult_z[10]
.sym 146264 bf_stage2_4_6.twid_mult.w_mult_r[10]
.sym 146265 bf_stage2_4_6.twid_mult.w_mult_r[11]
.sym 146268 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 146269 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 146274 bf_stage2_4_6.twid_mult.multiplier_I.p[11]
.sym 146449 bf_stage1_3_7.twid_mult.multiplier_Z.state[0]
.sym 146466 bf_stage1_3_7.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 146470 bf_stage3_0_1.twid_mult.multiplier_R.p[5]
.sym 146474 bf_stage3_0_1.twid_mult.multiplier_R.p[2]
.sym 146480 bf_stage3_0_1.twid_mult.w_mult_z[4]
.sym 146481 bf_stage3_0_1.twid_mult.w_mult_r[4]
.sym 146482 bf_stage3_0_1.twid_mult.w_mult_r[5]
.sym 146483 bf_stage3_0_1.twid_mult.w_mult_z[5]
.sym 146484 bf_stage3_0_1.twid_mult.w_mult_z[4]
.sym 146485 bf_stage3_0_1.twid_mult.w_mult_r[4]
.sym 146486 bf_stage3_0_1.twid_mult.multiplier_R.p[6]
.sym 146490 bf_stage3_0_1.twid_mult.w_mult_z[1]
.sym 146491 bf_stage3_0_1.twid_mult.w_mult_r[1]
.sym 146492 bf_stage3_0_1.twid_mult.w_mult_z[0]
.sym 146493 bf_stage3_0_1.twid_mult.w_mult_r[0]
.sym 146494 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146495 bf_stage3_0_1.twid_mult.w_mult_z[3]
.sym 146496 bf_stage3_0_1.twid_mult.w_mult_r[3]
.sym 146497 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 146499 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146500 bf_stage3_0_1.twid_mult.w_mult_z[2]
.sym 146501 bf_stage3_0_1.twid_mult.w_mult_r[2]
.sym 146502 bf_stage3_0_1.twid_mult.multiplier_Z.p[5]
.sym 146506 bf_stage3_0_1.twid_mult.multiplier_Z.p[4]
.sym 146510 bf_stage3_0_1.twid_mult.multiplier_Z.p[3]
.sym 146517 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 146518 bf_stage3_0_1.twid_mult.multiplier_Z.p[2]
.sym 146522 bf_stage3_0_1.twid_mult.multiplier_Z.p[6]
.sym 146526 bf_stage3_0_1.twid_mult.multiplier_Z.p[0]
.sym 146530 bf_stage3_0_1.twid_mult.multiplier_Z.p[1]
.sym 146537 bf_stage3_0_1.twid_mult.w_mult_z[0]
.sym 146541 bf_stage3_0_1.twid_mult.w_mult_z[3]
.sym 146545 bf_stage3_0_1.twid_mult.w_mult_z[2]
.sym 146547 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146548 bf_stage1_3_7.twid_mult.multiplier_Z.p[14]
.sym 146549 bf_stage1_3_7.twid_mult.multiplier_Z.t[14]
.sym 146551 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146552 bf_stage1_3_7.twid_mult.multiplier_Z.p[9]
.sym 146553 bf_stage1_3_7.twid_mult.multiplier_Z.t[9]
.sym 146557 bf_stage3_0_1.twid_mult.w_mult_z[4]
.sym 146561 bf_stage3_0_1.twid_mult.w_mult_z[1]
.sym 146563 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146564 bf_stage3_0_1.twid_mult.multiplier_Z.p[5]
.sym 146565 bf_stage3_0_1.twid_mult.multiplier_Z.t[5]
.sym 146566 bf_stage3_0_1.twid_mult.multiplier_Z.t[2]
.sym 146571 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146572 bf_stage3_0_1.twid_mult.multiplier_I.p[8]
.sym 146573 bf_stage3_0_1.twid_mult.multiplier_I.t[8]
.sym 146574 bf_stage3_0_1.twid_mult.multiplier_Z.t[1]
.sym 146579 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146580 bf_stage3_0_1.twid_mult.multiplier_Z.p[6]
.sym 146581 bf_stage3_0_1.twid_mult.multiplier_Z.t[6]
.sym 146582 bf_stage3_0_1.twid_mult.multiplier_Z.t[4]
.sym 146586 bf_stage3_0_1.twid_mult.multiplier_Z.t[0]
.sym 146590 bf_stage3_0_1.twid_mult.multiplier_Z.t[5]
.sym 146594 bf_stage3_0_1.twid_mult.multiplier_Z.p[1]
.sym 146595 bf_stage3_0_1.twid_mult.multiplier_Z.t[1]
.sym 146596 bf_stage3_0_1.twid_mult.multiplier_Z.p[0]
.sym 146597 bf_stage3_0_1.twid_mult.multiplier_Z.t[0]
.sym 146598 bf_stage3_2_3.twid_mult.multiplier_I.t[2]
.sym 146602 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 146606 bf_stage3_2_3.twid_mult.multiplier_I.t[5]
.sym 146610 bf_stage3_2_3.twid_mult.multiplier_I.t[3]
.sym 146615 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146616 bf_stage3_2_3.twid_mult.multiplier_I.p[4]
.sym 146617 bf_stage3_2_3.twid_mult.multiplier_I.t[4]
.sym 146618 bf_stage3_2_3.twid_mult.multiplier_I.t[1]
.sym 146623 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146624 bf_stage3_2_3.twid_mult.multiplier_I.p[3]
.sym 146625 bf_stage3_2_3.twid_mult.multiplier_I.t[3]
.sym 146626 bf_stage3_2_3.twid_mult.multiplier_I.t[4]
.sym 146631 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146632 bf_stage3_0_1.twid_mult.multiplier_I.p[9]
.sym 146633 bf_stage3_0_1.twid_mult.multiplier_I.t[9]
.sym 146639 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146640 bf_stage3_2_3.twid_mult.multiplier_I.p[2]
.sym 146641 bf_stage3_2_3.twid_mult.multiplier_I.t[2]
.sym 146643 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146644 bf_stage3_0_1.twid_mult.multiplier_Z.p[7]
.sym 146645 bf_stage3_0_1.twid_mult.multiplier_Z.t[7]
.sym 146647 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146648 bf_stage3_2_3.twid_mult.multiplier_I.p[5]
.sym 146649 bf_stage3_2_3.twid_mult.multiplier_I.t[5]
.sym 146650 bf_stage3_0_1.twid_mult.multiplier_I.t[10]
.sym 146654 bf_stage3_0_1.twid_mult.multiplier_I.t[9]
.sym 146658 bf_stage3_0_1.twid_mult.multiplier_I.t[8]
.sym 146663 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146664 bf_stage1_3_7.twid_mult.multiplier_Z.p[4]
.sym 146665 bf_stage1_3_7.twid_mult.multiplier_Z.t[4]
.sym 146667 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146668 bf_stage1_3_7.twid_mult.multiplier_Z.p[3]
.sym 146669 bf_stage1_3_7.twid_mult.multiplier_Z.t[3]
.sym 146671 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146672 bf_stage1_3_7.twid_mult.multiplier_Z.p[6]
.sym 146673 bf_stage1_3_7.twid_mult.multiplier_Z.t[6]
.sym 146675 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146676 bf_stage1_3_7.twid_mult.multiplier_Z.p[5]
.sym 146677 bf_stage1_3_7.twid_mult.multiplier_Z.t[5]
.sym 146679 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146680 bf_stage1_3_7.twid_mult.multiplier_Z.p[5]
.sym 146681 bf_stage1_3_7.twid_mult.multiplier_Z.t[5]
.sym 146683 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146684 bf_stage1_3_7.twid_mult.multiplier_Z.p[4]
.sym 146685 bf_stage1_3_7.twid_mult.multiplier_Z.t[4]
.sym 146687 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146688 bf_stage3_0_1.twid_mult.multiplier_I.p[11]
.sym 146689 bf_stage3_0_1.twid_mult.multiplier_I.t[11]
.sym 146691 bf_stage1_3_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146692 bf_stage1_3_7.twid_mult.multiplier_Z.p[3]
.sym 146693 bf_stage1_3_7.twid_mult.multiplier_Z.t[3]
.sym 146695 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146696 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 146697 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 146702 bf_stage3_2_3.twid_mult.multiplier_Z.p[4]
.sym 146714 bf_stage3_2_3.twid_mult.multiplier_Z.p[3]
.sym 146724 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146725 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 146727 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146728 bf_stage3_2_3.twid_mult.multiplier_I.p[2]
.sym 146729 bf_stage3_2_3.twid_mult.multiplier_I.t[2]
.sym 146731 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146732 bf_stage3_2_3.twid_mult.multiplier_I.p[6]
.sym 146733 bf_stage3_2_3.twid_mult.multiplier_I.t[6]
.sym 146743 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146744 bf_stage3_2_3.twid_mult.multiplier_I.p[6]
.sym 146745 bf_stage3_2_3.twid_mult.multiplier_I.t[6]
.sym 146758 bf_stage3_2_3.twid_mult.w_mult_r[4]
.sym 146759 bf_stage3_2_3.twid_mult.w_mult_z[4]
.sym 146760 bf_stage3_2_3.twid_mult.w_mult_z[3]
.sym 146761 bf_stage3_2_3.twid_mult.w_mult_r[3]
.sym 146762 bf_stage3_2_3.twid_mult.multiplier_R.p[3]
.sym 146766 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146767 bf_stage3_2_3.twid_mult.w_mult_z[2]
.sym 146768 bf_stage3_2_3.twid_mult.w_mult_r[2]
.sym 146769 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 146770 bf_stage3_2_3.twid_mult.w_mult_r[5]
.sym 146771 bf_stage3_2_3.twid_mult.w_mult_z[5]
.sym 146772 bf_stage3_2_3.twid_mult.w_mult_z[4]
.sym 146773 bf_stage3_2_3.twid_mult.w_mult_r[4]
.sym 146776 bf_stage3_2_3.twid_mult.w_mult_z[3]
.sym 146777 bf_stage3_2_3.twid_mult.w_mult_r[3]
.sym 146778 bf_stage3_2_3.twid_mult.multiplier_R.p[2]
.sym 146782 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146783 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146784 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146785 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146786 bf_stage3_2_3.twid_mult.multiplier_R.p[4]
.sym 146791 bf_stage3_2_3.twid_mult.w_mult_r[6]
.sym 146792 bf_stage3_2_3.twid_mult.w_mult_z[6]
.sym 146793 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_I3[2]
.sym 146794 bf_stage3_2_3.twid_mult.w_mult_z[1]
.sym 146795 bf_stage3_2_3.twid_mult.w_mult_r[1]
.sym 146796 bf_stage3_2_3.twid_mult.w_mult_z[0]
.sym 146797 bf_stage3_2_3.twid_mult.w_mult_r[0]
.sym 146802 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 146806 bf_stage3_2_3.twid_mult.w_mult_r[6]
.sym 146807 bf_stage3_2_3.twid_mult.w_mult_z[6]
.sym 146808 bf_stage3_2_3.twid_mult.w_mult_z[5]
.sym 146809 bf_stage3_2_3.twid_mult.w_mult_r[5]
.sym 146810 bf_stage3_2_3.twid_mult.multiplier_R.p[5]
.sym 146814 bf_stage3_2_3.twid_mult.multiplier_R.p[6]
.sym 146818 bf_stage3_2_3.twid_mult.multiplier_R.p[1]
.sym 146822 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 146823 bf_stage3_2_3.twid_mult.w_neg_z[3]
.sym 146824 bf_stage3_2_3.twid_mult.w_mult_i[3]
.sym 146825 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 146826 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 146827 bf_stage3_2_3.twid_mult.w_mult_i[2]
.sym 146828 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 146829 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 146833 bf_stage3_2_3.twid_mult.w_mult_z[4]
.sym 146837 bf_stage3_2_3.twid_mult.w_mult_z[3]
.sym 146838 bf_stage3_2_3.twid_mult.w_neg_z[1]
.sym 146839 bf_stage3_2_3.twid_mult.w_mult_i[1]
.sym 146840 bf_stage3_2_3.twid_mult.w_mult_z[0]
.sym 146841 bf_stage3_2_3.twid_mult.w_mult_i[0]
.sym 146842 bf_stage3_0_1.twid_mult.multiplier_Z.p[8]
.sym 146848 bf_stage3_2_3.twid_mult.w_neg_z[4]
.sym 146849 bf_stage3_2_3.twid_mult.w_mult_i[4]
.sym 146853 bf_stage3_2_3.twid_mult.w_mult_z[2]
.sym 146854 bf_stage3_2_3.twid_mult.w_neg_z[4]
.sym 146855 bf_stage3_2_3.twid_mult.w_mult_i[4]
.sym 146856 bf_stage3_2_3.twid_mult.w_neg_z[5]
.sym 146857 bf_stage3_2_3.twid_mult.w_mult_i[5]
.sym 146860 bf_stage3_2_3.twid_mult.w_neg_z[6]
.sym 146861 bf_stage3_2_3.twid_mult.w_mult_i[6]
.sym 146862 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 146863 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 146864 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 146865 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 146867 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146868 bf_stage3_0_1.twid_mult.multiplier_Z.p[8]
.sym 146869 bf_stage3_0_1.twid_mult.multiplier_Z.t[8]
.sym 146874 bf_stage3_2_3.twid_mult.w_neg_z[5]
.sym 146875 bf_stage3_2_3.twid_mult.w_mult_i[5]
.sym 146876 bf_stage3_2_3.twid_mult.w_neg_z[6]
.sym 146877 bf_stage3_2_3.twid_mult.w_mult_i[6]
.sym 146878 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 146879 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 146880 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 146881 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 146883 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146884 bf_stage3_0_1.twid_mult.multiplier_Z.p[8]
.sym 146885 bf_stage3_0_1.twid_mult.multiplier_Z.t[8]
.sym 146886 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 146887 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 146888 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 146889 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 146890 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 146891 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 146892 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 146893 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 146896 write_addr[1]
.sym 146897 write_addr[0]
.sym 146899 write_addr[0]
.sym 146900 write_addr[1]
.sym 146901 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 146904 write_addr[0]
.sym 146905 write_addr[1]
.sym 146908 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 146909 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 146912 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]
.sym 146913 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 146914 write_addr[2]
.sym 146915 write_addr[3]
.sym 146916 write_addr[0]
.sym 146917 write_addr[1]
.sym 146918 bf_stage3_4_5.twid_mult.multiplier_Z.p[9]
.sym 146925 bf_stage3_4_5.twid_mult.w_mult_z[5]
.sym 146931 write_addr[3]
.sym 146932 write_addr[2]
.sym 146933 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 146935 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 146936 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 146937 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 146941 write_addr[2]
.sym 146942 bf_stage3_4_5.twid_mult.multiplier_Z.p[4]
.sym 146946 bf_stage3_4_5.twid_mult.multiplier_Z.p[5]
.sym 146953 bf_stage3_4_5.twid_mult.w_mult_z[2]
.sym 146954 bf_stage3_4_5.twid_mult.multiplier_R.p[3]
.sym 146958 bf_stage3_4_5.twid_mult.multiplier_R.p[4]
.sym 146965 bf_stage3_4_5.twid_mult.w_mult_z[3]
.sym 146966 bf_stage3_4_5.twid_mult.multiplier_R.p[5]
.sym 146972 bf_stage3_4_5.twid_mult.w_mult_z[5]
.sym 146973 bf_stage3_4_5.twid_mult.w_mult_r[5]
.sym 146974 bf_stage3_4_5.twid_mult.w_mult_r[4]
.sym 146975 bf_stage3_4_5.twid_mult.w_mult_z[4]
.sym 146976 bf_stage3_4_5.twid_mult.w_mult_z[3]
.sym 146977 bf_stage3_4_5.twid_mult.w_mult_r[3]
.sym 146978 bf_stage3_4_5.twid_mult.w_mult_r[5]
.sym 146979 bf_stage3_4_5.twid_mult.w_mult_z[5]
.sym 146980 bf_stage3_4_5.twid_mult.w_mult_z[4]
.sym 146981 bf_stage3_4_5.twid_mult.w_mult_r[4]
.sym 146983 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 146988 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146989 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 146992 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146993 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 146996 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 146997 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 147000 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 147001 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 147004 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 147005 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 147008 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 147009 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 147012 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 147013 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 147016 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 147017 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 147020 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 147021 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 147024 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 147025 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 147028 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 147029 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 147032 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 147033 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 147036 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 147037 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 147038 bf_stage3_4_5.twid_mult.w_mult_z[14]
.sym 147041 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 147043 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147044 bf_stage3_4_5.twid_mult.multiplier_R.p[5]
.sym 147045 bf_stage3_4_5.twid_mult.multiplier_R.t[5]
.sym 147046 bf_stage3_4_5.twid_mult.w_neg_z[1]
.sym 147047 bf_stage3_4_5.twid_mult.w_mult_i[1]
.sym 147048 bf_stage3_4_5.twid_mult.w_mult_z[0]
.sym 147049 bf_stage3_4_5.twid_mult.w_mult_i[0]
.sym 147053 bf_stage3_4_5.twid_mult.w_mult_z[11]
.sym 147057 bf_stage3_4_5.twid_mult.w_mult_z[8]
.sym 147062 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147063 bf_stage3_4_5.twid_mult.w_neg_z[2]
.sym 147064 bf_stage3_4_5.twid_mult.w_mult_i[2]
.sym 147065 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 147069 bf_stage3_4_5.twid_mult.w_mult_z[13]
.sym 147070 bf_stage3_4_5.twid_mult.multiplier_Z.p[8]
.sym 147074 bf_stage3_4_5.twid_mult.multiplier_Z.p[11]
.sym 147083 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147084 bf_stage3_4_5.twid_mult.multiplier_R.p[7]
.sym 147085 bf_stage3_4_5.twid_mult.multiplier_R.t[7]
.sym 147095 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147096 bf_stage3_4_5.twid_mult.multiplier_R.p[8]
.sym 147097 bf_stage3_4_5.twid_mult.multiplier_R.t[8]
.sym 147103 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147104 bf_stage3_4_5.twid_mult.multiplier_R.p[8]
.sym 147105 bf_stage3_4_5.twid_mult.multiplier_R.t[8]
.sym 147107 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147108 bf_stage3_4_5.twid_mult.multiplier_R.p[7]
.sym 147109 bf_stage3_4_5.twid_mult.multiplier_R.t[7]
.sym 147110 bf_stage3_4_5.twid_mult.multiplier_R.t[6]
.sym 147115 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 147116 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 147117 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 147119 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[0]
.sym 147120 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[1]
.sym 147121 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[2]
.sym 147122 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 147123 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 147124 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 147125 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 147126 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 147127 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 147128 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 147129 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 147131 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 147132 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 147133 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 147134 bf_stage3_4_5.twid_mult.multiplier_R.t[7]
.sym 147138 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[0]
.sym 147139 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[1]
.sym 147140 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[2]
.sym 147141 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[3]
.sym 147143 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 147148 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 147149 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 147152 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[2]
.sym 147153 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 147156 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 147157 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 147160 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 147161 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 147164 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 147165 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 147168 bf_stage1_5_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 147169 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 147172 bf_stage1_1_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 147173 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 147175 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147176 bf_stage3_6_7.w_neg_b_im[6]
.sym 147177 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 147179 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147180 bf_stage3_6_7.w_neg_b_im[5]
.sym 147181 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 147184 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 147185 bf_stage3_6_7.w_neg_b_im[1]
.sym 147187 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 147188 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 147189 bf_stage3_6_7.w_neg_b_im[4]
.sym 147191 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147192 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 147193 bf_stage3_6_7.w_neg_b_im[6]
.sym 147195 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 147196 bf_stage3_6_7.w_neg_b_im[4]
.sym 147197 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 147198 bf_stage3_4_5.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 147203 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147204 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 147205 bf_stage3_6_7.w_neg_b_im[5]
.sym 147207 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[1]
.sym 147208 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147209 bf_stage3_6_7.w_neg_b_im[2]
.sym 147211 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O[1]
.sym 147212 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147213 bf_stage3_6_7.w_neg_b_im[2]
.sym 147217 bf_stage3_6_7.w_e_im[4]
.sym 147221 bf_stage3_6_7.w_e_im[1]
.sym 147225 bf_stage3_6_7.w_e_im[6]
.sym 147227 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 147228 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 147229 bf_stage3_6_7.w_neg_b_im[3]
.sym 147230 bf_stage3_6_7.w_e_im[4]
.sym 147235 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 147236 bf_stage3_6_7.w_neg_b_im[3]
.sym 147237 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 147238 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 147239 bf_stage3_6_7.w_neg_b_re[6]
.sym 147240 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 147241 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 147245 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 147246 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 147247 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 147248 bf_stage2_4_6.twid_mult.w_mult_z[13]
.sym 147249 bf_stage3_6_7.w_neg_b_re[6]
.sym 147250 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 147251 bf_stage3_6_7.w_neg_b_re[5]
.sym 147252 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 147253 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 147255 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 147256 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 147257 bf_stage3_6_7.w_neg_b_re[7]
.sym 147261 bf_stage3_6_7.w_e_im[2]
.sym 147263 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 147264 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 147265 bf_stage3_6_7.w_neg_b_re[7]
.sym 147266 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 147267 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 147268 bf_stage2_4_6.twid_mult.w_mult_z[12]
.sym 147269 bf_stage3_6_7.w_neg_b_re[5]
.sym 147270 bf_stage3_6_7.w_e_im[6]
.sym 147278 bf_stage3_6_7.w_e_im[2]
.sym 147282 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 147283 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 147284 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 147285 bf_stage3_6_7.w_neg_b_re[4]
.sym 147294 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 147295 bf_stage3_6_7.w_neg_b_re[4]
.sym 147296 bf_stage2_4_6.twid_mult.w_mult_z[11]
.sym 147297 bf_stage3_6_7.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_I3[0]
.sym 147463 bf_stage3_0_1.twid_mult.multiplier_I.count[0]
.sym 147468 bf_stage3_0_1.twid_mult.multiplier_I.count[1]
.sym 147469 bf_stage3_0_1.twid_mult.multiplier_I.count[0]
.sym 147472 bf_stage3_0_1.twid_mult.multiplier_I.count[2]
.sym 147473 bf_stage3_0_1.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 147476 bf_stage3_0_1.twid_mult.multiplier_I.count[3]
.sym 147477 bf_stage3_0_1.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 147480 bf_stage3_0_1.twid_mult.multiplier_I.count[4]
.sym 147481 bf_stage3_0_1.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 147485 bf_stage3_0_1.twid_mult.multiplier_I.count[0]
.sym 147486 bf_stage3_0_1.twid_mult.multiplier_I.count[4]
.sym 147487 bf_stage3_0_1.twid_mult.multiplier_I.count[2]
.sym 147488 bf_stage3_0_1.twid_mult.multiplier_I.count[3]
.sym 147489 bf_stage3_0_1.twid_mult.multiplier_I.count[1]
.sym 147490 bf_stage3_0_1.twid_mult.multiplier_I.count[0]
.sym 147491 bf_stage3_0_1.twid_mult.multiplier_I.count[1]
.sym 147492 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 147493 bf_stage3_0_1.twid_mult.multiplier_I.count[4]
.sym 147495 bf_stage3_0_1.twid_mult.multiplier_I.count[2]
.sym 147496 bf_stage3_0_1.twid_mult.multiplier_I.count[3]
.sym 147497 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O[2]
.sym 147498 bf_stage3_0_1.twid_mult.multiplier_I.t[5]
.sym 147502 bf_stage3_0_1.twid_mult.w_mult_r[6]
.sym 147503 bf_stage3_0_1.twid_mult.w_mult_z[6]
.sym 147504 bf_stage3_0_1.twid_mult.w_mult_z[5]
.sym 147505 bf_stage3_0_1.twid_mult.w_mult_r[5]
.sym 147508 bf_stage3_0_1.twid_mult.w_mult_z[6]
.sym 147509 bf_stage3_0_1.twid_mult.w_mult_r[6]
.sym 147510 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147511 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 147512 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 147513 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 147514 stage_2_valid
.sym 147515 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 147516 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 147517 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 147518 bf_stage3_0_1.twid_mult.multiplier_I.t[7]
.sym 147522 bf_stage3_0_1.twid_mult.multiplier_I.t[6]
.sym 147530 bf_stage3_0_1.twid_mult.multiplier_I.p[3]
.sym 147537 bf_stage3_0_1.twid_mult.w_mult_z[6]
.sym 147538 bf_stage3_0_1.twid_mult.multiplier_I.p[1]
.sym 147545 bf_stage3_0_1.twid_mult.w_mult_z[5]
.sym 147546 bf_stage3_0_1.twid_mult.multiplier_I.p[0]
.sym 147550 bf_stage3_0_1.twid_mult.multiplier_I.p[2]
.sym 147554 bf_stage3_0_1.twid_mult.multiplier_I.p[6]
.sym 147558 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147559 bf_stage3_0_1.twid_mult.w_neg_z[3]
.sym 147560 bf_stage3_0_1.twid_mult.w_mult_i[3]
.sym 147561 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 147562 bf_stage3_0_1.twid_mult.w_neg_z[1]
.sym 147563 bf_stage3_0_1.twid_mult.w_mult_i[1]
.sym 147564 bf_stage3_0_1.twid_mult.w_mult_z[0]
.sym 147565 bf_stage3_0_1.twid_mult.w_mult_i[0]
.sym 147568 bf_stage3_0_1.twid_mult.w_neg_z[4]
.sym 147569 bf_stage3_0_1.twid_mult.w_mult_i[4]
.sym 147571 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147572 bf_stage3_0_1.twid_mult.multiplier_Z.p[3]
.sym 147573 bf_stage3_0_1.twid_mult.multiplier_Z.t[3]
.sym 147575 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147576 bf_stage3_0_1.twid_mult.multiplier_Z.p[2]
.sym 147577 bf_stage3_0_1.twid_mult.multiplier_Z.t[2]
.sym 147579 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147580 bf_stage3_0_1.twid_mult.multiplier_Z.p[4]
.sym 147581 bf_stage3_0_1.twid_mult.multiplier_Z.t[4]
.sym 147582 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 147583 bf_stage3_0_1.twid_mult.w_mult_i[2]
.sym 147584 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 147585 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 147587 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147588 bf_stage3_0_1.twid_mult.multiplier_I.p[8]
.sym 147589 bf_stage3_0_1.twid_mult.multiplier_I.t[8]
.sym 147591 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 147596 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147597 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 147599 $PACKER_VCC_NET
.sym 147601 $nextpnr_ICESTORM_LC_19$I3
.sym 147604 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 147608 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 147609 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 147612 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 147613 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 147616 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 147617 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 147620 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 147621 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 147624 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 147625 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 147628 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 147629 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 147632 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 147633 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 147636 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 147637 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 147640 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 147641 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 147644 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 147645 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 147648 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 147649 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 147650 bf_stage3_0_1.twid_mult.w_mult_z[14]
.sym 147653 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 147655 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147656 bf_stage3_0_1.twid_mult.multiplier_I.p[10]
.sym 147657 bf_stage3_0_1.twid_mult.multiplier_I.t[10]
.sym 147661 bf_stage3_0_1.twid_mult.w_mult_z[8]
.sym 147662 bf_stage3_0_1.twid_mult.multiplier_Z.p[0]
.sym 147663 bf_stage3_0_1.twid_mult.multiplier_Z.t[0]
.sym 147664 bf_stage3_0_1.twid_mult.multiplier_Z.p[1]
.sym 147665 bf_stage3_0_1.twid_mult.multiplier_Z.t[1]
.sym 147667 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147668 bf_stage3_0_1.twid_mult.multiplier_Z.p[7]
.sym 147669 bf_stage3_0_1.twid_mult.multiplier_Z.t[7]
.sym 147671 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147672 bf_stage3_2_3.w_neg_b_re[4]
.sym 147673 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 147677 bf_stage3_0_1.twid_mult.w_mult_z[10]
.sym 147679 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147680 bf_stage3_0_1.twid_mult.multiplier_Z.p[6]
.sym 147681 bf_stage3_0_1.twid_mult.multiplier_Z.t[6]
.sym 147684 bf_stage3_0_1.twid_mult.multiplier_Z.p[0]
.sym 147685 bf_stage3_0_1.twid_mult.multiplier_Z.t[0]
.sym 147687 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147688 bf_stage3_2_3.w_neg_b_re[5]
.sym 147689 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 147691 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147692 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 147693 bf_stage3_2_3.w_neg_b_re[6]
.sym 147695 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147696 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 147697 bf_stage3_2_3.w_neg_b_re[5]
.sym 147699 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147700 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 147701 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 147703 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147704 bf_stage3_0_1.twid_mult.multiplier_I.p[10]
.sym 147705 bf_stage3_0_1.twid_mult.multiplier_I.t[10]
.sym 147707 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147708 bf_stage3_2_3.w_neg_b_re[6]
.sym 147709 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 147711 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147712 bf_stage3_0_1.twid_mult.multiplier_I.p[11]
.sym 147713 bf_stage3_0_1.twid_mult.multiplier_I.t[11]
.sym 147716 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 147717 bf_stage3_2_3.w_neg_b_re[1]
.sym 147719 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 147720 bf_stage3_2_3.w_e_re[2]
.sym 147721 bf_stage3_2_3.twid_mult.w_neg_y[1]
.sym 147723 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 147724 bf_stage3_2_3.w_e_re[2]
.sym 147725 bf_stage3_2_3.twid_mult.w_neg_y[1]
.sym 147727 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147728 bf_stage3_2_3.twid_mult.multiplier_Z.t[3]
.sym 147729 bf_stage3_2_3.twid_mult.multiplier_Z.p[3]
.sym 147731 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147732 bf_stage3_2_3.twid_mult.multiplier_Z.t[2]
.sym 147733 bf_stage3_2_3.twid_mult.multiplier_Z.p[2]
.sym 147735 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147736 bf_stage3_2_3.twid_mult.multiplier_Z.t[4]
.sym 147737 bf_stage3_2_3.twid_mult.multiplier_Z.p[4]
.sym 147739 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147740 bf_stage3_2_3.twid_mult.multiplier_Z.t[4]
.sym 147741 bf_stage3_2_3.twid_mult.multiplier_Z.p[4]
.sym 147743 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147744 bf_stage3_2_3.twid_mult.multiplier_Z.t[3]
.sym 147745 bf_stage3_2_3.twid_mult.multiplier_Z.p[3]
.sym 147747 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147748 bf_stage3_2_3.twid_mult.multiplier_Z.t[2]
.sym 147749 bf_stage3_2_3.twid_mult.multiplier_Z.p[2]
.sym 147750 bf_stage3_2_3.w_e_im[2]
.sym 147757 bf_stage3_2_3.w_e_im[2]
.sym 147765 bf_stage3_2_3.w_e_im[5]
.sym 147766 bf_stage3_2_3.w_e_im[1]
.sym 147770 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147771 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 147772 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 147773 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 147775 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147776 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 147777 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 147778 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147779 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 147780 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 147781 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 147784 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 147785 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 147786 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 147787 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 147788 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 147789 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 147791 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 147792 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 147793 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 147794 bf_stage3_2_3.twid_mult.multiplier_Z.p[5]
.sym 147801 bf_stage3_2_3.w_e_im[4]
.sym 147802 bf_stage3_2_3.twid_mult.multiplier_Z.p[2]
.sym 147807 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_O_I2[0]
.sym 147808 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 147809 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 147811 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 147812 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 147813 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 147814 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[1]
.sym 147815 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[5]
.sym 147816 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 147817 bf_stage3_2_3.twid_mult.multiplier_R.count[2]
.sym 147819 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 147820 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 147821 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 147822 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[0]
.sym 147823 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[4]
.sym 147824 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 147825 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 147829 bf_stage3_2_3.twid_mult.w_mult_z[5]
.sym 147830 bf_stage3_2_3.w_e_im[5]
.sym 147834 bf_stage3_2_3.w_e_im[6]
.sym 147838 bf_stage3_2_3.w_e_im[4]
.sym 147842 bf_stage3_2_3.twid_mult.multiplier_Z.t[1]
.sym 147843 bf_stage3_2_3.twid_mult.multiplier_Z.p[1]
.sym 147844 bf_stage3_2_3.twid_mult.multiplier_Z.p[0]
.sym 147845 bf_stage3_2_3.twid_mult.multiplier_Z.t[0]
.sym 147849 bf_stage3_2_3.twid_mult.w_mult_z[1]
.sym 147853 bf_stage3_2_3.twid_mult.w_mult_z[0]
.sym 147854 bf_stage3_2_3.twid_mult.multiplier_Z.p[6]
.sym 147858 bf_stage3_2_3.twid_mult.multiplier_Z.p[0]
.sym 147865 bf_stage3_2_3.twid_mult.w_mult_z[6]
.sym 147868 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147869 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 147870 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 147871 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 147872 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 147873 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 147874 bf_stage3_2_3.twid_mult.multiplier_Z.p[1]
.sym 147879 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 147884 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147885 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 147887 $PACKER_VCC_NET
.sym 147889 $nextpnr_ICESTORM_LC_29$I3
.sym 147892 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I0_O[2]
.sym 147896 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 147897 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 147900 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 147901 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 147904 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 147905 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 147908 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 147909 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 147912 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 147913 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 147916 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 147917 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 147920 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 147921 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 147924 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 147925 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 147928 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 147929 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 147932 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 147933 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 147936 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 147937 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 147938 bf_stage3_2_3.twid_mult.w_mult_z[14]
.sym 147941 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 147943 write_addr[2]
.sym 147944 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 147945 write_addr[3]
.sym 147948 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 147949 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 147950 bf_stage3_0_1.twid_mult.multiplier_I.p[13]
.sym 147954 bf_stage3_0_1.twid_mult.multiplier_I.p[14]
.sym 147958 bf_stage3_0_1.twid_mult.multiplier_I.p[11]
.sym 147962 bf_stage3_0_1.twid_mult.multiplier_I.p[10]
.sym 147967 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 147968 write_addr[2]
.sym 147969 write_addr[3]
.sym 147970 bf_stage3_0_1.twid_mult.multiplier_I.p[12]
.sym 147981 bf_stage3_4_5.twid_mult.w_mult_z[4]
.sym 147982 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147983 bf_stage3_0_1.twid_mult.w_mult_i[14]
.sym 147984 bf_stage3_0_1.twid_mult.w_neg_z[14]
.sym 147985 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 147990 bf_stage3_0_1.twid_mult.multiplier_Z.t[9]
.sym 147995 write_addr[1]
.sym 147996 write_addr[0]
.sym 147997 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 147999 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148000 bf_stage3_0_1.twid_mult.multiplier_R.p[8]
.sym 148001 bf_stage3_0_1.twid_mult.multiplier_R.t[8]
.sym 148002 bf_stage3_0_1.twid_mult.multiplier_Z.t[8]
.sym 148007 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148008 bf_stage3_4_5.twid_mult.w_mult_z[7]
.sym 148009 bf_stage3_4_5.twid_mult.w_mult_r[7]
.sym 148013 bf_stage3_4_5.twid_mult.w_mult_z[9]
.sym 148014 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148015 bf_stage3_4_5.twid_mult.w_mult_z[7]
.sym 148016 bf_stage3_4_5.twid_mult.w_mult_r[7]
.sym 148017 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 148022 bf_stage3_0_1.twid_mult.multiplier_R.t[9]
.sym 148027 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148028 bf_stage3_0_1.twid_mult.multiplier_R.p[9]
.sym 148029 bf_stage3_0_1.twid_mult.multiplier_R.t[9]
.sym 148034 bf_stage3_0_1.twid_mult.multiplier_R.t[8]
.sym 148039 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 148040 bf_stage3_4_5.twid_mult.w_mult_z[10]
.sym 148041 bf_stage3_4_5.twid_mult.w_mult_r[10]
.sym 148042 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148043 bf_stage3_4_5.twid_mult.w_mult_z[11]
.sym 148044 bf_stage3_4_5.twid_mult.w_mult_r[11]
.sym 148045 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 148046 bf_stage3_4_5.twid_mult.w_neg_z[4]
.sym 148047 bf_stage3_4_5.twid_mult.w_mult_i[4]
.sym 148048 bf_stage3_4_5.twid_mult.w_neg_z[5]
.sym 148049 bf_stage3_4_5.twid_mult.w_mult_i[5]
.sym 148051 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148052 bf_stage3_4_5.twid_mult.w_mult_z[11]
.sym 148053 bf_stage3_4_5.twid_mult.w_mult_r[11]
.sym 148054 bf_stage3_4_5.twid_mult.w_neg_z[3]
.sym 148055 bf_stage3_4_5.twid_mult.w_mult_i[3]
.sym 148056 bf_stage3_4_5.twid_mult.w_neg_z[4]
.sym 148057 bf_stage3_4_5.twid_mult.w_mult_i[4]
.sym 148059 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148060 bf_stage3_0_1.twid_mult.multiplier_R.p[9]
.sym 148061 bf_stage3_0_1.twid_mult.multiplier_R.t[9]
.sym 148064 bf_stage3_4_5.twid_mult.w_neg_z[3]
.sym 148065 bf_stage3_4_5.twid_mult.w_mult_i[3]
.sym 148068 bf_stage3_4_5.twid_mult.w_neg_z[5]
.sym 148069 bf_stage3_4_5.twid_mult.w_mult_i[5]
.sym 148071 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 148072 bf_stage3_4_5.twid_mult.w_neg_z[7]
.sym 148073 bf_stage3_4_5.twid_mult.w_mult_i[7]
.sym 148074 bf_stage3_4_5.twid_mult.multiplier_R.p[7]
.sym 148079 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 148080 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 148081 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 148082 bf_stage3_4_5.twid_mult.multiplier_R.p[8]
.sym 148086 bf_stage3_4_5.twid_mult.w_neg_z[6]
.sym 148087 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 148088 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 148089 bf_stage3_4_5.twid_mult.w_mult_i[6]
.sym 148090 bf_stage3_4_5.twid_mult.multiplier_R.p[11]
.sym 148094 bf_stage3_4_5.twid_mult.multiplier_R.p[10]
.sym 148098 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 148099 bf_stage3_4_5.twid_mult.w_neg_z[7]
.sym 148100 bf_stage3_4_5.twid_mult.w_mult_i[7]
.sym 148101 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 148102 bf_stage3_4_5.twid_mult.multiplier_I.p[4]
.sym 148106 bf_stage3_4_5.twid_mult.multiplier_I.p[2]
.sym 148110 bf_stage3_4_5.twid_mult.multiplier_I.p[1]
.sym 148114 bf_stage3_4_5.twid_mult.multiplier_I.p[5]
.sym 148118 bf_stage3_4_5.twid_mult.multiplier_I.p[3]
.sym 148122 bf_stage3_4_5.twid_mult.multiplier_I.p[7]
.sym 148126 bf_stage3_4_5.twid_mult.multiplier_I.p[0]
.sym 148130 bf_stage3_4_5.twid_mult.multiplier_I.p[6]
.sym 148142 bf_stage3_4_5.twid_mult.multiplier_R.t[8]
.sym 148174 bf_stage3_4_5.twid_mult.multiplier_I.t[1]
.sym 148186 bf_stage3_4_5.twid_mult.multiplier_I.t[0]
.sym 148190 bf_stage3_4_5.twid_mult.multiplier_I.p[1]
.sym 148191 bf_stage3_4_5.twid_mult.multiplier_I.t[1]
.sym 148192 bf_stage3_4_5.twid_mult.multiplier_I.p[0]
.sym 148193 bf_stage3_4_5.twid_mult.multiplier_I.t[0]
.sym 148194 bf_stage3_4_5.twid_mult.multiplier_I.t[2]
.sym 148199 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148200 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 148201 bf_stage3_6_7.w_neg_b_im[7]
.sym 148203 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 148204 bf_stage3_6_7.w_e_re[2]
.sym 148205 bf_stage3_6_7.twid_mult.w_neg_y[1]
.sym 148207 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148208 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 148209 bf_stage3_6_7.w_neg_b_im[7]
.sym 148211 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 148212 bf_stage3_6_7.w_e_re[2]
.sym 148213 bf_stage3_6_7.twid_mult.w_neg_y[1]
.sym 148215 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 148216 bf_stage3_6_7.w_neg_b_re[1]
.sym 148217 bf_stage3_6_7.w_e_im[1]
.sym 148221 bf_stage3_6_7.w_e_im[5]
.sym 148223 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148224 bf_stage3_4_5.twid_mult.multiplier_I.p[2]
.sym 148225 bf_stage3_4_5.twid_mult.multiplier_I.t[2]
.sym 148227 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148228 bf_stage3_4_5.twid_mult.multiplier_I.p[2]
.sym 148229 bf_stage3_4_5.twid_mult.multiplier_I.t[2]
.sym 148231 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148236 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148237 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148240 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148241 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 148244 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148245 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 148248 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 148249 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 148252 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148253 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148256 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148257 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148260 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148261 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148264 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148265 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 148267 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148268 bf_stage3_6_7.w_e_re[5]
.sym 148269 bf_stage3_6_7.twid_mult.w_neg_y[4]
.sym 148273 bf_stage3_6_7.w_e_im[3]
.sym 148275 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148276 bf_stage3_6_7.w_e_re[6]
.sym 148277 bf_stage3_6_7.twid_mult.w_neg_y[5]
.sym 148279 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148280 bf_stage3_6_7.w_e_re[5]
.sym 148281 bf_stage3_6_7.twid_mult.w_neg_y[4]
.sym 148283 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 148284 bf_stage3_6_7.w_e_im[1]
.sym 148285 bf_stage3_6_7.w_neg_b_re[1]
.sym 148287 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148288 bf_stage3_6_7.w_e_re[6]
.sym 148289 bf_stage3_6_7.twid_mult.w_neg_y[5]
.sym 148291 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148292 bf_stage3_6_7.w_e_re[4]
.sym 148293 bf_stage3_6_7.twid_mult.w_neg_y[3]
.sym 148294 bf_stage3_6_7.w_e_re[6]
.sym 148299 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148300 bf_stage3_4_5.twid_mult.multiplier_I.p[3]
.sym 148301 bf_stage3_4_5.twid_mult.multiplier_I.t[3]
.sym 148302 bf_stage3_6_7.w_e_re[2]
.sym 148310 bf_stage3_6_7.w_e_re[5]
.sym 148316 bf_stage3_4_5.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 148317 bf_stage3_6_7.w_neg_b_re[1]
.sym 148318 bf_stage3_6_7.w_e_re[8]
.sym 148322 bf_stage3_6_7.w_e_re[7]
.sym 148326 bf_stage3_4_5.twid_mult.multiplier_I.p[0]
.sym 148327 bf_stage3_4_5.twid_mult.multiplier_I.t[0]
.sym 148328 bf_stage3_4_5.twid_mult.multiplier_I.p[1]
.sym 148329 bf_stage3_4_5.twid_mult.multiplier_I.t[1]
.sym 148343 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148344 bf_stage3_4_5.twid_mult.multiplier_I.p[3]
.sym 148345 bf_stage3_4_5.twid_mult.multiplier_I.t[3]
.sym 148348 bf_stage3_4_5.twid_mult.multiplier_I.p[0]
.sym 148349 bf_stage3_4_5.twid_mult.multiplier_I.t[0]
.sym 148501 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 148505 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 148514 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 148519 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148520 bf_stage3_0_1.twid_mult.multiplier_I.p[5]
.sym 148521 bf_stage3_0_1.twid_mult.multiplier_I.t[5]
.sym 148523 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148524 bf_stage3_0_1.twid_mult.multiplier_I.p[3]
.sym 148525 bf_stage3_0_1.twid_mult.multiplier_I.t[3]
.sym 148527 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148528 bf_stage3_0_1.twid_mult.multiplier_I.p[2]
.sym 148529 bf_stage3_0_1.twid_mult.multiplier_I.t[2]
.sym 148531 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148532 bf_stage3_0_1.twid_mult.multiplier_I.p[4]
.sym 148533 bf_stage3_0_1.twid_mult.multiplier_I.t[4]
.sym 148535 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148536 bf_stage3_0_1.twid_mult.multiplier_I.p[2]
.sym 148537 bf_stage3_0_1.twid_mult.multiplier_I.t[2]
.sym 148539 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148540 bf_stage3_0_1.twid_mult.multiplier_I.p[4]
.sym 148541 bf_stage3_0_1.twid_mult.multiplier_I.t[4]
.sym 148543 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148544 bf_stage3_0_1.twid_mult.multiplier_I.p[3]
.sym 148545 bf_stage3_0_1.twid_mult.multiplier_I.t[3]
.sym 148547 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148548 bf_stage3_0_1.twid_mult.multiplier_I.p[5]
.sym 148549 bf_stage3_0_1.twid_mult.multiplier_I.t[5]
.sym 148552 bf_stage3_0_1.twid_mult.multiplier_I.p[0]
.sym 148553 bf_stage3_0_1.twid_mult.multiplier_I.t[0]
.sym 148555 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148556 bf_stage3_0_1.twid_mult.multiplier_I.p[7]
.sym 148557 bf_stage3_0_1.twid_mult.multiplier_I.t[7]
.sym 148560 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 148561 stage_2_valid
.sym 148562 bf_stage3_0_1.twid_mult.multiplier_I.p[1]
.sym 148563 bf_stage3_0_1.twid_mult.multiplier_I.t[1]
.sym 148564 bf_stage3_0_1.twid_mult.multiplier_I.p[0]
.sym 148565 bf_stage3_0_1.twid_mult.multiplier_I.t[0]
.sym 148566 bf_stage3_0_1.twid_mult.multiplier_I.p[0]
.sym 148567 bf_stage3_0_1.twid_mult.multiplier_I.t[0]
.sym 148568 bf_stage3_0_1.twid_mult.multiplier_I.p[1]
.sym 148569 bf_stage3_0_1.twid_mult.multiplier_I.t[1]
.sym 148571 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148572 bf_stage3_0_1.twid_mult.multiplier_I.p[7]
.sym 148573 bf_stage3_0_1.twid_mult.multiplier_I.t[7]
.sym 148575 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148576 bf_stage3_0_1.twid_mult.multiplier_I.p[6]
.sym 148577 bf_stage3_0_1.twid_mult.multiplier_I.t[6]
.sym 148579 bf_stage3_0_1.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148580 bf_stage3_0_1.twid_mult.multiplier_I.p[6]
.sym 148581 bf_stage3_0_1.twid_mult.multiplier_I.t[6]
.sym 148584 bf_stage3_0_1.twid_mult.w_neg_z[6]
.sym 148585 bf_stage3_0_1.twid_mult.w_mult_i[6]
.sym 148587 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148588 bf_stage3_0_1.twid_mult.multiplier_Z.p[5]
.sym 148589 bf_stage3_0_1.twid_mult.multiplier_Z.t[5]
.sym 148590 bf_stage3_0_1.twid_mult.w_neg_z[4]
.sym 148591 bf_stage3_0_1.twid_mult.w_mult_i[4]
.sym 148592 bf_stage3_0_1.twid_mult.w_neg_z[5]
.sym 148593 bf_stage3_0_1.twid_mult.w_mult_i[5]
.sym 148595 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148596 bf_stage3_0_1.twid_mult.multiplier_Z.p[2]
.sym 148597 bf_stage3_0_1.twid_mult.multiplier_Z.t[2]
.sym 148598 bf_stage3_0_1.twid_mult.w_neg_z[5]
.sym 148599 bf_stage3_0_1.twid_mult.w_mult_i[5]
.sym 148600 bf_stage3_0_1.twid_mult.w_neg_z[6]
.sym 148601 bf_stage3_0_1.twid_mult.w_mult_i[6]
.sym 148603 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148604 bf_stage3_0_1.twid_mult.multiplier_Z.p[4]
.sym 148605 bf_stage3_0_1.twid_mult.multiplier_Z.t[4]
.sym 148606 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 148607 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 148608 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 148609 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 148611 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148612 bf_stage3_0_1.twid_mult.multiplier_Z.p[3]
.sym 148613 bf_stage3_0_1.twid_mult.multiplier_Z.t[3]
.sym 148618 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 148619 bf_stage3_0_1.twid_mult.w_neg_z[7]
.sym 148620 bf_stage3_0_1.twid_mult.w_mult_i[7]
.sym 148621 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 148622 bf_stage3_0_1.twid_mult.multiplier_I.p[4]
.sym 148626 bf_stage3_0_1.twid_mult.multiplier_I.p[8]
.sym 148631 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 148632 bf_stage3_0_1.twid_mult.w_neg_z[7]
.sym 148633 bf_stage3_0_1.twid_mult.w_mult_i[7]
.sym 148634 bf_stage3_0_1.twid_mult.multiplier_I.p[7]
.sym 148638 bf_stage3_0_1.twid_mult.multiplier_I.p[5]
.sym 148647 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148648 bf_stage3_2_3.twid_mult.multiplier_I.p[4]
.sym 148649 bf_stage3_2_3.twid_mult.multiplier_I.t[4]
.sym 148653 bf_stage3_0_1.twid_mult.w_mult_z[12]
.sym 148657 bf_stage3_0_1.twid_mult.w_mult_z[11]
.sym 148661 bf_stage3_0_1.twid_mult.w_mult_z[9]
.sym 148664 bf_stage3_2_3.twid_mult.multiplier_I.p[0]
.sym 148665 bf_stage3_2_3.twid_mult.multiplier_I.t[0]
.sym 148667 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148668 bf_stage3_2_3.twid_mult.multiplier_I.p[5]
.sym 148669 bf_stage3_2_3.twid_mult.multiplier_I.t[5]
.sym 148671 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148672 bf_stage3_2_3.twid_mult.multiplier_I.p[3]
.sym 148673 bf_stage3_2_3.twid_mult.multiplier_I.t[3]
.sym 148675 bf_stage3_0_1.twid_mult.multiplier_I.state[0]
.sym 148676 stage_2_valid
.sym 148677 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 148679 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148680 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 148681 bf_stage3_2_3.w_neg_b_re[4]
.sym 148683 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148684 bf_stage3_2_3.w_neg_b_re[3]
.sym 148685 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 148687 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148688 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 148689 bf_stage3_2_3.w_neg_b_re[7]
.sym 148691 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 148692 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 148693 bf_stage3_2_3.w_neg_b_re[2]
.sym 148695 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 148696 bf_stage3_2_3.w_neg_b_re[2]
.sym 148697 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 148699 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148700 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 148701 bf_stage3_2_3.w_neg_b_re[7]
.sym 148703 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148704 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I2[2]
.sym 148705 bf_stage3_2_3.w_neg_b_re[3]
.sym 148706 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 148711 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 148716 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 148717 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 148720 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 148721 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 148724 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 148725 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 148728 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 148729 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 148732 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 148733 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148736 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 148737 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148740 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 148741 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148743 bf_stage3_2_3.twid_mult.multiplier_Z.t[0]
.sym 148744 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 148745 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 148747 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148748 bf_stage3_2_3.w_e_re[6]
.sym 148749 bf_stage3_2_3.twid_mult.w_neg_y[5]
.sym 148751 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148752 bf_stage3_2_3.w_e_re[3]
.sym 148753 bf_stage3_2_3.twid_mult.w_neg_y[2]
.sym 148755 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148756 bf_stage3_2_3.w_e_re[3]
.sym 148757 bf_stage3_2_3.twid_mult.w_neg_y[2]
.sym 148759 bf_stage3_2_3.twid_mult.multiplier_Z.t[1]
.sym 148760 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 148761 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 148763 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148764 bf_stage3_2_3.w_e_re[6]
.sym 148765 bf_stage3_2_3.twid_mult.w_neg_y[5]
.sym 148767 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 148768 bf_stage3_2_3.w_neg_b_im[1]
.sym 148769 bf_stage3_2_3.w_e_re[1]
.sym 148771 bf_stage3_2_3.twid_mult.multiplier_Z.t[4]
.sym 148772 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 148773 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 148775 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148780 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148781 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148784 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148785 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 148788 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148789 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 148792 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 148793 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 148796 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148797 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148800 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148801 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148804 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148805 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148808 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148809 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 148813 bf_stage3_2_3.w_e_im[1]
.sym 148815 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148816 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 148817 bf_stage3_2_3.w_neg_b_im[5]
.sym 148819 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 148820 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 148821 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 148825 bf_stage3_2_3.w_e_im[3]
.sym 148829 bf_stage3_2_3.w_e_im[6]
.sym 148831 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 148832 bf_stage3_2_3.w_e_re[1]
.sym 148833 bf_stage3_2_3.w_neg_b_im[1]
.sym 148835 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 148836 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 148837 bf_stage3_2_3.w_neg_b_im[2]
.sym 148839 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148840 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148841 bf_stage3_2_3.w_neg_b_im[4]
.sym 148843 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148844 bf_stage3_2_3.twid_mult.multiplier_Z.t[5]
.sym 148845 bf_stage3_2_3.twid_mult.multiplier_Z.p[5]
.sym 148846 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 148847 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148848 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 148849 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 148850 bf_stage3_2_3.twid_mult.multiplier_Z.t[0]
.sym 148851 bf_stage3_2_3.twid_mult.multiplier_Z.p[0]
.sym 148852 bf_stage3_2_3.twid_mult.multiplier_Z.t[1]
.sym 148853 bf_stage3_2_3.twid_mult.multiplier_Z.p[1]
.sym 148855 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148856 bf_stage3_2_3.twid_mult.multiplier_Z.t[6]
.sym 148857 bf_stage3_2_3.twid_mult.multiplier_Z.p[6]
.sym 148860 bf_stage3_2_3.twid_mult.multiplier_Z.t[0]
.sym 148861 bf_stage3_2_3.twid_mult.multiplier_Z.p[0]
.sym 148863 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148864 bf_stage3_2_3.twid_mult.multiplier_Z.t[5]
.sym 148865 bf_stage3_2_3.twid_mult.multiplier_Z.p[5]
.sym 148867 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 148868 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148869 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 148871 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148872 bf_stage3_2_3.twid_mult.multiplier_Z.t[6]
.sym 148873 bf_stage3_2_3.twid_mult.multiplier_Z.p[6]
.sym 148874 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148875 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 148876 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 148877 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 148879 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148880 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 148881 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 148883 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148884 bf_stage3_2_3.twid_mult.multiplier_R.p[5]
.sym 148885 bf_stage3_2_3.twid_mult.multiplier_R.t[5]
.sym 148887 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 148888 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[5]
.sym 148889 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 148892 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 148893 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 148895 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148896 bf_stage3_2_3.twid_mult.multiplier_R.p[5]
.sym 148897 bf_stage3_2_3.twid_mult.multiplier_R.t[5]
.sym 148899 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148900 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[6]
.sym 148901 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 148903 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 148904 bf_stage3_0_1.twid_mult.w_mult_z[7]
.sym 148905 bf_stage3_0_1.twid_mult.w_mult_r[7]
.sym 148906 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148907 bf_stage3_0_1.twid_mult.w_neg_z[8]
.sym 148908 bf_stage3_0_1.twid_mult.w_mult_i[8]
.sym 148909 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 148911 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148912 bf_stage3_0_1.twid_mult.w_neg_z[8]
.sym 148913 bf_stage3_0_1.twid_mult.w_mult_i[8]
.sym 148914 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148915 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 148916 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 148917 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 148918 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148919 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 148920 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[7]
.sym 148921 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]
.sym 148922 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 148923 bf_stage3_0_1.twid_mult.w_mult_z[7]
.sym 148924 bf_stage3_0_1.twid_mult.w_mult_r[7]
.sym 148925 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 148928 top_state[0]
.sym 148929 top_state[1]
.sym 148930 bf_stage3_0_1.twid_mult.multiplier_I.p[9]
.sym 148935 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148936 bf_stage3_0_1.twid_mult.w_mult_z[8]
.sym 148937 bf_stage3_0_1.twid_mult.w_mult_r[8]
.sym 148938 PIN_1$SB_IO_OUT
.sym 148939 top_state[0]
.sym 148940 top_state[1]
.sym 148941 write_en_SB_DFFE_Q_E[3]
.sym 148943 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 148944 bf_stage3_2_3.twid_mult.w_neg_z[7]
.sym 148945 bf_stage3_2_3.twid_mult.w_mult_i[7]
.sym 148946 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_I1[0]
.sym 148947 bf_stage3_2_3.twid_mult.w_neg_z[7]
.sym 148948 bf_stage3_2_3.twid_mult.w_mult_i[7]
.sym 148949 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148952 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148953 bf_stage3_0_1.twid_mult.w_mult_r[8]
.sym 148954 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 148955 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 148956 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 148957 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 148960 top_state[1]
.sym 148961 top_state[0]
.sym 148962 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 148963 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 148964 bf_stage3_0_1.twid_mult.w_mult_z[8]
.sym 148965 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 148966 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 148967 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 148968 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 148969 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 148971 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 148972 bf_stage3_0_1.twid_mult.w_mult_z[9]
.sym 148973 bf_stage3_0_1.twid_mult.w_mult_r[9]
.sym 148974 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148975 bf_stage3_0_1.twid_mult.w_neg_z[13]
.sym 148976 bf_stage3_0_1.twid_mult.w_mult_i[13]
.sym 148977 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 148978 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 148979 bf_stage3_0_1.twid_mult.w_mult_z[9]
.sym 148980 bf_stage3_0_1.twid_mult.w_mult_r[9]
.sym 148981 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 148983 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148984 bf_stage3_0_1.twid_mult.w_neg_z[13]
.sym 148985 bf_stage3_0_1.twid_mult.w_mult_i[13]
.sym 148986 top_state_SB_DFFE_Q_D[0]
.sym 148992 top_state[0]
.sym 148993 top_state[1]
.sym 148995 write_addr[0]
.sym 148996 write_addr[1]
.sym 148997 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 148999 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149000 bf_stage3_0_1.twid_mult.w_neg_z[11]
.sym 149001 bf_stage3_0_1.twid_mult.w_mult_i[11]
.sym 149002 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149003 bf_stage3_0_1.twid_mult.w_neg_z[12]
.sym 149004 bf_stage3_0_1.twid_mult.w_mult_i[12]
.sym 149005 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 149007 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149008 bf_stage3_0_1.twid_mult.w_mult_z[10]
.sym 149009 bf_stage3_0_1.twid_mult.w_mult_r[10]
.sym 149010 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149011 bf_stage3_0_1.twid_mult.w_mult_z[10]
.sym 149012 bf_stage3_0_1.twid_mult.w_mult_r[10]
.sym 149013 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 149015 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149016 bf_stage3_0_1.twid_mult.w_neg_z[12]
.sym 149017 bf_stage3_0_1.twid_mult.w_mult_i[12]
.sym 149018 bf_stage3_0_1.twid_mult.multiplier_R.p[9]
.sym 149022 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149023 bf_stage3_0_1.twid_mult.w_neg_z[11]
.sym 149024 bf_stage3_0_1.twid_mult.w_mult_i[11]
.sym 149025 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 149026 bf_stage3_0_1.twid_mult.multiplier_R.p[8]
.sym 149031 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149032 bf_stage3_0_1.twid_mult.multiplier_R.p[10]
.sym 149033 bf_stage3_0_1.twid_mult.multiplier_R.t[10]
.sym 149038 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 149039 bf_stage3_0_1.twid_mult.w_mult_z[14]
.sym 149040 bf_stage3_0_1.twid_mult.w_mult_r[14]
.sym 149041 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 149043 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 149044 bf_stage3_4_5.twid_mult.w_mult_z[9]
.sym 149045 bf_stage3_4_5.twid_mult.w_mult_r[9]
.sym 149046 bf_stage3_0_1.twid_mult.multiplier_R.p[10]
.sym 149050 bf_stage3_0_1.twid_mult.multiplier_R.p[11]
.sym 149054 bf_stage3_0_1.twid_mult.multiplier_R.p[14]
.sym 149058 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 149059 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 149060 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 149061 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 149063 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149064 bf_stage3_0_1.twid_mult.multiplier_R.p[12]
.sym 149065 bf_stage3_0_1.twid_mult.multiplier_R.t[12]
.sym 149067 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149068 bf_stage3_4_5.twid_mult.w_mult_z[8]
.sym 149069 bf_stage3_4_5.twid_mult.w_mult_r[8]
.sym 149070 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 149071 bf_stage3_4_5.twid_mult.w_mult_z[10]
.sym 149072 bf_stage3_4_5.twid_mult.w_mult_r[10]
.sym 149073 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 149075 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149076 bf_stage3_4_5.twid_mult.w_mult_z[12]
.sym 149077 bf_stage3_4_5.twid_mult.w_mult_r[12]
.sym 149079 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149080 bf_stage3_0_1.twid_mult.multiplier_R.p[11]
.sym 149081 bf_stage3_0_1.twid_mult.multiplier_R.t[11]
.sym 149082 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149083 bf_stage3_4_5.twid_mult.w_mult_z[12]
.sym 149084 bf_stage3_4_5.twid_mult.w_mult_r[12]
.sym 149085 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 149087 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149088 bf_stage3_0_1.twid_mult.multiplier_R.p[10]
.sym 149089 bf_stage3_0_1.twid_mult.multiplier_R.t[10]
.sym 149091 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149092 bf_stage3_0_1.twid_mult.multiplier_R.p[11]
.sym 149093 bf_stage3_0_1.twid_mult.multiplier_R.t[11]
.sym 149095 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149096 bf_stage3_4_5.twid_mult.w_neg_z[8]
.sym 149097 bf_stage3_4_5.twid_mult.w_mult_i[8]
.sym 149102 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149103 bf_stage3_4_5.twid_mult.w_neg_z[8]
.sym 149104 bf_stage3_4_5.twid_mult.w_mult_i[8]
.sym 149105 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 149106 bf_stage3_0_1.twid_mult.multiplier_R.t[10]
.sym 149110 bf_stage3_0_1.twid_mult.multiplier_R.t[11]
.sym 149114 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 149115 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 149116 bf_stage3_4_5.twid_mult.w_mult_z[8]
.sym 149117 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 149124 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149125 bf_stage3_4_5.twid_mult.w_mult_r[8]
.sym 149127 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149128 bf_stage3_4_5.twid_mult.multiplier_R.p[9]
.sym 149129 bf_stage3_4_5.twid_mult.multiplier_R.t[9]
.sym 149131 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149132 bf_stage3_4_5.twid_mult.multiplier_R.p[11]
.sym 149133 bf_stage3_4_5.twid_mult.multiplier_R.t[11]
.sym 149135 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149136 bf_stage3_4_5.twid_mult.multiplier_R.p[11]
.sym 149137 bf_stage3_4_5.twid_mult.multiplier_R.t[11]
.sym 149139 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149140 bf_stage3_4_5.twid_mult.multiplier_R.p[9]
.sym 149141 bf_stage3_4_5.twid_mult.multiplier_R.t[9]
.sym 149143 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149144 bf_stage3_4_5.twid_mult.multiplier_R.p[12]
.sym 149145 bf_stage3_4_5.twid_mult.multiplier_R.t[12]
.sym 149147 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149148 bf_stage3_4_5.twid_mult.multiplier_R.p[10]
.sym 149149 bf_stage3_4_5.twid_mult.multiplier_R.t[10]
.sym 149151 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149152 bf_stage3_4_5.twid_mult.multiplier_R.p[12]
.sym 149153 bf_stage3_4_5.twid_mult.multiplier_R.t[12]
.sym 149155 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149156 bf_stage3_4_5.twid_mult.multiplier_R.p[10]
.sym 149157 bf_stage3_4_5.twid_mult.multiplier_R.t[10]
.sym 149158 bf_stage3_4_5.twid_mult.multiplier_R.t[11]
.sym 149162 bf_stage3_4_5.twid_mult.multiplier_R.t[13]
.sym 149170 bf_stage3_4_5.twid_mult.multiplier_R.t[12]
.sym 149182 bf_stage3_4_5.twid_mult.multiplier_R.t[9]
.sym 149186 bf_stage3_4_5.twid_mult.multiplier_R.t[10]
.sym 149207 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149208 bf_stage3_6_7.twid_mult.multiplier_Z.p[14]
.sym 149209 bf_stage3_6_7.twid_mult.multiplier_Z.t[14]
.sym 149211 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149212 bf_stage3_6_7.twid_mult.multiplier_Z.t[13]
.sym 149213 bf_stage3_6_7.twid_mult.multiplier_Z.p[13]
.sym 149219 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149220 bf_stage3_6_7.twid_mult.multiplier_Z.t[13]
.sym 149221 bf_stage3_6_7.twid_mult.multiplier_Z.p[13]
.sym 149222 bf_stage3_6_7.w_e_im[5]
.sym 149233 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 149234 bf_stage3_6_7.w_e_im[3]
.sym 149238 bf_stage3_6_7.w_e_im[1]
.sym 149242 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[2]
.sym 149243 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[6]
.sym 149244 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 149245 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 149250 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[0]
.sym 149251 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[4]
.sym 149252 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 149253 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 149254 bf_stage3_6_7.twid_mult.multiplier_Z.t[9]
.sym 149255 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149256 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 149257 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 149258 bf_stage3_6_7.twid_mult.multiplier_Z.t[10]
.sym 149259 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149260 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 149261 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 149263 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149264 bf_stage3_6_7.w_e_re[3]
.sym 149265 bf_stage3_6_7.twid_mult.w_neg_y[2]
.sym 149266 bf_stage3_6_7.twid_mult.multiplier_Z.t[12]
.sym 149267 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149268 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 149269 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 149270 bf_stage3_6_7.twid_mult.multiplier_Z.t[13]
.sym 149271 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149272 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 149273 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 149275 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149276 bf_stage3_6_7.w_e_re[3]
.sym 149277 bf_stage3_6_7.twid_mult.w_neg_y[2]
.sym 149278 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[3]
.sym 149279 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 149280 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 149281 bf_stage3_6_7.twid_mult.multiplier_R.count[2]
.sym 149282 bf_stage3_6_7.twid_mult.multiplier_Z.t[11]
.sym 149283 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149284 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 149285 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 149287 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149288 bf_stage3_6_7.w_e_re[4]
.sym 149289 bf_stage3_6_7.twid_mult.w_neg_y[3]
.sym 149291 bf_stage3_6_7.w_e_re[7]
.sym 149292 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 149293 bf_stage3_6_7.twid_mult.w_neg_y[6]
.sym 149294 bf_stage3_6_7.twid_mult.multiplier_Z.t[7]
.sym 149295 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149296 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 149297 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 149298 bf_stage3_6_7.twid_mult.multiplier_Z.t[8]
.sym 149299 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149300 bf_stage3_6_7.twid_mult.w_neg_y[8]
.sym 149301 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 149303 bf_stage3_6_7.twid_mult.multiplier_Z.t[4]
.sym 149304 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 149305 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 149307 bf_stage3_6_7.w_e_re[7]
.sym 149308 bf_stage3_6_7.twid_mult.w_neg_y[6]
.sym 149309 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 149311 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149312 bf_stage3_6_7.w_e_re[8]
.sym 149313 bf_stage3_6_7.twid_mult.w_neg_y[7]
.sym 149315 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149316 bf_stage3_6_7.w_e_re[8]
.sym 149317 bf_stage3_6_7.twid_mult.w_neg_y[7]
.sym 149318 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[0]
.sym 149319 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[4]
.sym 149320 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 149321 bf_stage3_6_7.twid_mult.multiplier_I.count[2]
.sym 149322 bf_stage3_6_7.w_e_re[4]
.sym 149326 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[1]
.sym 149327 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[5]
.sym 149328 bf_stage3_6_7.twid_mult.multiplier_I.count[2]
.sym 149329 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 149330 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[1]
.sym 149331 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[5]
.sym 149332 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 149333 bf_stage3_6_7.twid_mult.multiplier_R.count[2]
.sym 149334 bf_stage3_6_7.w_e_re[3]
.sym 149338 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[0]
.sym 149339 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[1]
.sym 149340 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[2]
.sym 149341 bf_stage3_6_7.twid_mult.multiplier_I.count[1]
.sym 149342 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[2]
.sym 149343 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[6]
.sym 149344 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 149345 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 149346 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[3]
.sym 149347 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[10]
.sym 149348 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 149349 bf_stage3_6_7.twid_mult.multiplier_I.count[2]
.sym 149542 bf_stage3_0_1.twid_mult.multiplier_I.t[4]
.sym 149550 bf_stage3_0_1.twid_mult.multiplier_I.t[1]
.sym 149554 bf_stage3_0_1.twid_mult.multiplier_I.t[3]
.sym 149558 bf_stage3_0_1.twid_mult.multiplier_I.t[0]
.sym 149565 bf_stage3_0_1.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 149566 bf_stage3_0_1.twid_mult.multiplier_I.t[2]
.sym 149583 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_1_I1[0]
.sym 149584 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 149585 bf_stage3_2_3.twid_mult.multiplier_I.count[4]
.sym 149588 bf_stage3_2_3.twid_mult.multiplier_I.count[4]
.sym 149589 bf_stage3_2_3.twid_mult.multiplier_I.count[3]
.sym 149593 count[0]
.sym 149598 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 149599 bf_stage3_2_3.twid_mult.multiplier_I.count[1]
.sym 149600 bf_stage3_2_3.twid_mult.multiplier_I.count[2]
.sym 149601 bf_stage3_2_3.twid_mult.multiplier_I.count[3]
.sym 149606 read_data[2]
.sym 149611 spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 149612 spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 149613 spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 149614 read_data[6]
.sym 149623 spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 149624 spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 149625 spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 149626 read_data[0]
.sym 149630 read_data[4]
.sym 149636 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 149637 stage_2_valid
.sym 149638 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[0]
.sym 149639 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[1]
.sym 149640 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[2]
.sym 149641 bf_stage3_2_3.twid_mult.multiplier_I.count[1]
.sym 149646 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[10]
.sym 149647 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[1]
.sym 149648 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[2]
.sym 149649 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 149650 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[3]
.sym 149651 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[10]
.sym 149652 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 149653 bf_stage3_2_3.twid_mult.multiplier_I.count[2]
.sym 149654 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[0]
.sym 149655 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[4]
.sym 149656 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 149657 bf_stage3_2_3.twid_mult.multiplier_I.count[2]
.sym 149658 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[2]
.sym 149659 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[6]
.sym 149660 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 149661 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 149662 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[1]
.sym 149663 bf_stage3_2_3.twid_mult.multiplier_I.input_0_exp[5]
.sym 149664 bf_stage3_2_3.twid_mult.multiplier_I.count[2]
.sym 149665 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 149666 bf_stage3_2_3.w_e_re[1]
.sym 149670 bf_stage3_2_3.w_e_re[7]
.sym 149675 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[0]
.sym 149676 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 149677 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 149678 bf_stage3_2_3.w_e_re[2]
.sym 149682 bf_stage3_2_3.w_e_re[6]
.sym 149686 bf_stage3_2_3.w_e_re[5]
.sym 149690 bf_stage3_2_3.w_e_re[8]
.sym 149694 bf_stage3_2_3.w_e_re[4]
.sym 149698 bf_stage3_2_3.w_e_re[3]
.sym 149703 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 149708 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 149709 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 149712 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 149713 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 149716 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 149717 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 149720 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 149721 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 149724 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 149725 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 149728 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 149729 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 149732 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 149733 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 149736 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 149737 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 149740 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 149741 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 149744 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 149745 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 149748 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 149749 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 149750 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149751 bf_stage2_0_2.twid_mult.w_mult_i[14]
.sym 149752 bf_stage2_0_2.twid_mult.w_mult_z[14]
.sym 149753 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 149755 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149756 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 149757 bf_stage2_0_2.twid_mult.w_mult_z[8]
.sym 149761 bf_stage2_0_2.twid_mult.w_mult_z[8]
.sym 149762 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149763 bf_stage3_2_3.w_neg_b_re[1]
.sym 149764 bf_stage2_0_2.twid_mult.w_mult_z[8]
.sym 149765 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 149768 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149769 bf_stage3_2_3.twid_mult.w_neg_y[3]
.sym 149771 bf_stage3_2_3.twid_mult.multiplier_Z.t[3]
.sym 149772 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 149773 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 149775 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149776 bf_stage3_2_3.w_e_re[5]
.sym 149777 bf_stage3_2_3.twid_mult.w_neg_y[4]
.sym 149778 bf_stage3_2_3.twid_mult.multiplier_Z.t[2]
.sym 149779 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 149780 bf_stage3_2_3.w_e_re[4]
.sym 149781 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 149785 bf_stage2_0_2.twid_mult.w_mult_z[11]
.sym 149787 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149788 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 149789 bf_stage2_0_2.twid_mult.w_neg_z[8]
.sym 149791 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149792 bf_stage3_2_3.w_e_re[4]
.sym 149793 bf_stage3_2_3.twid_mult.w_neg_y[3]
.sym 149795 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149796 bf_stage3_2_3.w_e_re[5]
.sym 149797 bf_stage3_2_3.twid_mult.w_neg_y[4]
.sym 149799 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149800 bf_stage2_0_2.twid_mult.w_neg_z[9]
.sym 149801 bf_stage2_0_2.twid_mult.w_mult_i[9]
.sym 149803 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149804 bf_stage2_0_2.twid_mult.w_neg_z[12]
.sym 149805 bf_stage2_0_2.twid_mult.w_mult_i[12]
.sym 149807 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149808 bf_stage2_0_2.twid_mult.w_neg_z[8]
.sym 149809 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 149811 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 149812 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149813 bf_stage2_0_2.twid_mult.w_neg_z[8]
.sym 149815 bf_stage3_2_3.twid_mult.multiplier_Z.t[5]
.sym 149816 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 149817 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 149819 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149820 bf_stage3_2_3.w_e_re[7]
.sym 149821 bf_stage3_2_3.twid_mult.w_neg_y[6]
.sym 149824 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s_SB_LUT4_O_I2[0]
.sym 149825 bf_stage3_2_3.w_neg_b_im[1]
.sym 149827 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149828 bf_stage3_2_3.w_e_re[7]
.sym 149829 bf_stage3_2_3.twid_mult.w_neg_y[6]
.sym 149831 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 149832 bf_stage3_2_3.w_neg_b_im[2]
.sym 149833 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 149835 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149836 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 149837 bf_stage3_2_3.w_neg_b_im[3]
.sym 149839 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149840 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 149841 bf_stage3_2_3.w_neg_b_im[6]
.sym 149843 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149844 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 149845 bf_stage3_2_3.w_neg_b_im[5]
.sym 149847 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149848 bf_stage3_2_3.w_neg_b_im[4]
.sym 149849 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 149851 bf_stage3_2_3.w_neg_b_im[1]
.sym 149852 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 149853 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_1_O_SB_LUT4_O_I2[2]
.sym 149855 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149856 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 149857 bf_stage3_2_3.w_neg_b_im[3]
.sym 149859 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149860 bf_stage2_0_2.twid_mult.w_neg_z[11]
.sym 149861 bf_stage2_0_2.twid_mult.w_mult_i[11]
.sym 149863 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 149868 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 149869 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 149872 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 149873 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 149876 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 149877 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 149880 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 149881 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 149884 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 149885 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 149888 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 149889 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 149892 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 149893 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 149895 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 149896 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 149897 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 149898 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 149899 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 149900 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[6]
.sym 149901 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 149905 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 149909 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 149911 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149912 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 149913 bf_stage3_2_3.w_neg_b_im[7]
.sym 149915 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149916 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 149917 bf_stage3_2_3.w_neg_b_im[7]
.sym 149919 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 149920 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 149921 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 149922 bf_stage3_2_3.w_e_im[3]
.sym 149926 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]
.sym 149927 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 149928 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 149929 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 149930 bf_stage3_2_3.twid_mult.multiplier_I.p[8]
.sym 149934 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]
.sym 149935 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 149936 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[7]
.sym 149937 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 149938 bf_stage3_2_3.twid_mult.multiplier_I.p[7]
.sym 149943 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 149944 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 149945 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 149946 bf_stage3_6_7.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 149947 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 149948 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[5]
.sym 149949 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 149954 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 149955 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 149956 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 149957 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O[3]
.sym 149959 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149960 bf_stage3_2_3.twid_mult.w_neg_z[8]
.sym 149961 bf_stage3_2_3.twid_mult.w_mult_i[8]
.sym 149962 PIN_20$SB_IO_OUT
.sym 149963 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 149964 top_state[0]
.sym 149965 top_state[1]
.sym 149966 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149967 bf_stage3_0_1.twid_mult.w_neg_z[9]
.sym 149968 bf_stage3_0_1.twid_mult.w_mult_i[9]
.sym 149969 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 149972 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 149973 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 149977 write_addr[0]
.sym 149978 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 149979 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 149980 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 149981 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 149982 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149983 bf_stage3_2_3.twid_mult.w_neg_z[8]
.sym 149984 bf_stage3_2_3.twid_mult.w_mult_i[8]
.sym 149985 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149987 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149988 bf_stage3_0_1.twid_mult.w_neg_z[9]
.sym 149989 bf_stage3_0_1.twid_mult.w_mult_i[9]
.sym 149990 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149991 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 149992 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 149993 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 149995 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149996 bf_stage3_0_1.twid_mult.w_neg_z[10]
.sym 149997 bf_stage3_0_1.twid_mult.w_mult_i[10]
.sym 149998 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149999 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 150000 bf_stage3_2_3.twid_mult.w_neg_z[10]
.sym 150001 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 150003 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150004 bf_stage3_0_1.twid_mult.multiplier_Z.p[9]
.sym 150005 bf_stage3_0_1.twid_mult.multiplier_Z.t[9]
.sym 150006 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 150007 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 150008 bf_stage3_4_5.twid_mult.w_mult_z[9]
.sym 150009 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 150011 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150012 bf_stage3_0_1.twid_mult.multiplier_Z.p[9]
.sym 150013 bf_stage3_0_1.twid_mult.multiplier_Z.t[9]
.sym 150014 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150015 bf_stage3_0_1.twid_mult.w_neg_z[10]
.sym 150016 bf_stage3_0_1.twid_mult.w_mult_i[10]
.sym 150017 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 150018 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150019 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 150020 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 150021 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 150022 bf_stage3_0_1.twid_mult.multiplier_Z.p[9]
.sym 150031 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150032 bf_stage3_0_1.twid_mult.w_mult_z[11]
.sym 150033 bf_stage3_0_1.twid_mult.w_mult_r[11]
.sym 150034 bf_stage3_0_1.twid_mult.multiplier_Z.p[12]
.sym 150041 bf_stage3_0_1.twid_mult.w_mult_z[13]
.sym 150042 bf_stage3_0_1.twid_mult.multiplier_Z.p[11]
.sym 150046 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150047 bf_stage3_0_1.twid_mult.w_mult_z[11]
.sym 150048 bf_stage3_0_1.twid_mult.w_mult_r[11]
.sym 150049 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 150050 bf_stage3_0_1.twid_mult.multiplier_Z.p[10]
.sym 150055 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150056 bf_stage3_0_1.twid_mult.w_mult_z[13]
.sym 150057 bf_stage3_0_1.twid_mult.w_mult_r[13]
.sym 150060 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150061 bf_stage3_0_1.twid_mult.w_mult_r[13]
.sym 150062 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 150063 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 150064 bf_stage3_0_1.twid_mult.w_mult_z[13]
.sym 150065 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 150066 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150067 bf_stage3_0_1.twid_mult.w_mult_z[12]
.sym 150068 bf_stage3_0_1.twid_mult.w_mult_r[12]
.sym 150069 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 150070 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 150071 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 150072 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 150073 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 150075 bf_stage3_0_1.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150076 bf_stage3_0_1.twid_mult.w_mult_z[12]
.sym 150077 bf_stage3_0_1.twid_mult.w_mult_r[12]
.sym 150078 bf_stage3_0_1.twid_mult.multiplier_R.p[13]
.sym 150084 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 150085 bf_stage3_4_5.twid_mult.w_mult_r[9]
.sym 150086 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150087 bf_stage3_4_5.twid_mult.w_mult_z[14]
.sym 150088 bf_stage3_4_5.twid_mult.w_mult_r[14]
.sym 150089 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 150090 bf_stage3_0_1.twid_mult.multiplier_R.p[12]
.sym 150095 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150096 bf_stage3_0_1.twid_mult.multiplier_R.p[12]
.sym 150097 bf_stage3_0_1.twid_mult.multiplier_R.t[12]
.sym 150099 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 150100 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 150101 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 150102 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 150103 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 150104 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 150105 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 150106 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150107 bf_stage3_4_5.twid_mult.w_mult_i[14]
.sym 150108 bf_stage3_4_5.twid_mult.w_neg_z[14]
.sym 150109 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 150111 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150112 bf_stage3_4_5.twid_mult.w_mult_z[13]
.sym 150113 bf_stage3_4_5.twid_mult.w_mult_r[13]
.sym 150114 bf_stage3_4_5.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150115 bf_stage3_4_5.twid_mult.w_mult_z[13]
.sym 150116 bf_stage3_4_5.twid_mult.w_mult_r[13]
.sym 150117 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 150119 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150120 bf_stage3_4_5.twid_mult.w_neg_z[9]
.sym 150121 bf_stage3_4_5.twid_mult.w_mult_i[9]
.sym 150122 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150123 bf_stage3_4_5.twid_mult.w_neg_z[12]
.sym 150124 bf_stage3_4_5.twid_mult.w_mult_i[12]
.sym 150125 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 150130 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150131 bf_stage3_4_5.twid_mult.w_neg_z[9]
.sym 150132 bf_stage3_4_5.twid_mult.w_mult_i[9]
.sym 150133 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 150135 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150136 bf_stage3_4_5.twid_mult.w_neg_z[12]
.sym 150137 bf_stage3_4_5.twid_mult.w_mult_i[12]
.sym 150138 bf_stage3_4_5.twid_mult.multiplier_I.p[8]
.sym 150142 bf_stage3_4_5.twid_mult.multiplier_I.p[12]
.sym 150146 bf_stage3_4_5.twid_mult.multiplier_I.p[14]
.sym 150154 bf_stage3_4_5.twid_mult.multiplier_R.p[13]
.sym 150158 bf_stage3_4_5.twid_mult.multiplier_R.p[14]
.sym 150166 bf_stage3_4_5.twid_mult.multiplier_R.p[12]
.sym 150170 bf_stage3_4_5.twid_mult.multiplier_R.p[9]
.sym 150187 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150188 bf_stage3_4_5.twid_mult.multiplier_R.p[13]
.sym 150189 bf_stage3_4_5.twid_mult.multiplier_R.t[13]
.sym 150203 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150204 bf_stage3_4_5.twid_mult.multiplier_R.p[14]
.sym 150205 bf_stage3_4_5.twid_mult.multiplier_R.t[14]
.sym 150207 bf_stage3_4_5.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150208 bf_stage3_4_5.twid_mult.multiplier_R.p[13]
.sym 150209 bf_stage3_4_5.twid_mult.multiplier_R.t[13]
.sym 150215 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150216 bf_stage3_6_7.twid_mult.multiplier_Z.t[3]
.sym 150217 bf_stage3_6_7.twid_mult.multiplier_Z.p[3]
.sym 150219 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150220 bf_stage3_6_7.twid_mult.multiplier_Z.t[2]
.sym 150221 bf_stage3_6_7.twid_mult.multiplier_Z.p[2]
.sym 150223 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150224 bf_stage3_6_7.twid_mult.multiplier_Z.t[3]
.sym 150225 bf_stage3_6_7.twid_mult.multiplier_Z.p[3]
.sym 150227 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150228 bf_stage3_6_7.twid_mult.multiplier_Z.t[12]
.sym 150229 bf_stage3_6_7.twid_mult.multiplier_Z.p[12]
.sym 150230 bf_stage3_6_7.twid_mult.multiplier_Z.t[1]
.sym 150231 bf_stage3_6_7.twid_mult.multiplier_Z.p[1]
.sym 150232 bf_stage3_6_7.twid_mult.multiplier_Z.p[0]
.sym 150233 bf_stage3_6_7.twid_mult.multiplier_Z.t[0]
.sym 150236 bf_stage3_6_7.twid_mult.multiplier_Z.t[0]
.sym 150237 bf_stage3_6_7.twid_mult.multiplier_Z.p[0]
.sym 150239 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150240 bf_stage3_6_7.twid_mult.multiplier_Z.t[2]
.sym 150241 bf_stage3_6_7.twid_mult.multiplier_Z.p[2]
.sym 150242 bf_stage3_6_7.twid_mult.multiplier_Z.t[0]
.sym 150243 bf_stage3_6_7.twid_mult.multiplier_Z.p[0]
.sym 150244 bf_stage3_6_7.twid_mult.multiplier_Z.t[1]
.sym 150245 bf_stage3_6_7.twid_mult.multiplier_Z.p[1]
.sym 150246 bf_stage3_4_5.twid_mult.multiplier_I.t[5]
.sym 150250 bf_stage3_4_5.twid_mult.multiplier_I.t[6]
.sym 150254 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 150255 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 150256 bf_stage3_6_7.twid_mult.multiplier_R.count[4]
.sym 150257 bf_stage3_6_7.twid_mult.multiplier_R.count[1]
.sym 150258 bf_stage3_4_5.twid_mult.multiplier_I.t[8]
.sym 150262 bf_stage3_6_7.twid_mult.multiplier_R.count[4]
.sym 150263 bf_stage3_6_7.twid_mult.multiplier_R.input_0_exp[10]
.sym 150264 bf_stage3_6_7.twid_mult.multiplier_R.count[3]
.sym 150265 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 150266 bf_stage3_4_5.twid_mult.multiplier_I.t[7]
.sym 150270 bf_stage3_4_5.twid_mult.multiplier_I.t[4]
.sym 150274 bf_stage3_4_5.twid_mult.multiplier_I.t[3]
.sym 150279 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 150284 bf_stage3_6_7.twid_mult.multiplier_R.count[1]
.sym 150285 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 150288 bf_stage3_6_7.twid_mult.multiplier_R.count[2]
.sym 150289 bf_stage3_6_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 150292 bf_stage3_6_7.twid_mult.multiplier_R.count[3]
.sym 150293 bf_stage3_6_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 150296 bf_stage3_6_7.twid_mult.multiplier_R.count[4]
.sym 150297 bf_stage3_6_7.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 150298 bf_stage3_6_7.twid_mult.multiplier_R.count[1]
.sym 150299 bf_stage3_6_7.twid_mult.multiplier_R.count[3]
.sym 150300 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I0_SB_LUT4_O_I2[2]
.sym 150301 bf_stage3_6_7.twid_mult.multiplier_R.count[4]
.sym 150304 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 150305 bf_stage3_6_7.twid_mult.multiplier_R.count[2]
.sym 150309 bf_stage3_6_7.twid_mult.multiplier_Z.t[5]
.sym 150311 bf_stage3_6_7.twid_mult.multiplier_Z.t[6]
.sym 150312 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 150313 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 150315 bf_stage3_6_7.twid_mult.multiplier_Z.t[0]
.sym 150316 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 150317 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 150319 bf_stage3_6_7.twid_mult.multiplier_Z.t[3]
.sym 150320 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 150321 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 150323 bf_stage3_6_7.twid_mult.multiplier_Z.t[1]
.sym 150324 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 150325 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 150327 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150328 bf_stage3_4_5.twid_mult.multiplier_I.p[5]
.sym 150329 bf_stage3_4_5.twid_mult.multiplier_I.t[5]
.sym 150331 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150332 bf_stage3_4_5.twid_mult.multiplier_I.p[8]
.sym 150333 bf_stage3_4_5.twid_mult.multiplier_I.t[8]
.sym 150335 bf_stage3_6_7.twid_mult.multiplier_Z.t[5]
.sym 150336 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150337 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 150339 bf_stage3_6_7.twid_mult.multiplier_Z.t[2]
.sym 150340 bf_stage3_6_7.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 150341 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 150342 bf_stage3_6_7.twid_mult.multiplier_I.input_0_exp[10]
.sym 150343 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[1]
.sym 150344 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_1_I1[2]
.sym 150345 bf_stage3_6_7.twid_mult.multiplier_I.state[0]
.sym 150347 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150348 bf_stage3_4_5.twid_mult.multiplier_I.p[4]
.sym 150349 bf_stage3_4_5.twid_mult.multiplier_I.t[4]
.sym 150351 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150352 bf_stage3_4_5.twid_mult.multiplier_I.p[7]
.sym 150353 bf_stage3_4_5.twid_mult.multiplier_I.t[7]
.sym 150355 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150356 bf_stage3_4_5.twid_mult.multiplier_I.p[6]
.sym 150357 bf_stage3_4_5.twid_mult.multiplier_I.t[6]
.sym 150359 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150360 bf_stage3_4_5.twid_mult.multiplier_I.p[6]
.sym 150361 bf_stage3_4_5.twid_mult.multiplier_I.t[6]
.sym 150363 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150364 bf_stage3_4_5.twid_mult.multiplier_I.p[7]
.sym 150365 bf_stage3_4_5.twid_mult.multiplier_I.t[7]
.sym 150367 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150368 bf_stage3_4_5.twid_mult.multiplier_I.p[8]
.sym 150369 bf_stage3_4_5.twid_mult.multiplier_I.t[8]
.sym 150371 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150372 bf_stage3_4_5.twid_mult.multiplier_I.p[4]
.sym 150373 bf_stage3_4_5.twid_mult.multiplier_I.t[4]
.sym 150535 bf_stage2_0_2.twid_mult.multiplier_I.count[0]
.sym 150540 bf_stage2_0_2.twid_mult.multiplier_I.count[1]
.sym 150544 bf_stage2_0_2.twid_mult.multiplier_I.count[2]
.sym 150545 bf_stage2_0_2.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 150548 bf_stage2_0_2.twid_mult.multiplier_I.count[3]
.sym 150549 bf_stage2_0_2.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 150552 bf_stage2_0_2.twid_mult.multiplier_I.count[4]
.sym 150553 bf_stage2_0_2.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 150554 bf_stage2_0_2.twid_mult.multiplier_I.count[4]
.sym 150555 bf_stage2_0_2.twid_mult.multiplier_I.count[1]
.sym 150556 bf_stage2_0_2.twid_mult.multiplier_I.count[2]
.sym 150557 bf_stage2_0_2.twid_mult.multiplier_I.count[0]
.sym 150558 bf_stage2_0_2.twid_mult.multiplier_I.count[0]
.sym 150559 bf_stage2_0_2.twid_mult.multiplier_I.count[1]
.sym 150560 bf_stage2_0_2.twid_mult.multiplier_I.count[2]
.sym 150561 bf_stage2_0_2.twid_mult.multiplier_I.count[4]
.sym 150564 bf_stage2_0_2.twid_mult.multiplier_I.count[1]
.sym 150565 bf_stage2_0_2.twid_mult.multiplier_I.count[0]
.sym 150567 spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 150568 spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 150569 spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 150570 read_data[5]
.sym 150574 read_data[1]
.sym 150578 read_data[7]
.sym 150582 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 150583 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 150584 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 150585 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 150586 read_data[3]
.sym 150591 spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 150592 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 150593 spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 150594 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 150595 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 150596 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 150597 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 150599 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 150604 bf_stage3_2_3.twid_mult.multiplier_I.count[1]
.sym 150605 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 150608 bf_stage3_2_3.twid_mult.multiplier_I.count[2]
.sym 150609 bf_stage3_2_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 150612 bf_stage3_2_3.twid_mult.multiplier_I.count[3]
.sym 150613 bf_stage3_2_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 150616 bf_stage3_2_3.twid_mult.multiplier_I.count[4]
.sym 150617 bf_stage3_2_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 150618 bf_stage3_2_3.twid_mult.multiplier_I.t[6]
.sym 150625 bf_stage3_2_3.twid_mult.multiplier_I.count[0]
.sym 150631 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150632 bf_stage2_0_2.twid_mult.multiplier_R.p[9]
.sym 150633 bf_stage2_0_2.twid_mult.multiplier_R.t[9]
.sym 150635 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150636 bf_stage2_0_2.twid_mult.multiplier_R.p[14]
.sym 150637 bf_stage2_0_2.twid_mult.multiplier_R.t[14]
.sym 150644 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[1]
.sym 150645 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 150662 bf_stage2_0_2.twid_mult.multiplier_I.p[4]
.sym 150666 bf_stage2_0_2.twid_mult.multiplier_I.p[3]
.sym 150672 spi_state[1]
.sym 150673 spi_state[0]
.sym 150681 spi_state[1]
.sym 150682 bf_stage2_0_2.twid_mult.multiplier_I.p[6]
.sym 150686 bf_stage2_0_2.twid_mult.multiplier_I.p[5]
.sym 150690 bf_stage2_0_2.twid_mult.multiplier_I.p[2]
.sym 150694 bf_stage2_0_2.twid_mult.multiplier_R.p[9]
.sym 150700 bf_stage2_0_2.twid_mult.w_neg_z[5]
.sym 150701 bf_stage2_0_2.twid_mult.w_mult_i[5]
.sym 150702 bf_stage2_0_2.twid_mult.w_neg_z[3]
.sym 150703 bf_stage2_0_2.twid_mult.w_mult_i[3]
.sym 150704 bf_stage2_0_2.twid_mult.w_mult_z[2]
.sym 150705 bf_stage2_0_2.twid_mult.w_mult_i[2]
.sym 150706 count[0]
.sym 150707 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 150708 spi_state[0]
.sym 150709 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]
.sym 150712 bf_stage2_0_2.twid_mult.w_neg_z[5]
.sym 150713 bf_stage2_0_2.twid_mult.w_mult_i[5]
.sym 150714 bf_stage2_0_2.twid_mult.multiplier_R.p[11]
.sym 150721 bf_stage2_0_2.twid_mult.w_mult_z[9]
.sym 150722 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 150723 bf_stage2_0_2.twid_mult.w_neg_z[4]
.sym 150724 bf_stage2_0_2.twid_mult.w_mult_i[4]
.sym 150725 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 150729 bf_stage2_0_2.twid_mult.w_mult_z[6]
.sym 150731 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 150732 bf_stage2_0_2.twid_mult.w_mult_z[9]
.sym 150733 bf_stage2_0_2.twid_mult.w_mult_r[9]
.sym 150737 bf_stage2_0_2.twid_mult.w_mult_z[2]
.sym 150739 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 150740 bf_stage2_0_2.twid_mult.w_mult_z[9]
.sym 150741 bf_stage2_0_2.twid_mult.w_mult_r[9]
.sym 150742 bf_stage3_0_1.twid_mult.multiplier_Z.t[3]
.sym 150746 bf_stage2_0_2.twid_mult.w_neg_z[6]
.sym 150747 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 150748 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 150749 bf_stage2_0_2.twid_mult.w_mult_i[6]
.sym 150753 bf_stage2_0_2.twid_mult.w_mult_z[4]
.sym 150757 bf_stage2_0_2.twid_mult.w_mult_z[3]
.sym 150759 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 150760 bf_stage2_0_2.twid_mult.w_mult_z[10]
.sym 150761 bf_stage2_0_2.twid_mult.w_mult_r[10]
.sym 150765 bf_stage2_0_2.twid_mult.w_mult_z[10]
.sym 150767 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150768 bf_stage2_0_2.twid_mult.multiplier_I.p[4]
.sym 150769 bf_stage2_0_2.twid_mult.multiplier_I.t[4]
.sym 150773 bf_stage2_0_2.twid_mult.w_mult_z[5]
.sym 150775 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 150776 bf_stage2_0_2.twid_mult.w_neg_z[7]
.sym 150777 bf_stage2_0_2.twid_mult.w_mult_i[7]
.sym 150779 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 150780 bf_stage2_0_2.twid_mult.w_mult_z[10]
.sym 150781 bf_stage2_0_2.twid_mult.w_mult_r[10]
.sym 150783 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150784 bf_stage2_0_2.twid_mult.multiplier_I.p[3]
.sym 150785 bf_stage2_0_2.twid_mult.multiplier_I.t[3]
.sym 150787 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 150788 bf_stage2_0_2.twid_mult.w_mult_z[8]
.sym 150789 bf_stage2_0_2.twid_mult.w_mult_r[8]
.sym 150790 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150791 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 150792 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 150793 bf_stage2_0_2.twid_mult.w_mult_z[8]
.sym 150796 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 150797 bf_stage2_0_2.twid_mult.w_mult_i[8]
.sym 150799 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 150800 bf_stage2_0_2.twid_mult.w_mult_z[11]
.sym 150801 bf_stage2_0_2.twid_mult.w_mult_r[11]
.sym 150802 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 150803 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 150804 bf_stage2_0_2.twid_mult.w_neg_z[7]
.sym 150805 bf_stage2_0_2.twid_mult.w_mult_i[7]
.sym 150807 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 150808 bf_stage2_0_2.twid_mult.w_neg_z[8]
.sym 150809 bf_stage2_0_2.twid_mult.w_mult_i[8]
.sym 150811 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150812 bf_stage2_0_2.twid_mult.w_neg_z[13]
.sym 150813 bf_stage2_0_2.twid_mult.w_mult_i[13]
.sym 150815 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 150816 bf_stage2_0_2.twid_mult.w_mult_z[11]
.sym 150817 bf_stage2_0_2.twid_mult.w_mult_r[11]
.sym 150820 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 150821 bf_stage2_0_2.twid_mult.w_mult_r[8]
.sym 150822 bf_stage2_0_2.twid_mult.multiplier_I.p[8]
.sym 150826 bf_stage2_0_2.twid_mult.multiplier_I.p[11]
.sym 150833 bf_stage2_0_2.twid_mult.w_mult_z[7]
.sym 150835 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150836 bf_stage2_0_2.twid_mult.w_neg_z[12]
.sym 150837 bf_stage2_0_2.twid_mult.w_mult_i[12]
.sym 150839 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150840 bf_stage2_0_2.twid_mult.w_neg_z[9]
.sym 150841 bf_stage2_0_2.twid_mult.w_mult_i[9]
.sym 150843 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 150844 bf_stage2_0_2.twid_mult.w_mult_z[12]
.sym 150845 bf_stage2_0_2.twid_mult.w_mult_r[12]
.sym 150846 bf_stage2_0_2.twid_mult.multiplier_I.p[12]
.sym 150850 bf_stage2_0_2.twid_mult.multiplier_I.p[9]
.sym 150855 bf_stage3_2_3.twid_mult.multiplier_Z.t[6]
.sym 150856 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 150857 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 150859 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150860 bf_stage3_2_3.w_e_re[8]
.sym 150861 bf_stage3_2_3.twid_mult.w_neg_y[7]
.sym 150863 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150864 bf_stage2_0_2.twid_mult.w_neg_z[13]
.sym 150865 bf_stage2_0_2.twid_mult.w_mult_i[13]
.sym 150867 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150868 bf_stage2_0_2.twid_mult.w_neg_z[10]
.sym 150869 bf_stage2_0_2.twid_mult.w_mult_i[10]
.sym 150871 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150872 bf_stage2_0_2.twid_mult.w_neg_z[10]
.sym 150873 bf_stage2_0_2.twid_mult.w_mult_i[10]
.sym 150881 bf_stage2_0_2.twid_mult.w_mult_z[12]
.sym 150883 bf_stage2_0_2.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150884 bf_stage2_0_2.twid_mult.w_neg_z[11]
.sym 150885 bf_stage2_0_2.twid_mult.w_mult_i[11]
.sym 150887 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 150892 bf_stage3_2_3.twid_mult.multiplier_R.count[1]
.sym 150893 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 150896 bf_stage3_2_3.twid_mult.multiplier_R.count[2]
.sym 150897 bf_stage3_2_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 150900 bf_stage3_2_3.twid_mult.multiplier_R.count[3]
.sym 150901 bf_stage3_2_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 150904 bf_stage3_2_3.twid_mult.multiplier_R.count[4]
.sym 150905 bf_stage3_2_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 150907 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150908 bf_stage3_2_3.w_neg_b_im[6]
.sym 150909 bf_stage3_2_3.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 150917 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 150918 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[3]
.sym 150919 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[10]
.sym 150920 bf_stage3_2_3.twid_mult.multiplier_R.count[2]
.sym 150921 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 150923 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 150924 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 150925 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I3[2]
.sym 150926 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0[0]
.sym 150927 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[10]
.sym 150928 bf_stage3_2_3.twid_mult.multiplier_R.count[3]
.sym 150929 bf_stage3_2_3.twid_mult.multiplier_R.count[4]
.sym 150930 bf_stage2_0_2.twid_mult.multiplier_I.p[7]
.sym 150934 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[2]
.sym 150935 bf_stage3_2_3.twid_mult.multiplier_R.input_0_exp[6]
.sym 150936 bf_stage3_2_3.twid_mult.multiplier_R.count[0]
.sym 150937 bf_stage3_2_3.twid_mult.multiplier_R.count[2]
.sym 150938 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 150939 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 150940 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 150941 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[3]
.sym 150942 bf_stage3_2_3.twid_mult.multiplier_R.count[1]
.sym 150943 bf_stage3_2_3.twid_mult.multiplier_R.count[2]
.sym 150944 bf_stage3_2_3.twid_mult.multiplier_R.count[3]
.sym 150945 bf_stage3_2_3.twid_mult.multiplier_R.count[4]
.sym 150946 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 150947 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 150948 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 150949 bf_stage3_2_3.twid_mult.multiplier_R.count[1]
.sym 150959 PIN_20$SB_IO_OUT
.sym 150960 top_state[1]
.sym 150961 top_state[0]
.sym 150974 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 150985 bf_stage3_2_3.twid_mult.w_mult_z[13]
.sym 150987 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150988 bf_stage3_2_3.twid_mult.w_neg_z[13]
.sym 150989 bf_stage3_2_3.twid_mult.w_mult_i[13]
.sym 150991 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150992 bf_stage3_2_3.twid_mult.w_neg_z[9]
.sym 150993 bf_stage3_2_3.twid_mult.w_mult_i[9]
.sym 150994 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150995 bf_stage3_2_3.twid_mult.w_neg_z[13]
.sym 150996 bf_stage3_2_3.twid_mult.w_mult_i[13]
.sym 150997 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150998 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150999 bf_stage3_2_3.twid_mult.w_neg_z[9]
.sym 151000 bf_stage3_2_3.twid_mult.w_mult_i[9]
.sym 151001 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 151004 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 151005 bf_stage3_2_3.twid_mult.w_mult_i[10]
.sym 151006 top_state[0]
.sym 151011 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 151012 bf_stage3_2_3.twid_mult.w_neg_z[10]
.sym 151013 bf_stage3_2_3.twid_mult.w_mult_i[10]
.sym 151015 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151016 bf_stage3_0_1.twid_mult.multiplier_Z.p[10]
.sym 151017 bf_stage3_0_1.twid_mult.multiplier_Z.t[10]
.sym 151020 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 151021 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]
.sym 151023 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151024 bf_stage3_0_1.twid_mult.multiplier_Z.p[11]
.sym 151025 bf_stage3_0_1.twid_mult.multiplier_Z.t[11]
.sym 151031 write_addr[0]
.sym 151032 write_addr[1]
.sym 151033 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 151035 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151036 bf_stage3_0_1.twid_mult.multiplier_Z.p[12]
.sym 151037 bf_stage3_0_1.twid_mult.multiplier_Z.t[12]
.sym 151039 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151040 bf_stage3_0_1.twid_mult.multiplier_Z.p[10]
.sym 151041 bf_stage3_0_1.twid_mult.multiplier_Z.t[10]
.sym 151042 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 151043 bf_stage3_2_3.twid_mult.w_mult_i[14]
.sym 151044 bf_stage3_2_3.twid_mult.w_neg_z[14]
.sym 151045 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 151046 bf_stage3_0_1.twid_mult.multiplier_Z.p[14]
.sym 151050 bf_stage3_0_1.twid_mult.multiplier_Z.p[13]
.sym 151055 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151056 bf_stage3_0_1.twid_mult.multiplier_Z.p[11]
.sym 151057 bf_stage3_0_1.twid_mult.multiplier_Z.t[11]
.sym 151066 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 151067 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 151068 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 151069 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 151079 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151080 bf_stage3_0_1.twid_mult.multiplier_R.p[13]
.sym 151081 bf_stage3_0_1.twid_mult.multiplier_R.t[13]
.sym 151087 write_addr[1]
.sym 151088 write_addr[0]
.sym 151089 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 151091 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151092 bf_stage3_0_1.twid_mult.multiplier_R.p[14]
.sym 151093 bf_stage3_0_1.twid_mult.multiplier_R.t[14]
.sym 151095 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 151096 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 151097 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 151099 write_addr[0]
.sym 151100 write_en_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 151101 write_addr[1]
.sym 151103 bf_stage3_0_1.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151104 bf_stage3_0_1.twid_mult.multiplier_R.p[13]
.sym 151105 bf_stage3_0_1.twid_mult.multiplier_R.t[13]
.sym 151107 write_addr[0]
.sym 151108 bf_stage3_0_1.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 151109 write_addr[1]
.sym 151110 bf_stage3_0_1.twid_mult.multiplier_R.t[12]
.sym 151114 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 151115 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 151116 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 151117 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 151122 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 151123 bf_stage3_4_5.twid_mult.w_neg_z[13]
.sym 151124 bf_stage3_4_5.twid_mult.w_mult_i[13]
.sym 151125 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 151126 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 151127 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 151128 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 151129 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 151130 bf_stage3_0_1.twid_mult.multiplier_R.t[13]
.sym 151135 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 151136 bf_stage3_4_5.twid_mult.w_neg_z[13]
.sym 151137 bf_stage3_4_5.twid_mult.w_mult_i[13]
.sym 151142 bf_stage3_4_5.twid_mult.multiplier_I.p[10]
.sym 151146 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 151147 bf_stage3_4_5.twid_mult.w_neg_z[11]
.sym 151148 bf_stage3_4_5.twid_mult.w_mult_i[11]
.sym 151149 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 151151 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 151152 bf_stage3_4_5.twid_mult.w_neg_z[10]
.sym 151153 bf_stage3_4_5.twid_mult.w_mult_i[10]
.sym 151159 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 151160 bf_stage3_4_5.twid_mult.w_neg_z[11]
.sym 151161 bf_stage3_4_5.twid_mult.w_mult_i[11]
.sym 151166 bf_stage3_4_5.twid_mult.multiplier_I.p[13]
.sym 151170 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 151171 bf_stage3_4_5.twid_mult.w_neg_z[10]
.sym 151172 bf_stage3_4_5.twid_mult.w_mult_i[10]
.sym 151173 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 151174 bf_stage3_4_5.twid_mult.multiplier_I.p[11]
.sym 151178 bf_stage3_4_5.twid_mult.multiplier_I.p[9]
.sym 151207 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151208 bf_stage3_4_5.twid_mult.multiplier_I.p[10]
.sym 151209 bf_stage3_4_5.twid_mult.multiplier_I.t[10]
.sym 151219 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151220 bf_stage3_4_5.twid_mult.multiplier_I.p[12]
.sym 151221 bf_stage3_4_5.twid_mult.multiplier_I.t[12]
.sym 151231 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151232 bf_stage3_4_5.twid_mult.multiplier_I.p[10]
.sym 151233 bf_stage3_4_5.twid_mult.multiplier_I.t[10]
.sym 151239 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151240 bf_stage3_6_7.twid_mult.multiplier_Z.t[11]
.sym 151241 bf_stage3_6_7.twid_mult.multiplier_Z.p[11]
.sym 151244 bf_stage3_0_1.twid_mult.multiplier_R.state[0]
.sym 151245 stage_2_valid
.sym 151247 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151248 bf_stage3_6_7.twid_mult.multiplier_Z.t[12]
.sym 151249 bf_stage3_6_7.twid_mult.multiplier_Z.p[12]
.sym 151251 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151252 bf_stage3_4_5.twid_mult.multiplier_I.p[11]
.sym 151253 bf_stage3_4_5.twid_mult.multiplier_I.t[11]
.sym 151256 bf_stage3_0_1.twid_mult.multiplier_R.state[0]
.sym 151257 stage_2_valid
.sym 151259 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151260 bf_stage3_4_5.twid_mult.multiplier_I.p[12]
.sym 151261 bf_stage3_4_5.twid_mult.multiplier_I.t[12]
.sym 151263 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151264 bf_stage3_4_5.twid_mult.multiplier_I.p[9]
.sym 151265 bf_stage3_4_5.twid_mult.multiplier_I.t[9]
.sym 151267 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151268 bf_stage3_6_7.twid_mult.multiplier_Z.t[11]
.sym 151269 bf_stage3_6_7.twid_mult.multiplier_Z.p[11]
.sym 151271 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151272 bf_stage3_6_7.twid_mult.multiplier_Z.t[5]
.sym 151273 bf_stage3_6_7.twid_mult.multiplier_Z.p[5]
.sym 151275 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151276 bf_stage3_6_7.twid_mult.multiplier_Z.t[5]
.sym 151277 bf_stage3_6_7.twid_mult.multiplier_Z.p[5]
.sym 151279 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151280 bf_stage3_6_7.twid_mult.multiplier_Z.t[10]
.sym 151281 bf_stage3_6_7.twid_mult.multiplier_Z.p[10]
.sym 151283 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151284 bf_stage3_6_7.twid_mult.multiplier_Z.t[10]
.sym 151285 bf_stage3_6_7.twid_mult.multiplier_Z.p[10]
.sym 151287 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151288 bf_stage3_6_7.twid_mult.multiplier_Z.t[4]
.sym 151289 bf_stage3_6_7.twid_mult.multiplier_Z.p[4]
.sym 151291 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151292 bf_stage3_6_7.twid_mult.multiplier_Z.t[4]
.sym 151293 bf_stage3_6_7.twid_mult.multiplier_Z.p[4]
.sym 151297 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 151300 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 151301 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 151303 bf_stage3_0_1.twid_mult.multiplier_R.count[0]
.sym 151308 bf_stage3_0_1.twid_mult.multiplier_R.count[1]
.sym 151309 bf_stage3_0_1.twid_mult.multiplier_R.count[0]
.sym 151312 bf_stage3_0_1.twid_mult.multiplier_R.count[2]
.sym 151313 bf_stage3_0_1.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 151316 bf_stage3_0_1.twid_mult.multiplier_R.count[3]
.sym 151317 bf_stage3_0_1.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 151320 bf_stage3_0_1.twid_mult.multiplier_R.count[4]
.sym 151321 bf_stage3_0_1.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 151323 bf_stage3_0_1.twid_mult.multiplier_R.count[0]
.sym 151324 bf_stage3_0_1.twid_mult.multiplier_R.state[0]
.sym 151325 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I2_I3[2]
.sym 151326 bf_stage3_0_1.twid_mult.multiplier_R.count[1]
.sym 151327 bf_stage3_0_1.twid_mult.multiplier_R.count[2]
.sym 151328 bf_stage3_0_1.twid_mult.multiplier_R.count[3]
.sym 151329 bf_stage3_0_1.twid_mult.multiplier_R.count[4]
.sym 151333 bf_stage3_0_1.twid_mult.multiplier_R.count[0]
.sym 151340 bf_stage3_6_7.twid_mult.multiplier_I.state[0]
.sym 151341 stage_2_valid
.sym 151345 bf_stage3_6_7.twid_mult.multiplier_I.state[0]
.sym 151347 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_I1[0]
.sym 151348 bf_stage3_6_7.twid_mult.multiplier_I.state[0]
.sym 151349 bf_stage3_6_7.twid_mult.multiplier_I.count[4]
.sym 151356 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 151357 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 151358 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 151364 bf_stage3_6_7.twid_mult.multiplier_I.state[0]
.sym 151365 stage_2_valid
.sym 151367 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 151372 bf_stage3_6_7.twid_mult.multiplier_I.count[1]
.sym 151373 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 151376 bf_stage3_6_7.twid_mult.multiplier_I.count[2]
.sym 151377 bf_stage3_6_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 151380 bf_stage3_6_7.twid_mult.multiplier_I.count[3]
.sym 151381 bf_stage3_6_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 151384 bf_stage3_6_7.twid_mult.multiplier_I.count[4]
.sym 151385 bf_stage3_6_7.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 151386 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 151387 bf_stage3_6_7.twid_mult.multiplier_I.count[1]
.sym 151388 bf_stage3_6_7.twid_mult.multiplier_I.count[2]
.sym 151389 bf_stage3_6_7.twid_mult.multiplier_I.count[3]
.sym 151393 bf_stage3_6_7.twid_mult.multiplier_I.count[0]
.sym 151396 bf_stage3_6_7.twid_mult.multiplier_I.count[4]
.sym 151397 bf_stage3_6_7.twid_mult.multiplier_I.count[3]
.sym 151401 bf_stage3_0_1.twid_mult.multiplier_R.state[0]
.sym 151422 bf_stage3_0_1.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 151559 bf_stage2_0_2.twid_mult.multiplier_I.state[0]
.sym 151560 stage_1_valid
.sym 151561 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_O[2]
.sym 151566 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 151573 bf_stage2_0_2.twid_mult.multiplier_I.state[0]
.sym 151575 bf_stage2_0_2.twid_mult.multiplier_I.count[3]
.sym 151576 bf_stage2_0_2.twid_mult.multiplier_I.state[0]
.sym 151577 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_2_I3[2]
.sym 151582 bf_stage2_0_2.twid_mult.multiplier_I.count[3]
.sym 151583 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 151584 bf_stage2_0_2.twid_mult.multiplier_I.state[0]
.sym 151585 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[3]
.sym 151588 bf_stage2_0_2.twid_mult.multiplier_I.state[0]
.sym 151589 stage_1_valid
.sym 151591 bf_stage2_0_2.twid_mult.multiplier_Z.count[0]
.sym 151596 bf_stage2_0_2.twid_mult.multiplier_Z.count[1]
.sym 151600 bf_stage2_0_2.twid_mult.multiplier_Z.count[2]
.sym 151601 bf_stage2_0_2.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 151604 bf_stage2_0_2.twid_mult.multiplier_Z.count[3]
.sym 151605 bf_stage2_0_2.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 151608 bf_stage2_0_2.twid_mult.multiplier_Z.count[4]
.sym 151609 bf_stage2_0_2.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 151612 bf_stage2_0_2.twid_mult.multiplier_Z.count[1]
.sym 151613 bf_stage2_0_2.twid_mult.multiplier_Z.count[0]
.sym 151621 bf_stage2_0_2.twid_mult.multiplier_Z.count[0]
.sym 151622 bf_stage2_0_2.twid_mult.multiplier_Z.count[0]
.sym 151623 bf_stage2_0_2.twid_mult.multiplier_Z.count[1]
.sym 151624 bf_stage2_0_2.twid_mult.multiplier_Z.count[2]
.sym 151625 bf_stage2_0_2.twid_mult.multiplier_Z.count[4]
.sym 151626 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 151630 bf_stage2_0_2.twid_mult.multiplier_Z.count[2]
.sym 151631 bf_stage2_0_2.twid_mult.multiplier_Z.count[0]
.sym 151632 bf_stage2_0_2.twid_mult.multiplier_Z.count[1]
.sym 151633 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 151640 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 151641 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 151648 bf_stage2_0_2.twid_mult.multiplier_Z.count[3]
.sym 151649 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 151650 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 151651 stage_1_valid
.sym 151652 bf_stage2_0_2.twid_mult.multiplier_Z.count[4]
.sym 151653 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I0_I3[3]
.sym 151655 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151659 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 151660 $PACKER_VCC_NET
.sym 151663 spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151664 $PACKER_VCC_NET
.sym 151665 spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 151667 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151668 bf_stage2_0_2.twid_mult.multiplier_R.p[9]
.sym 151669 bf_stage2_0_2.twid_mult.multiplier_R.t[9]
.sym 151675 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 151676 $PACKER_VCC_NET
.sym 151677 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151680 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 151681 stage_2_valid
.sym 151686 bf_stage2_0_2.twid_mult.multiplier_R.t[13]
.sym 151702 bf_stage2_0_2.twid_mult.multiplier_R.t[12]
.sym 151707 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151708 bf_stage2_0_2.twid_mult.multiplier_R.p[12]
.sym 151709 bf_stage2_0_2.twid_mult.multiplier_R.t[12]
.sym 151711 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151712 bf_stage2_0_2.twid_mult.multiplier_R.p[13]
.sym 151713 bf_stage2_0_2.twid_mult.multiplier_R.t[13]
.sym 151717 bf_stage3_2_3.twid_mult.multiplier_I.state[0]
.sym 151721 bf_stage2_0_2.twid_mult.multiplier_I.p[5]
.sym 151722 bf_stage2_0_2.twid_mult.multiplier_R.p[12]
.sym 151737 bf_stage2_0_2.twid_mult.multiplier_I.p[2]
.sym 151742 bf_stage2_0_2.twid_mult.multiplier_R.p[14]
.sym 151749 bf_stage2_0_2.twid_mult.multiplier_R.p[11]
.sym 151750 bf_stage2_0_2.twid_mult.multiplier_I.t[4]
.sym 151754 bf_stage2_0_2.twid_mult.multiplier_I.t[0]
.sym 151759 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151760 bf_stage2_0_2.twid_mult.multiplier_I.p[2]
.sym 151761 bf_stage2_0_2.twid_mult.multiplier_I.t[2]
.sym 151762 bf_stage2_0_2.twid_mult.multiplier_I.t[3]
.sym 151767 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151768 bf_stage2_0_2.twid_mult.multiplier_I.p[3]
.sym 151769 bf_stage2_0_2.twid_mult.multiplier_I.t[3]
.sym 151770 bf_stage2_0_2.twid_mult.multiplier_I.t[2]
.sym 151774 bf_stage2_0_2.twid_mult.multiplier_I.t[1]
.sym 151779 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151780 bf_stage2_0_2.twid_mult.multiplier_I.p[4]
.sym 151781 bf_stage2_0_2.twid_mult.multiplier_I.t[4]
.sym 151782 bf_stage2_0_2.twid_mult.multiplier_Z.p[2]
.sym 151786 bf_stage2_0_2.twid_mult.multiplier_Z.p[3]
.sym 151790 bf_stage2_0_2.twid_mult.multiplier_Z.p[9]
.sym 151794 bf_stage2_0_2.twid_mult.w_mult_z[3]
.sym 151795 bf_stage2_0_2.twid_mult.w_mult_r[3]
.sym 151796 bf_stage2_0_2.twid_mult.w_mult_z[2]
.sym 151797 bf_stage2_0_2.twid_mult.w_mult_r[2]
.sym 151798 bf_stage2_0_2.twid_mult.multiplier_Z.p[4]
.sym 151802 bf_stage2_0_2.twid_mult.multiplier_Z.p[5]
.sym 151806 bf_stage2_0_2.twid_mult.multiplier_Z.p[8]
.sym 151810 bf_stage2_0_2.twid_mult.multiplier_Z.p[6]
.sym 151814 bf_stage2_0_2.twid_mult.w_mult_z[7]
.sym 151815 bf_stage2_0_2.twid_mult.w_mult_r[7]
.sym 151816 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 151817 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 151818 bf_stage2_0_2.twid_mult.w_mult_r[5]
.sym 151819 bf_stage2_0_2.twid_mult.w_mult_z[5]
.sym 151820 bf_stage2_0_2.twid_mult.w_mult_z[4]
.sym 151821 bf_stage2_0_2.twid_mult.w_mult_r[4]
.sym 151822 bf_stage2_0_2.twid_mult.multiplier_Z.p[11]
.sym 151826 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 151827 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 151828 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 151829 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 151830 bf_stage2_0_2.twid_mult.multiplier_Z.p[7]
.sym 151836 bf_stage2_0_2.twid_mult.w_mult_z[6]
.sym 151837 bf_stage2_0_2.twid_mult.w_mult_r[6]
.sym 151840 bf_stage2_0_2.twid_mult.w_mult_z[4]
.sym 151841 bf_stage2_0_2.twid_mult.w_mult_r[4]
.sym 151842 bf_stage2_0_2.twid_mult.w_mult_r[6]
.sym 151843 bf_stage2_0_2.twid_mult.w_mult_z[6]
.sym 151844 bf_stage2_0_2.twid_mult.w_mult_z[5]
.sym 151845 bf_stage2_0_2.twid_mult.w_mult_r[5]
.sym 151847 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 151848 bf_stage2_0_2.twid_mult.w_mult_z[14]
.sym 151849 bf_stage2_0_2.twid_mult.w_mult_r[14]
.sym 151850 $PACKER_VCC_NET
.sym 151855 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 151856 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 151857 bf_stage2_0_2.twid_mult.w_mult_r[7]
.sym 151859 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 151860 bf_stage2_0_2.twid_mult.w_mult_z[13]
.sym 151861 bf_stage2_0_2.twid_mult.w_mult_r[13]
.sym 151863 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 151864 bf_stage2_0_2.twid_mult.w_mult_z[13]
.sym 151865 bf_stage2_0_2.twid_mult.w_mult_r[13]
.sym 151867 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 151868 bf_stage2_0_2.twid_mult.w_mult_z[12]
.sym 151869 bf_stage2_0_2.twid_mult.w_mult_r[12]
.sym 151871 bf_stage3_2_3.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 151872 bf_stage2_0_2.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 151873 bf_stage2_0_2.twid_mult.w_mult_z[7]
.sym 151877 bf_stage2_0_2.twid_mult.w_mult_z[13]
.sym 151879 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151880 bf_stage2_0_2.twid_mult.multiplier_I.p[11]
.sym 151881 bf_stage2_0_2.twid_mult.multiplier_I.t[11]
.sym 151883 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151884 bf_stage2_0_2.twid_mult.multiplier_I.p[12]
.sym 151885 bf_stage2_0_2.twid_mult.multiplier_I.t[12]
.sym 151887 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 151888 bf_stage3_2_3.w_e_re[8]
.sym 151889 bf_stage3_2_3.twid_mult.w_neg_y[7]
.sym 151891 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151892 bf_stage2_0_2.twid_mult.multiplier_I.p[11]
.sym 151893 bf_stage2_0_2.twid_mult.multiplier_I.t[11]
.sym 151897 PIN_20$SB_IO_OUT
.sym 151899 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151900 bf_stage2_0_2.twid_mult.multiplier_I.p[13]
.sym 151901 bf_stage2_0_2.twid_mult.multiplier_I.t[13]
.sym 151903 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151904 bf_stage2_0_2.twid_mult.multiplier_I.p[13]
.sym 151905 bf_stage2_0_2.twid_mult.multiplier_I.t[13]
.sym 151907 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151908 bf_stage2_0_2.twid_mult.multiplier_I.p[12]
.sym 151909 bf_stage2_0_2.twid_mult.multiplier_I.t[12]
.sym 151910 bf_stage2_0_2.twid_mult.multiplier_Z.p[13]
.sym 151922 bf_stage2_0_2.twid_mult.multiplier_Z.p[12]
.sym 151926 bf_stage2_0_2.twid_mult.multiplier_Z.p[10]
.sym 151934 bf_stage2_0_2.twid_mult.multiplier_Z.p[14]
.sym 151962 bf_stage2_0_2.twid_mult.multiplier_I.p[10]
.sym 151966 bf_stage2_0_2.twid_mult.multiplier_I.p[14]
.sym 151970 bf_stage2_0_2.twid_mult.multiplier_I.p[13]
.sym 151979 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151980 bf_stage3_2_3.twid_mult.multiplier_I.p[7]
.sym 151981 bf_stage3_2_3.twid_mult.multiplier_I.t[7]
.sym 151983 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151984 bf_stage3_2_3.twid_mult.multiplier_I.p[9]
.sym 151985 bf_stage3_2_3.twid_mult.multiplier_I.t[9]
.sym 151987 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151988 bf_stage3_2_3.twid_mult.multiplier_I.p[8]
.sym 151989 bf_stage3_2_3.twid_mult.multiplier_I.t[8]
.sym 151991 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151992 bf_stage3_2_3.twid_mult.multiplier_I.p[9]
.sym 151993 bf_stage3_2_3.twid_mult.multiplier_I.t[9]
.sym 151995 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151996 bf_stage3_2_3.twid_mult.multiplier_I.p[7]
.sym 151997 bf_stage3_2_3.twid_mult.multiplier_I.t[7]
.sym 151999 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152000 bf_stage3_2_3.twid_mult.multiplier_I.p[8]
.sym 152001 bf_stage3_2_3.twid_mult.multiplier_I.t[8]
.sym 152003 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152004 bf_stage3_2_3.twid_mult.multiplier_I.p[10]
.sym 152005 bf_stage3_2_3.twid_mult.multiplier_I.t[10]
.sym 152009 bf_stage3_2_3.twid_mult.w_mult_z[12]
.sym 152011 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152012 bf_stage3_2_3.twid_mult.multiplier_I.p[10]
.sym 152013 bf_stage3_2_3.twid_mult.multiplier_I.t[10]
.sym 152014 bf_stage3_2_3.twid_mult.multiplier_I.p[10]
.sym 152021 bf_stage3_2_3.twid_mult.w_mult_z[7]
.sym 152025 bf_stage3_2_3.twid_mult.w_mult_z[8]
.sym 152029 bf_stage3_2_3.twid_mult.w_mult_z[9]
.sym 152030 bf_stage3_2_3.twid_mult.multiplier_I.p[9]
.sym 152037 bf_stage3_2_3.twid_mult.w_mult_z[11]
.sym 152038 bf_stage3_2_3.twid_mult.multiplier_I.p[14]
.sym 152042 bf_stage3_2_3.twid_mult.multiplier_I.p[13]
.sym 152047 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 152048 bf_stage3_2_3.twid_mult.w_neg_z[12]
.sym 152049 bf_stage3_2_3.twid_mult.w_mult_i[12]
.sym 152050 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 152051 bf_stage3_2_3.twid_mult.w_neg_z[12]
.sym 152052 bf_stage3_2_3.twid_mult.w_mult_i[12]
.sym 152053 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 152054 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 152055 bf_stage3_2_3.twid_mult.w_neg_z[11]
.sym 152056 bf_stage3_2_3.twid_mult.w_mult_i[11]
.sym 152057 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 152058 bf_stage3_2_3.twid_mult.multiplier_I.p[11]
.sym 152063 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 152064 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 152065 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 152067 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_1_O[0]
.sym 152068 bf_stage3_2_3.twid_mult.w_neg_z[11]
.sym 152069 bf_stage3_2_3.twid_mult.w_mult_i[11]
.sym 152070 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 152071 bf_stage3_2_3.twid_mult.w_mult_z[11]
.sym 152072 bf_stage3_2_3.twid_mult.w_mult_r[11]
.sym 152073 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 152074 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 152075 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 152076 bf_stage3_2_3.twid_mult.w_mult_z[8]
.sym 152077 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 152078 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 152079 bf_stage3_2_3.twid_mult.w_mult_z[14]
.sym 152080 bf_stage3_2_3.twid_mult.w_mult_r[14]
.sym 152081 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 152082 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 152083 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 152084 bf_stage3_2_3.twid_mult.w_mult_z[12]
.sym 152085 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 152086 bf_stage3_2_3.twid_mult.multiplier_I.p[12]
.sym 152091 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152092 bf_stage3_0_1.twid_mult.multiplier_Z.p[12]
.sym 152093 bf_stage3_0_1.twid_mult.multiplier_Z.t[12]
.sym 152095 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 152096 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 152097 bf_stage3_2_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 152101 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 152102 bf_stage3_0_1.twid_mult.multiplier_Z.t[12]
.sym 152106 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 152107 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 152108 bf_stage3_6_7.twid_mult.w_mult_z[13]
.sym 152109 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 152119 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 152120 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 152121 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 152122 bf_stage3_0_1.twid_mult.multiplier_Z.t[10]
.sym 152126 bf_stage3_0_1.twid_mult.multiplier_Z.t[11]
.sym 152130 bf_stage3_0_1.twid_mult.multiplier_Z.t[13]
.sym 152135 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 152136 bf_stage3_6_7.twid_mult.w_mult_z[13]
.sym 152137 bf_stage3_6_7.twid_mult.w_mult_r[13]
.sym 152140 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 152141 bf_stage3_6_7.twid_mult.w_mult_r[13]
.sym 152145 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 152146 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 152147 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 152148 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 152149 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 152157 bf_stage3_6_7.twid_mult.w_mult_z[13]
.sym 152158 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 152159 bf_stage3_6_7.twid_mult.w_mult_i[14]
.sym 152160 bf_stage3_6_7.twid_mult.w_neg_z[14]
.sym 152161 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 152162 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 152163 bf_stage3_6_7.twid_mult.w_mult_z[14]
.sym 152164 bf_stage3_6_7.twid_mult.w_mult_r[14]
.sym 152165 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 152166 bf_stage3_6_7.twid_mult.multiplier_Z.p[7]
.sym 152170 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 152171 bf_stage3_6_7.twid_mult.w_mult_z[12]
.sym 152172 bf_stage3_6_7.twid_mult.w_mult_r[12]
.sym 152173 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 152175 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 152176 bf_stage3_6_7.twid_mult.w_mult_z[12]
.sym 152177 bf_stage3_6_7.twid_mult.w_mult_r[12]
.sym 152178 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 152179 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 152180 bf_stage3_6_7.twid_mult.w_mult_z[7]
.sym 152181 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 152185 bf_stage3_6_7.twid_mult.w_mult_z[12]
.sym 152186 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 152187 bf_stage3_6_7.twid_mult.w_mult_z[8]
.sym 152188 bf_stage3_6_7.twid_mult.w_mult_r[8]
.sym 152189 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 152191 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 152192 bf_stage3_6_7.twid_mult.w_mult_z[11]
.sym 152193 bf_stage3_6_7.twid_mult.w_mult_r[11]
.sym 152194 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 152195 bf_stage3_6_7.twid_mult.w_mult_z[11]
.sym 152196 bf_stage3_6_7.twid_mult.w_mult_r[11]
.sym 152197 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 152198 bf_stage3_6_7.twid_mult.multiplier_Z.p[9]
.sym 152202 bf_stage3_6_7.twid_mult.multiplier_Z.p[8]
.sym 152209 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 152210 bf_stage3_6_7.twid_mult.multiplier_Z.p[12]
.sym 152214 bf_stage3_6_7.twid_mult.multiplier_Z.p[13]
.sym 152222 bf_stage3_6_7.twid_mult.multiplier_Z.p[10]
.sym 152226 bf_stage3_6_7.twid_mult.multiplier_Z.p[11]
.sym 152230 bf_stage3_6_7.twid_mult.multiplier_Z.p[5]
.sym 152234 bf_stage3_6_7.twid_mult.multiplier_Z.p[3]
.sym 152238 bf_stage3_6_7.twid_mult.multiplier_Z.p[14]
.sym 152242 bf_stage3_6_7.twid_mult.multiplier_Z.p[2]
.sym 152246 bf_stage3_6_7.twid_mult.multiplier_Z.p[4]
.sym 152250 bf_stage3_6_7.twid_mult.multiplier_Z.p[1]
.sym 152254 bf_stage3_6_7.twid_mult.multiplier_Z.p[6]
.sym 152269 stage_2_valid
.sym 152270 bf_stage3_4_5.twid_mult.multiplier_I.t[10]
.sym 152278 bf_stage3_4_5.twid_mult.multiplier_I.t[12]
.sym 152282 bf_stage3_4_5.twid_mult.multiplier_I.t[9]
.sym 152286 bf_stage3_4_5.twid_mult.multiplier_I.t[11]
.sym 152290 bf_stage3_4_5.twid_mult.multiplier_I.t[13]
.sym 152309 bf_stage3_6_7.twid_mult.multiplier_R.count[0]
.sym 152317 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 152318 bf_stage3_6_7.twid_mult.multiplier_R.t[3]
.sym 152322 bf_stage3_6_7.twid_mult.multiplier_R.t[4]
.sym 152327 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152328 bf_stage3_6_7.twid_mult.multiplier_Z.t[7]
.sym 152329 bf_stage3_6_7.twid_mult.multiplier_Z.p[7]
.sym 152331 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152332 bf_stage3_6_7.twid_mult.multiplier_Z.t[9]
.sym 152333 bf_stage3_6_7.twid_mult.multiplier_Z.p[9]
.sym 152335 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152336 bf_stage3_6_7.twid_mult.multiplier_Z.t[6]
.sym 152337 bf_stage3_6_7.twid_mult.multiplier_Z.p[6]
.sym 152339 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152340 bf_stage3_6_7.twid_mult.multiplier_Z.t[9]
.sym 152341 bf_stage3_6_7.twid_mult.multiplier_Z.p[9]
.sym 152343 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152344 bf_stage3_6_7.twid_mult.multiplier_Z.t[7]
.sym 152345 bf_stage3_6_7.twid_mult.multiplier_Z.p[7]
.sym 152347 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152348 bf_stage3_6_7.twid_mult.multiplier_Z.t[6]
.sym 152349 bf_stage3_6_7.twid_mult.multiplier_Z.p[6]
.sym 152351 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152352 bf_stage3_6_7.twid_mult.multiplier_Z.t[8]
.sym 152353 bf_stage3_6_7.twid_mult.multiplier_Z.p[8]
.sym 152355 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152356 bf_stage3_6_7.twid_mult.multiplier_Z.t[8]
.sym 152357 bf_stage3_6_7.twid_mult.multiplier_Z.p[8]
.sym 152359 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152360 bf_stage3_4_5.twid_mult.multiplier_I.p[9]
.sym 152361 bf_stage3_4_5.twid_mult.multiplier_I.t[9]
.sym 152363 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152364 bf_stage3_4_5.twid_mult.multiplier_I.p[13]
.sym 152365 bf_stage3_4_5.twid_mult.multiplier_I.t[13]
.sym 152367 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152368 bf_stage3_4_5.twid_mult.multiplier_I.p[13]
.sym 152369 bf_stage3_4_5.twid_mult.multiplier_I.t[13]
.sym 152375 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152376 bf_stage3_4_5.twid_mult.multiplier_I.p[5]
.sym 152377 bf_stage3_4_5.twid_mult.multiplier_I.t[5]
.sym 152383 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152384 bf_stage3_4_5.twid_mult.multiplier_I.p[11]
.sym 152385 bf_stage3_4_5.twid_mult.multiplier_I.t[11]
.sym 152387 bf_stage3_4_5.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152388 bf_stage3_4_5.twid_mult.multiplier_I.p[14]
.sym 152389 bf_stage3_4_5.twid_mult.multiplier_I.t[14]
.sym 152394 bf_stage3_0_1.twid_mult.multiplier_Z.state[0]
.sym 152400 bf_stage3_0_1.twid_mult.multiplier_Z.state[0]
.sym 152401 stage_2_valid
.sym 152404 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 152405 bf_stage3_0_1.twid_mult.multiplier_Z.state[0]
.sym 152416 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 152417 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 152421 bf_stage3_0_1.twid_mult.multiplier_Z.state[0]
.sym 152449 bf_stage3_0_1.twid_mult.multiplier_Z.count[0]
.sym 152605 bf_stage2_0_2.twid_mult.multiplier_I.count[0]
.sym 152615 bf_stage2_0_2.twid_mult.multiplier_R.count[0]
.sym 152620 bf_stage2_0_2.twid_mult.multiplier_R.count[1]
.sym 152621 bf_stage2_0_2.twid_mult.multiplier_R.count[0]
.sym 152624 bf_stage2_0_2.twid_mult.multiplier_R.count[2]
.sym 152625 bf_stage2_0_2.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 152628 bf_stage2_0_2.twid_mult.multiplier_R.count[3]
.sym 152629 bf_stage2_0_2.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 152632 bf_stage2_0_2.twid_mult.multiplier_R.count[4]
.sym 152633 bf_stage2_0_2.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 152638 bf_stage2_0_2.twid_mult.multiplier_R.count[1]
.sym 152639 bf_stage2_0_2.twid_mult.multiplier_R.count[2]
.sym 152640 bf_stage2_0_2.twid_mult.multiplier_R.count[3]
.sym 152641 bf_stage2_0_2.twid_mult.multiplier_R.count[4]
.sym 152645 bf_stage2_0_2.twid_mult.multiplier_R.count[0]
.sym 152652 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 152653 stage_1_valid
.sym 152655 bf_stage2_0_2.twid_mult.multiplier_R.count[0]
.sym 152656 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 152657 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_2_I3[2]
.sym 152664 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 152665 stage_1_valid
.sym 152666 bf_stage3_2_3.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 152679 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152680 bf_stage2_0_2.twid_mult.multiplier_R.p[8]
.sym 152681 bf_stage2_0_2.twid_mult.multiplier_R.t[8]
.sym 152686 bf_stage2_0_2.twid_mult.multiplier_R.t[11]
.sym 152690 bf_stage2_0_2.twid_mult.multiplier_R.t[10]
.sym 152694 bf_stage2_0_2.twid_mult.multiplier_R.t[8]
.sym 152698 bf_stage2_0_2.twid_mult.multiplier_R.t[9]
.sym 152702 bf_stage2_0_2.twid_mult.multiplier_R.t[4]
.sym 152711 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152712 bf_stage2_0_2.twid_mult.multiplier_R.p[11]
.sym 152713 bf_stage2_0_2.twid_mult.multiplier_R.t[11]
.sym 152715 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152716 bf_stage2_0_2.twid_mult.multiplier_R.p[5]
.sym 152717 bf_stage2_0_2.twid_mult.multiplier_R.t[5]
.sym 152719 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152720 bf_stage2_0_2.twid_mult.multiplier_R.p[10]
.sym 152721 bf_stage2_0_2.twid_mult.multiplier_R.t[10]
.sym 152723 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152724 bf_stage2_0_2.twid_mult.multiplier_R.p[13]
.sym 152725 bf_stage2_0_2.twid_mult.multiplier_R.t[13]
.sym 152727 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152728 bf_stage2_0_2.twid_mult.multiplier_R.p[10]
.sym 152729 bf_stage2_0_2.twid_mult.multiplier_R.t[10]
.sym 152731 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152732 bf_stage2_0_2.twid_mult.multiplier_R.p[11]
.sym 152733 bf_stage2_0_2.twid_mult.multiplier_R.t[11]
.sym 152735 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152736 bf_stage2_0_2.twid_mult.multiplier_R.p[12]
.sym 152737 bf_stage2_0_2.twid_mult.multiplier_R.t[12]
.sym 152739 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152740 bf_stage2_0_2.twid_mult.multiplier_R.p[5]
.sym 152741 bf_stage2_0_2.twid_mult.multiplier_R.t[5]
.sym 152743 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152744 bf_stage2_0_2.twid_mult.multiplier_Z.p[5]
.sym 152745 bf_stage2_0_2.twid_mult.multiplier_Z.t[5]
.sym 152748 bf_stage2_0_2.twid_mult.multiplier_Z.p[2]
.sym 152749 bf_stage2_0_2.twid_mult.multiplier_Z.t[2]
.sym 152751 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152752 bf_stage2_0_2.twid_mult.multiplier_Z.p[4]
.sym 152753 bf_stage2_0_2.twid_mult.multiplier_Z.t[4]
.sym 152755 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152756 bf_stage2_0_2.twid_mult.multiplier_Z.p[5]
.sym 152757 bf_stage2_0_2.twid_mult.multiplier_Z.t[5]
.sym 152759 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152760 bf_stage2_0_2.twid_mult.multiplier_Z.p[4]
.sym 152761 bf_stage2_0_2.twid_mult.multiplier_Z.t[4]
.sym 152762 bf_stage2_0_2.twid_mult.multiplier_Z.p[3]
.sym 152763 bf_stage2_0_2.twid_mult.multiplier_Z.t[3]
.sym 152764 bf_stage2_0_2.twid_mult.multiplier_Z.p[2]
.sym 152765 bf_stage2_0_2.twid_mult.multiplier_Z.t[2]
.sym 152766 bf_stage2_0_2.twid_mult.multiplier_Z.p[2]
.sym 152767 bf_stage2_0_2.twid_mult.multiplier_Z.t[2]
.sym 152768 bf_stage2_0_2.twid_mult.multiplier_Z.p[3]
.sym 152769 bf_stage2_0_2.twid_mult.multiplier_Z.t[3]
.sym 152771 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152772 bf_stage2_0_2.twid_mult.multiplier_Z.p[6]
.sym 152773 bf_stage2_0_2.twid_mult.multiplier_Z.t[6]
.sym 152775 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152776 bf_stage2_0_2.twid_mult.multiplier_I.p[5]
.sym 152777 bf_stage2_0_2.twid_mult.multiplier_I.t[5]
.sym 152779 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152780 bf_stage2_0_2.twid_mult.multiplier_I.p[5]
.sym 152781 bf_stage2_0_2.twid_mult.multiplier_I.t[5]
.sym 152782 bf_stage2_0_2.twid_mult.multiplier_I.p[0]
.sym 152783 bf_stage2_0_2.twid_mult.multiplier_I.t[0]
.sym 152784 bf_stage2_0_2.twid_mult.multiplier_I.p[1]
.sym 152785 bf_stage2_0_2.twid_mult.multiplier_I.t[1]
.sym 152790 bf_stage2_0_2.twid_mult.multiplier_I.p[1]
.sym 152791 bf_stage2_0_2.twid_mult.multiplier_I.t[1]
.sym 152792 bf_stage2_0_2.twid_mult.multiplier_I.p[0]
.sym 152793 bf_stage2_0_2.twid_mult.multiplier_I.t[0]
.sym 152795 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152796 bf_stage2_0_2.twid_mult.multiplier_I.p[2]
.sym 152797 bf_stage2_0_2.twid_mult.multiplier_I.t[2]
.sym 152800 bf_stage2_0_2.twid_mult.multiplier_I.p[0]
.sym 152801 bf_stage2_0_2.twid_mult.multiplier_I.t[0]
.sym 152803 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152804 bf_stage2_0_2.twid_mult.multiplier_Z.p[6]
.sym 152805 bf_stage2_0_2.twid_mult.multiplier_Z.t[6]
.sym 152806 bf_stage2_0_2.twid_mult.multiplier_R.p[3]
.sym 152810 bf_stage2_0_2.twid_mult.multiplier_R.p[6]
.sym 152814 bf_stage2_0_2.twid_mult.multiplier_R.p[10]
.sym 152818 bf_stage2_0_2.twid_mult.multiplier_R.p[2]
.sym 152822 bf_stage2_0_2.twid_mult.multiplier_R.p[4]
.sym 152826 bf_stage2_0_2.twid_mult.multiplier_R.p[5]
.sym 152831 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152832 bf_stage2_0_2.twid_mult.multiplier_Z.p[7]
.sym 152833 bf_stage2_0_2.twid_mult.multiplier_Z.t[7]
.sym 152834 bf_stage2_0_2.twid_mult.multiplier_R.p[8]
.sym 152839 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152840 bf_stage2_0_2.twid_mult.multiplier_Z.p[11]
.sym 152841 bf_stage2_0_2.twid_mult.multiplier_Z.t[11]
.sym 152843 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152844 bf_stage2_0_2.twid_mult.multiplier_Z.p[11]
.sym 152845 bf_stage2_0_2.twid_mult.multiplier_Z.t[11]
.sym 152847 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152848 bf_stage2_0_2.twid_mult.multiplier_Z.p[12]
.sym 152849 bf_stage2_0_2.twid_mult.multiplier_Z.t[12]
.sym 152851 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152852 bf_stage2_0_2.twid_mult.multiplier_Z.p[7]
.sym 152853 bf_stage2_0_2.twid_mult.multiplier_Z.t[7]
.sym 152855 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152856 bf_stage2_0_2.twid_mult.multiplier_Z.p[14]
.sym 152857 bf_stage2_0_2.twid_mult.multiplier_Z.t[14]
.sym 152859 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152860 bf_stage2_0_2.twid_mult.multiplier_Z.p[13]
.sym 152861 bf_stage2_0_2.twid_mult.multiplier_Z.t[13]
.sym 152863 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152864 bf_stage2_0_2.twid_mult.multiplier_Z.p[13]
.sym 152865 bf_stage2_0_2.twid_mult.multiplier_Z.t[13]
.sym 152867 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152868 bf_stage2_0_2.twid_mult.multiplier_Z.p[12]
.sym 152869 bf_stage2_0_2.twid_mult.multiplier_Z.t[12]
.sym 152886 bf_stage2_0_2.twid_mult.multiplier_R.p[13]
.sym 152892 spi_state_SB_DFFESR_Q_R[1]
.sym 152893 PIN_20$SB_IO_OUT
.sym 152898 bf_stage2_0_2.twid_mult.multiplier_R.p[7]
.sym 152903 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 152904 bf_stage2_1_3.twid_mult.w_neg_z[9]
.sym 152905 bf_stage2_1_3.twid_mult.w_mult_i[9]
.sym 152906 bf_stage2_0_2.twid_mult.multiplier_I.t[12]
.sym 152910 bf_stage2_0_2.twid_mult.multiplier_I.t[11]
.sym 152914 bf_stage2_1_3.twid_mult.w_neg_z[8]
.sym 152915 bf_stage2_1_3.twid_mult.w_mult_i[8]
.sym 152916 bf_stage2_1_3.twid_mult.w_mult_i[7]
.sym 152917 bf_stage2_1_3.twid_mult.w_neg_z[7]
.sym 152920 bf_stage2_1_3.twid_mult.w_mult_i[7]
.sym 152921 bf_stage2_1_3.twid_mult.w_neg_z[7]
.sym 152922 bf_stage2_1_3.twid_mult.w_mult_i[7]
.sym 152923 bf_stage2_1_3.twid_mult.w_neg_z[7]
.sym 152924 bf_stage2_1_3.twid_mult.w_neg_z[8]
.sym 152925 bf_stage2_1_3.twid_mult.w_mult_i[8]
.sym 152930 bf_stage2_0_2.twid_mult.multiplier_I.t[13]
.sym 152934 bf_stage3_2_3.twid_mult.multiplier_Z.t[11]
.sym 152935 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 152936 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 152937 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 152938 bf_stage3_2_3.twid_mult.multiplier_Z.t[13]
.sym 152939 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 152940 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 152941 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 152942 bf_stage3_2_3.twid_mult.multiplier_Z.t[8]
.sym 152943 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 152944 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 152945 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 152950 bf_stage3_2_3.twid_mult.multiplier_Z.t[10]
.sym 152951 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 152952 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 152953 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 152954 bf_stage3_2_3.twid_mult.multiplier_Z.t[7]
.sym 152955 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 152956 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 152957 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 152958 bf_stage3_2_3.twid_mult.multiplier_Z.t[9]
.sym 152959 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 152960 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 152961 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 152962 bf_stage3_2_3.twid_mult.multiplier_Z.t[12]
.sym 152963 bf_stage3_2_3.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 152964 bf_stage3_2_3.twid_mult.w_neg_y[8]
.sym 152965 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 152971 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152972 bf_stage3_2_3.twid_mult.multiplier_R.p[6]
.sym 152973 bf_stage3_2_3.twid_mult.multiplier_R.t[6]
.sym 152987 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152988 bf_stage3_2_3.twid_mult.multiplier_R.p[6]
.sym 152989 bf_stage3_2_3.twid_mult.multiplier_R.t[6]
.sym 152997 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 152999 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153000 bf_stage3_2_3.twid_mult.multiplier_Z.t[8]
.sym 153001 bf_stage3_2_3.twid_mult.multiplier_Z.p[8]
.sym 153003 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153004 bf_stage3_2_3.twid_mult.multiplier_Z.t[7]
.sym 153005 bf_stage3_2_3.twid_mult.multiplier_Z.p[7]
.sym 153007 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153008 bf_stage3_2_3.twid_mult.multiplier_Z.t[8]
.sym 153009 bf_stage3_2_3.twid_mult.multiplier_Z.p[8]
.sym 153011 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153012 bf_stage3_2_3.twid_mult.multiplier_Z.t[9]
.sym 153013 bf_stage3_2_3.twid_mult.multiplier_Z.p[9]
.sym 153015 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153016 bf_stage3_2_3.twid_mult.multiplier_Z.t[10]
.sym 153017 bf_stage3_2_3.twid_mult.multiplier_Z.p[10]
.sym 153019 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153020 bf_stage3_2_3.twid_mult.multiplier_Z.t[7]
.sym 153021 bf_stage3_2_3.twid_mult.multiplier_Z.p[7]
.sym 153023 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153024 bf_stage3_2_3.twid_mult.multiplier_Z.t[10]
.sym 153025 bf_stage3_2_3.twid_mult.multiplier_Z.p[10]
.sym 153027 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153028 bf_stage3_2_3.twid_mult.multiplier_Z.t[9]
.sym 153029 bf_stage3_2_3.twid_mult.multiplier_Z.p[9]
.sym 153033 bf_stage3_2_3.twid_mult.w_mult_z[10]
.sym 153034 bf_stage3_2_3.twid_mult.multiplier_Z.p[12]
.sym 153038 bf_stage3_2_3.twid_mult.multiplier_Z.p[11]
.sym 153042 bf_stage3_2_3.twid_mult.multiplier_Z.p[8]
.sym 153046 bf_stage3_2_3.twid_mult.multiplier_Z.p[7]
.sym 153050 bf_stage3_2_3.twid_mult.multiplier_Z.p[13]
.sym 153054 bf_stage3_2_3.twid_mult.multiplier_Z.p[9]
.sym 153058 bf_stage3_2_3.twid_mult.multiplier_Z.p[10]
.sym 153063 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153064 bf_stage3_2_3.twid_mult.multiplier_I.p[14]
.sym 153065 bf_stage3_2_3.twid_mult.multiplier_I.t[14]
.sym 153066 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 153067 bf_stage3_2_3.twid_mult.w_mult_z[9]
.sym 153068 bf_stage3_2_3.twid_mult.w_mult_r[9]
.sym 153069 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 153070 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 153071 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 153072 bf_stage3_2_3.twid_mult.w_mult_z[7]
.sym 153073 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[3]
.sym 153075 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 153076 bf_stage3_2_3.twid_mult.w_mult_z[9]
.sym 153077 bf_stage3_2_3.twid_mult.w_mult_r[9]
.sym 153079 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 153080 bf_stage3_2_3.twid_mult.w_mult_z[8]
.sym 153081 bf_stage3_2_3.twid_mult.w_mult_r[8]
.sym 153083 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 153084 bf_stage3_2_3.twid_mult.w_mult_z[7]
.sym 153085 bf_stage3_2_3.twid_mult.w_mult_r[7]
.sym 153088 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 153089 bf_stage3_2_3.twid_mult.w_mult_r[7]
.sym 153092 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 153093 bf_stage3_2_3.twid_mult.w_mult_r[8]
.sym 153094 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 153095 bf_stage3_2_3.twid_mult.w_mult_z[10]
.sym 153096 bf_stage3_2_3.twid_mult.w_mult_r[10]
.sym 153097 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 153099 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 153100 bf_stage3_2_3.twid_mult.w_mult_z[12]
.sym 153101 bf_stage3_2_3.twid_mult.w_mult_r[12]
.sym 153104 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 153105 bf_stage3_2_3.twid_mult.w_mult_r[12]
.sym 153107 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 153108 bf_stage3_2_3.twid_mult.w_mult_z[13]
.sym 153109 bf_stage3_2_3.twid_mult.w_mult_r[13]
.sym 153111 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 153112 bf_stage3_2_3.twid_mult.w_mult_z[10]
.sym 153113 bf_stage3_2_3.twid_mult.w_mult_r[10]
.sym 153114 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 153115 bf_stage3_2_3.twid_mult.w_mult_z[13]
.sym 153116 bf_stage3_2_3.twid_mult.w_mult_r[13]
.sym 153117 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 153118 bf_stage3_2_3.twid_mult.multiplier_R.p[10]
.sym 153123 bf_stage3_2_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 153124 bf_stage3_2_3.twid_mult.w_mult_z[11]
.sym 153125 bf_stage3_2_3.twid_mult.w_mult_r[11]
.sym 153127 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153128 bf_stage3_0_1.twid_mult.multiplier_Z.p[13]
.sym 153129 bf_stage3_0_1.twid_mult.multiplier_Z.t[13]
.sym 153133 bf_stage3_6_7.twid_mult.w_mult_z[6]
.sym 153135 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153136 bf_stage3_0_1.twid_mult.multiplier_Z.p[14]
.sym 153137 bf_stage3_0_1.twid_mult.multiplier_Z.t[14]
.sym 153141 bf_stage3_6_7.twid_mult.w_mult_z[3]
.sym 153145 bf_stage3_6_7.twid_mult.w_mult_z[4]
.sym 153146 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153147 bf_stage3_6_7.twid_mult.w_neg_z[12]
.sym 153148 bf_stage3_6_7.twid_mult.w_mult_i[12]
.sym 153149 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 153153 bf_stage3_6_7.twid_mult.w_mult_z[2]
.sym 153155 bf_stage3_0_1.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153156 bf_stage3_0_1.twid_mult.multiplier_Z.p[13]
.sym 153157 bf_stage3_0_1.twid_mult.multiplier_Z.t[13]
.sym 153159 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153160 bf_stage3_6_7.twid_mult.w_neg_z[10]
.sym 153161 bf_stage3_6_7.twid_mult.w_mult_i[10]
.sym 153162 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153163 bf_stage3_6_7.twid_mult.w_neg_z[13]
.sym 153164 bf_stage3_6_7.twid_mult.w_mult_i[13]
.sym 153165 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 153167 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153168 bf_stage3_6_7.twid_mult.w_neg_z[13]
.sym 153169 bf_stage3_6_7.twid_mult.w_mult_i[13]
.sym 153170 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153171 bf_stage3_6_7.twid_mult.w_neg_z[10]
.sym 153172 bf_stage3_6_7.twid_mult.w_mult_i[10]
.sym 153173 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 153175 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153176 bf_stage3_6_7.twid_mult.w_neg_z[11]
.sym 153177 bf_stage3_6_7.twid_mult.w_mult_i[11]
.sym 153178 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153179 bf_stage3_6_7.twid_mult.w_neg_z[11]
.sym 153180 bf_stage3_6_7.twid_mult.w_mult_i[11]
.sym 153181 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 153183 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153184 bf_stage3_6_7.twid_mult.w_neg_z[12]
.sym 153185 bf_stage3_6_7.twid_mult.w_mult_i[12]
.sym 153189 bf_stage3_6_7.twid_mult.w_mult_z[7]
.sym 153192 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 153193 bf_stage3_6_7.twid_mult.w_mult_r[7]
.sym 153194 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 153195 bf_stage3_6_7.twid_mult.w_mult_z[9]
.sym 153196 bf_stage3_6_7.twid_mult.w_mult_r[9]
.sym 153197 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 153199 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 153200 bf_stage3_6_7.twid_mult.w_mult_z[9]
.sym 153201 bf_stage3_6_7.twid_mult.w_mult_r[9]
.sym 153205 bf_stage3_6_7.twid_mult.w_mult_z[8]
.sym 153207 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 153208 bf_stage3_6_7.twid_mult.w_mult_z[10]
.sym 153209 bf_stage3_6_7.twid_mult.w_mult_r[10]
.sym 153211 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 153212 bf_stage3_6_7.twid_mult.w_mult_z[8]
.sym 153213 bf_stage3_6_7.twid_mult.w_mult_r[8]
.sym 153214 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 153215 bf_stage3_6_7.twid_mult.w_mult_z[10]
.sym 153216 bf_stage3_6_7.twid_mult.w_mult_r[10]
.sym 153217 bf_stage3_4_5.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 153219 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 153220 bf_stage3_6_7.twid_mult.w_mult_z[7]
.sym 153221 bf_stage3_6_7.twid_mult.w_mult_r[7]
.sym 153222 bf_stage3_6_7.twid_mult.multiplier_R.p[8]
.sym 153226 bf_stage3_6_7.twid_mult.multiplier_R.p[12]
.sym 153233 bf_stage3_6_7.twid_mult.w_mult_z[5]
.sym 153234 bf_stage3_6_7.twid_mult.multiplier_R.p[11]
.sym 153238 bf_stage3_6_7.twid_mult.multiplier_R.p[14]
.sym 153245 bf_stage3_6_7.twid_mult.w_mult_z[1]
.sym 153247 bf_stage3_6_7.twid_mult.w_mult_r[6]
.sym 153248 bf_stage3_6_7.twid_mult.w_mult_z[6]
.sym 153249 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_I3[2]
.sym 153250 bf_stage3_6_7.twid_mult.multiplier_R.p[13]
.sym 153254 bf_stage3_6_7.twid_mult.multiplier_R.p[0]
.sym 153258 bf_stage3_6_7.twid_mult.w_mult_r[4]
.sym 153259 bf_stage3_6_7.twid_mult.w_mult_z[4]
.sym 153260 bf_stage3_6_7.twid_mult.w_mult_z[3]
.sym 153261 bf_stage3_6_7.twid_mult.w_mult_r[3]
.sym 153262 bf_stage3_6_7.twid_mult.w_mult_r[6]
.sym 153263 bf_stage3_6_7.twid_mult.w_mult_z[6]
.sym 153264 bf_stage3_6_7.twid_mult.w_mult_z[5]
.sym 153265 bf_stage3_6_7.twid_mult.w_mult_r[5]
.sym 153266 bf_stage3_6_7.twid_mult.w_mult_z[1]
.sym 153267 bf_stage3_6_7.twid_mult.w_mult_r[1]
.sym 153268 bf_stage3_6_7.twid_mult.w_mult_z[0]
.sym 153269 bf_stage3_6_7.twid_mult.w_mult_r[0]
.sym 153270 bf_stage3_6_7.twid_mult.w_mult_r[5]
.sym 153271 bf_stage3_6_7.twid_mult.w_mult_z[5]
.sym 153272 bf_stage3_6_7.twid_mult.w_mult_z[4]
.sym 153273 bf_stage3_6_7.twid_mult.w_mult_r[4]
.sym 153276 bf_stage3_6_7.twid_mult.w_mult_z[3]
.sym 153277 bf_stage3_6_7.twid_mult.w_mult_r[3]
.sym 153278 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 153279 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 153280 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 153281 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 153282 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 153283 bf_stage3_6_7.twid_mult.w_mult_z[2]
.sym 153284 bf_stage3_6_7.twid_mult.w_mult_r[2]
.sym 153285 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 153286 bf_stage3_6_7.twid_mult.multiplier_R.p[1]
.sym 153290 bf_stage3_6_7.twid_mult.multiplier_R.p[3]
.sym 153298 bf_stage3_6_7.twid_mult.multiplier_R.p[4]
.sym 153302 bf_stage3_6_7.twid_mult.multiplier_R.p[2]
.sym 153314 bf_stage3_6_7.twid_mult.multiplier_R.p[5]
.sym 153318 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 153325 bf_stage3_6_7.twid_mult.multiplier_R.state[0]
.sym 153328 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 153329 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 153332 bf_stage3_6_7.twid_mult.multiplier_R.state[0]
.sym 153333 stage_2_valid
.sym 153336 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I0[0]
.sym 153337 bf_stage3_6_7.twid_mult.multiplier_R.state[0]
.sym 153338 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I0[0]
.sym 153339 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_I1[1]
.sym 153340 stage_2_valid
.sym 153341 bf_stage3_6_7.twid_mult.multiplier_R.state[0]
.sym 153344 bf_stage3_6_7.twid_mult.multiplier_R.state[0]
.sym 153345 stage_2_valid
.sym 153351 bf_stage3_6_7.twid_mult.multiplier_Z.count[0]
.sym 153356 bf_stage3_6_7.twid_mult.multiplier_Z.count[1]
.sym 153360 bf_stage3_6_7.twid_mult.multiplier_Z.count[2]
.sym 153361 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 153364 bf_stage3_6_7.twid_mult.multiplier_Z.count[3]
.sym 153365 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 153368 bf_stage3_6_7.twid_mult.multiplier_Z.count[4]
.sym 153369 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 153370 bf_stage3_6_7.twid_mult.multiplier_Z.count[4]
.sym 153371 bf_stage3_6_7.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 153372 stage_2_valid
.sym 153373 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 153376 bf_stage3_6_7.twid_mult.multiplier_Z.count[1]
.sym 153377 bf_stage3_6_7.twid_mult.multiplier_Z.count[0]
.sym 153381 bf_stage3_6_7.twid_mult.multiplier_Z.count[0]
.sym 153382 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 153390 bf_stage3_6_7.twid_mult.multiplier_Z.count[0]
.sym 153391 bf_stage3_6_7.twid_mult.multiplier_Z.count[1]
.sym 153392 bf_stage3_6_7.twid_mult.multiplier_Z.count[2]
.sym 153393 bf_stage3_6_7.twid_mult.multiplier_Z.count[3]
.sym 153396 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 153397 stage_2_valid
.sym 153399 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[0]
.sym 153400 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 153401 bf_stage3_6_7.twid_mult.multiplier_Z.count[4]
.sym 153405 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 153406 bf_stage3_6_7.twid_mult.multiplier_Z.count[0]
.sym 153407 bf_stage3_6_7.twid_mult.multiplier_Z.count[1]
.sym 153408 bf_stage3_6_7.twid_mult.multiplier_Z.count[2]
.sym 153409 bf_stage3_6_7.twid_mult.multiplier_Z.count[3]
.sym 153411 bf_stage3_6_7.twid_mult.multiplier_Z.count_SB_LUT4_I0_O[1]
.sym 153412 stage_2_valid
.sym 153413 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 153415 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I1[0]
.sym 153416 stage_2_valid
.sym 153417 bf_stage3_0_1.twid_mult.multiplier_Z.state[0]
.sym 153419 bf_stage3_0_1.twid_mult.multiplier_Z.count[0]
.sym 153420 bf_stage3_0_1.twid_mult.multiplier_Z.count[4]
.sym 153421 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 153424 bf_stage3_0_1.twid_mult.multiplier_Z.count[4]
.sym 153425 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I3[1]
.sym 153431 stage_2_valid
.sym 153432 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 153433 bf_stage3_0_1.twid_mult.multiplier_Z.state[0]
.sym 153438 bf_stage3_0_1.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 153447 bf_stage3_0_1.twid_mult.multiplier_Z.count[0]
.sym 153452 bf_stage3_0_1.twid_mult.multiplier_Z.count[1]
.sym 153456 bf_stage3_0_1.twid_mult.multiplier_Z.count[2]
.sym 153457 bf_stage3_0_1.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 153460 bf_stage3_0_1.twid_mult.multiplier_Z.count[3]
.sym 153461 bf_stage3_0_1.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 153464 bf_stage3_0_1.twid_mult.multiplier_Z.count[4]
.sym 153465 bf_stage3_0_1.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 153467 bf_stage3_0_1.twid_mult.multiplier_Z.count[1]
.sym 153468 bf_stage3_0_1.twid_mult.multiplier_Z.count[2]
.sym 153469 bf_stage3_0_1.twid_mult.multiplier_Z.count[3]
.sym 153470 bf_stage3_0_1.twid_mult.multiplier_Z.count[0]
.sym 153471 bf_stage3_0_1.twid_mult.multiplier_Z.count[1]
.sym 153472 bf_stage3_0_1.twid_mult.multiplier_Z.count[2]
.sym 153473 bf_stage3_0_1.twid_mult.multiplier_Z.count[3]
.sym 153476 bf_stage3_0_1.twid_mult.multiplier_Z.count[1]
.sym 153477 bf_stage3_0_1.twid_mult.multiplier_Z.count[0]
.sym 153607 spi_master.r_CS_Inactive_Count[0]
.sym 153611 spi_master.r_CS_Inactive_Count[1]
.sym 153612 $PACKER_VCC_NET
.sym 153615 spi_master.r_CS_Inactive_Count[2]
.sym 153616 $PACKER_VCC_NET
.sym 153617 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 153619 spi_master.r_CS_Inactive_Count[3]
.sym 153620 $PACKER_VCC_NET
.sym 153621 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 153623 spi_master.r_CS_Inactive_Count[4]
.sym 153624 $PACKER_VCC_NET
.sym 153625 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 153627 spi_master.r_CS_Inactive_Count[5]
.sym 153628 $PACKER_VCC_NET
.sym 153629 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 153630 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 153635 spi_master.r_CS_Inactive_Count[1]
.sym 153636 $PACKER_VCC_NET
.sym 153637 spi_master.r_CS_Inactive_Count[0]
.sym 153640 spi_master.master_ready
.sym 153641 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 153645 spi_master.r_CS_Inactive_Count[4]
.sym 153648 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 153649 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 153653 spi_master.r_CS_Inactive_Count[5]
.sym 153655 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 153656 spi_master.SPI_Master_Inst.r_Trailing_Edge
.sym 153657 spi_master.master_ready
.sym 153660 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_I2[0]
.sym 153661 spi_master.SPI_Master_Inst.r_Trailing_Edge
.sym 153666 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 153667 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 153668 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 153669 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 153670 bf_stage2_0_2.twid_mult.multiplier_R.p[1]
.sym 153671 bf_stage2_0_2.twid_mult.multiplier_R.t[1]
.sym 153672 bf_stage2_0_2.twid_mult.multiplier_R.p[0]
.sym 153673 bf_stage2_0_2.twid_mult.multiplier_R.t[0]
.sym 153676 bf_stage2_0_2.twid_mult.multiplier_R.p[0]
.sym 153677 bf_stage2_0_2.twid_mult.multiplier_R.t[0]
.sym 153678 bf_stage2_0_2.twid_mult.multiplier_R.p[0]
.sym 153679 bf_stage2_0_2.twid_mult.multiplier_R.t[0]
.sym 153680 bf_stage2_0_2.twid_mult.multiplier_R.p[1]
.sym 153681 bf_stage2_0_2.twid_mult.multiplier_R.t[1]
.sym 153684 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 153685 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 153687 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153688 bf_stage2_0_2.twid_mult.multiplier_R.p[8]
.sym 153689 bf_stage2_0_2.twid_mult.multiplier_R.t[8]
.sym 153691 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153692 bf_stage2_0_2.twid_mult.multiplier_R.p[7]
.sym 153693 bf_stage2_0_2.twid_mult.multiplier_R.t[7]
.sym 153700 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 153701 stage_1_valid
.sym 153702 bf_stage2_0_2.twid_mult.multiplier_R.t[7]
.sym 153706 bf_stage2_0_2.twid_mult.multiplier_R.t[3]
.sym 153710 bf_stage2_0_2.twid_mult.multiplier_R.t[2]
.sym 153714 bf_stage2_0_2.twid_mult.multiplier_R.t[1]
.sym 153719 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153720 bf_stage2_0_2.twid_mult.multiplier_R.p[7]
.sym 153721 bf_stage2_0_2.twid_mult.multiplier_R.t[7]
.sym 153722 bf_stage2_0_2.twid_mult.multiplier_R.t[5]
.sym 153726 bf_stage2_0_2.twid_mult.multiplier_R.t[0]
.sym 153730 bf_stage2_0_2.twid_mult.multiplier_R.t[6]
.sym 153735 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153736 bf_stage2_0_2.twid_mult.multiplier_R.p[2]
.sym 153737 bf_stage2_0_2.twid_mult.multiplier_R.t[2]
.sym 153739 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153740 bf_stage2_0_2.twid_mult.multiplier_R.p[3]
.sym 153741 bf_stage2_0_2.twid_mult.multiplier_R.t[3]
.sym 153743 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153744 bf_stage2_0_2.twid_mult.multiplier_R.p[4]
.sym 153745 bf_stage2_0_2.twid_mult.multiplier_R.t[4]
.sym 153747 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153748 bf_stage2_0_2.twid_mult.multiplier_R.p[2]
.sym 153749 bf_stage2_0_2.twid_mult.multiplier_R.t[2]
.sym 153751 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153752 bf_stage2_0_2.twid_mult.multiplier_R.p[6]
.sym 153753 bf_stage2_0_2.twid_mult.multiplier_R.t[6]
.sym 153755 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153756 bf_stage2_0_2.twid_mult.multiplier_R.p[6]
.sym 153757 bf_stage2_0_2.twid_mult.multiplier_R.t[6]
.sym 153759 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153760 bf_stage2_0_2.twid_mult.multiplier_R.p[3]
.sym 153761 bf_stage2_0_2.twid_mult.multiplier_R.t[3]
.sym 153763 bf_stage2_0_2.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153764 bf_stage2_0_2.twid_mult.multiplier_R.p[4]
.sym 153765 bf_stage2_0_2.twid_mult.multiplier_R.t[4]
.sym 153767 bf_stage2_1_3.twid_mult.multiplier_Z.count[0]
.sym 153772 bf_stage2_1_3.twid_mult.multiplier_Z.count[1]
.sym 153773 bf_stage2_1_3.twid_mult.multiplier_Z.count[0]
.sym 153776 bf_stage2_1_3.twid_mult.multiplier_Z.count[2]
.sym 153777 bf_stage2_1_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 153780 bf_stage2_1_3.twid_mult.multiplier_Z.count[3]
.sym 153781 bf_stage2_1_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 153784 bf_stage2_1_3.twid_mult.multiplier_Z.count[4]
.sym 153785 bf_stage2_1_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 153786 bf_stage2_1_3.twid_mult.multiplier_Z.count[0]
.sym 153787 bf_stage2_1_3.twid_mult.multiplier_Z.count[1]
.sym 153788 bf_stage2_1_3.twid_mult.multiplier_Z.count[2]
.sym 153789 bf_stage2_1_3.twid_mult.multiplier_Z.count[3]
.sym 153793 bf_stage2_1_3.twid_mult.multiplier_Z.count[0]
.sym 153798 bf_stage2_0_2.twid_mult.multiplier_Z.t[2]
.sym 153802 bf_stage2_0_2.twid_mult.multiplier_Z.t[5]
.sym 153810 bf_stage2_0_2.twid_mult.multiplier_Z.t[4]
.sym 153818 bf_stage2_0_2.twid_mult.multiplier_Z.t[6]
.sym 153822 $PACKER_GND_NET
.sym 153826 bf_stage2_0_2.twid_mult.multiplier_Z.t[3]
.sym 153830 bf_stage2_0_2.twid_mult.multiplier_Z.t[11]
.sym 153835 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153836 bf_stage2_0_2.twid_mult.multiplier_Z.p[10]
.sym 153837 bf_stage2_0_2.twid_mult.multiplier_Z.t[10]
.sym 153838 bf_stage2_0_2.twid_mult.multiplier_Z.t[8]
.sym 153842 bf_stage2_0_2.twid_mult.multiplier_Z.t[10]
.sym 153846 bf_stage2_0_2.twid_mult.multiplier_Z.t[13]
.sym 153850 bf_stage2_0_2.twid_mult.multiplier_Z.t[7]
.sym 153854 bf_stage2_0_2.twid_mult.multiplier_Z.t[9]
.sym 153858 bf_stage2_0_2.twid_mult.multiplier_Z.t[12]
.sym 153862 bf_stage2_0_2.twid_mult.multiplier_I.t[7]
.sym 153866 bf_stage2_0_2.twid_mult.multiplier_I.t[8]
.sym 153870 bf_stage2_0_2.twid_mult.multiplier_I.t[5]
.sym 153879 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153880 bf_stage2_0_2.twid_mult.multiplier_I.p[10]
.sym 153881 bf_stage2_0_2.twid_mult.multiplier_I.t[10]
.sym 153882 bf_stage2_0_2.twid_mult.multiplier_I.t[9]
.sym 153886 bf_stage2_0_2.twid_mult.multiplier_I.t[6]
.sym 153890 bf_stage2_0_2.twid_mult.multiplier_I.t[10]
.sym 153895 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 153900 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 153904 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 153908 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 153912 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 153916 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 153920 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 153921 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 153924 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 153925 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 153928 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 153929 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 153932 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 153933 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 153936 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 153937 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 153940 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 153941 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 153944 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 153945 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 153946 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153947 bf_stage2_1_3.twid_mult.w_mult_i[14]
.sym 153948 bf_stage2_1_3.twid_mult.w_mult_z[14]
.sym 153949 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 153951 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 153952 bf_stage2_1_3.twid_mult.w_neg_z[9]
.sym 153953 bf_stage2_1_3.twid_mult.w_mult_i[9]
.sym 153956 bf_stage3_2_3.twid_mult.multiplier_R.p[0]
.sym 153957 bf_stage3_2_3.twid_mult.multiplier_R.t[0]
.sym 153959 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153960 bf_stage2_1_3.twid_mult.w_neg_z[11]
.sym 153961 bf_stage2_1_3.twid_mult.w_mult_i[11]
.sym 153963 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153964 bf_stage2_1_3.twid_mult.w_neg_z[10]
.sym 153965 bf_stage2_1_3.twid_mult.w_mult_i[10]
.sym 153967 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153968 bf_stage2_1_3.twid_mult.w_neg_z[11]
.sym 153969 bf_stage2_1_3.twid_mult.w_mult_i[11]
.sym 153971 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153972 bf_stage2_1_3.twid_mult.w_neg_z[12]
.sym 153973 bf_stage2_1_3.twid_mult.w_mult_i[12]
.sym 153975 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153976 bf_stage2_1_3.twid_mult.w_neg_z[13]
.sym 153977 bf_stage2_1_3.twid_mult.w_mult_i[13]
.sym 153979 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153980 bf_stage2_1_3.twid_mult.w_neg_z[12]
.sym 153981 bf_stage2_1_3.twid_mult.w_mult_i[12]
.sym 153983 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153984 bf_stage2_1_3.twid_mult.w_neg_z[13]
.sym 153985 bf_stage2_1_3.twid_mult.w_mult_i[13]
.sym 153987 bf_stage2_1_3.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 153988 bf_stage2_1_3.twid_mult.w_neg_z[10]
.sym 153989 bf_stage2_1_3.twid_mult.w_mult_i[10]
.sym 153990 bf_stage2_1_3.twid_mult.multiplier_I.p[9]
.sym 153994 bf_stage2_1_3.twid_mult.multiplier_I.p[7]
.sym 153998 bf_stage2_1_3.twid_mult.multiplier_I.p[8]
.sym 154002 bf_stage2_1_3.twid_mult.multiplier_I.p[14]
.sym 154008 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 154009 stage_2_valid
.sym 154023 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154024 bf_stage3_2_3.twid_mult.multiplier_Z.t[12]
.sym 154025 bf_stage3_2_3.twid_mult.multiplier_Z.p[12]
.sym 154027 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154028 bf_stage3_2_3.twid_mult.multiplier_Z.p[14]
.sym 154029 bf_stage3_2_3.twid_mult.multiplier_Z.t[14]
.sym 154031 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154032 bf_stage3_2_3.twid_mult.multiplier_Z.t[11]
.sym 154033 bf_stage3_2_3.twid_mult.multiplier_Z.p[11]
.sym 154035 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154036 bf_stage3_2_3.twid_mult.multiplier_Z.t[12]
.sym 154037 bf_stage3_2_3.twid_mult.multiplier_Z.p[12]
.sym 154039 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154040 bf_stage3_2_3.twid_mult.multiplier_Z.t[11]
.sym 154041 bf_stage3_2_3.twid_mult.multiplier_Z.p[11]
.sym 154043 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154044 bf_stage3_2_3.twid_mult.multiplier_Z.t[13]
.sym 154045 bf_stage3_2_3.twid_mult.multiplier_Z.p[13]
.sym 154047 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154048 bf_stage3_2_3.twid_mult.multiplier_Z.t[13]
.sym 154049 bf_stage3_2_3.twid_mult.multiplier_Z.p[13]
.sym 154062 bf_stage3_2_3.twid_mult.multiplier_I.t[9]
.sym 154066 bf_stage3_2_3.twid_mult.multiplier_I.t[7]
.sym 154082 bf_stage3_2_3.twid_mult.multiplier_I.t[8]
.sym 154087 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154088 bf_stage3_2_3.twid_mult.multiplier_I.p[13]
.sym 154089 bf_stage3_2_3.twid_mult.multiplier_I.t[13]
.sym 154090 bf_stage3_2_3.twid_mult.multiplier_I.t[13]
.sym 154097 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 154098 bf_stage3_2_3.twid_mult.multiplier_I.t[10]
.sym 154110 bf_stage3_2_3.twid_mult.multiplier_I.t[11]
.sym 154114 bf_stage3_2_3.twid_mult.multiplier_I.t[12]
.sym 154119 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154120 bf_stage3_2_3.twid_mult.multiplier_I.p[11]
.sym 154121 bf_stage3_2_3.twid_mult.multiplier_I.t[11]
.sym 154123 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154124 bf_stage3_2_3.twid_mult.multiplier_I.p[13]
.sym 154125 bf_stage3_2_3.twid_mult.multiplier_I.t[13]
.sym 154127 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154128 bf_stage3_2_3.twid_mult.multiplier_I.p[12]
.sym 154129 bf_stage3_2_3.twid_mult.multiplier_I.t[12]
.sym 154133 bf_stage3_6_7.twid_mult.w_mult_z[0]
.sym 154135 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154136 bf_stage3_2_3.twid_mult.multiplier_I.p[11]
.sym 154137 bf_stage3_2_3.twid_mult.multiplier_I.t[11]
.sym 154147 bf_stage3_2_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154148 bf_stage3_2_3.twid_mult.multiplier_I.p[12]
.sym 154149 bf_stage3_2_3.twid_mult.multiplier_I.t[12]
.sym 154151 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 154156 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 154157 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 154160 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 154161 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 154164 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 154165 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 154168 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 154169 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 154172 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 154173 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 154176 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 154177 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 154180 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 154181 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 154184 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 154185 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 154188 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 154189 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 154192 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 154193 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 154196 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 154197 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 154200 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 154201 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 154204 bf_stage3_6_7.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 154205 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 154206 bf_stage3_6_7.twid_mult.w_mult_z[14]
.sym 154209 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 154210 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 154211 bf_stage3_6_7.twid_mult.w_neg_z[9]
.sym 154212 bf_stage3_6_7.twid_mult.w_mult_i[9]
.sym 154213 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 154214 bf_stage3_6_7.twid_mult.multiplier_I.p[12]
.sym 154221 bf_stage3_6_7.twid_mult.w_mult_z[11]
.sym 154222 bf_stage3_6_7.twid_mult.multiplier_I.p[10]
.sym 154227 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 154228 bf_stage3_6_7.twid_mult.w_neg_z[9]
.sym 154229 bf_stage3_6_7.twid_mult.w_mult_i[9]
.sym 154230 bf_stage3_6_7.twid_mult.multiplier_I.p[11]
.sym 154237 bf_stage3_6_7.twid_mult.w_mult_z[10]
.sym 154241 bf_stage3_6_7.twid_mult.w_mult_z[9]
.sym 154244 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 154245 stage_2_valid
.sym 154246 bf_stage3_6_7.twid_mult.multiplier_R.p[10]
.sym 154250 bf_stage3_6_7.twid_mult.multiplier_R.p[6]
.sym 154266 bf_stage3_6_7.twid_mult.multiplier_R.p[9]
.sym 154270 bf_stage3_6_7.twid_mult.multiplier_R.p[7]
.sym 154298 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 154311 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154312 bf_stage3_6_7.twid_mult.multiplier_R.p[6]
.sym 154313 bf_stage3_6_7.twid_mult.multiplier_R.t[6]
.sym 154315 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154316 bf_stage3_6_7.twid_mult.multiplier_R.p[2]
.sym 154317 bf_stage3_6_7.twid_mult.multiplier_R.t[2]
.sym 154318 bf_stage3_6_7.twid_mult.multiplier_R.p[0]
.sym 154319 bf_stage3_6_7.twid_mult.multiplier_R.t[0]
.sym 154320 bf_stage3_6_7.twid_mult.multiplier_R.p[1]
.sym 154321 bf_stage3_6_7.twid_mult.multiplier_R.t[1]
.sym 154325 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 154327 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154328 bf_stage3_6_7.twid_mult.multiplier_R.p[2]
.sym 154329 bf_stage3_6_7.twid_mult.multiplier_R.t[2]
.sym 154332 bf_stage3_6_7.twid_mult.multiplier_R.p[0]
.sym 154333 bf_stage3_6_7.twid_mult.multiplier_R.t[0]
.sym 154334 bf_stage3_6_7.twid_mult.multiplier_R.p[1]
.sym 154335 bf_stage3_6_7.twid_mult.multiplier_R.t[1]
.sym 154336 bf_stage3_6_7.twid_mult.multiplier_R.p[0]
.sym 154337 bf_stage3_6_7.twid_mult.multiplier_R.t[0]
.sym 154339 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154340 bf_stage3_6_7.twid_mult.multiplier_R.p[6]
.sym 154341 bf_stage3_6_7.twid_mult.multiplier_R.t[6]
.sym 154343 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154344 bf_stage3_6_7.twid_mult.multiplier_R.p[5]
.sym 154345 bf_stage3_6_7.twid_mult.multiplier_R.t[5]
.sym 154347 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154348 bf_stage3_6_7.twid_mult.multiplier_R.p[3]
.sym 154349 bf_stage3_6_7.twid_mult.multiplier_R.t[3]
.sym 154355 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154356 bf_stage3_6_7.twid_mult.multiplier_R.p[3]
.sym 154357 bf_stage3_6_7.twid_mult.multiplier_R.t[3]
.sym 154359 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154360 bf_stage3_6_7.twid_mult.multiplier_R.p[4]
.sym 154361 bf_stage3_6_7.twid_mult.multiplier_R.t[4]
.sym 154363 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154364 bf_stage3_6_7.twid_mult.multiplier_R.p[5]
.sym 154365 bf_stage3_6_7.twid_mult.multiplier_R.t[5]
.sym 154367 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154368 bf_stage3_6_7.twid_mult.multiplier_R.p[4]
.sym 154369 bf_stage3_6_7.twid_mult.multiplier_R.t[4]
.sym 154375 bf_stage3_2_3.twid_mult.multiplier_Z.count[0]
.sym 154380 bf_stage3_2_3.twid_mult.multiplier_Z.count[1]
.sym 154384 bf_stage3_2_3.twid_mult.multiplier_Z.count[2]
.sym 154385 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 154388 bf_stage3_2_3.twid_mult.multiplier_Z.count[3]
.sym 154389 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 154392 bf_stage3_2_3.twid_mult.multiplier_Z.count[4]
.sym 154393 bf_stage3_2_3.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 154397 bf_stage3_2_3.twid_mult.multiplier_Z.count[0]
.sym 154398 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 154399 stage_2_valid
.sym 154400 bf_stage3_2_3.twid_mult.multiplier_Z.count[4]
.sym 154401 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 154404 bf_stage3_2_3.twid_mult.multiplier_Z.count[1]
.sym 154405 bf_stage3_2_3.twid_mult.multiplier_Z.count[0]
.sym 154412 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 154413 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 154414 bf_stage3_2_3.twid_mult.multiplier_Z.count[2]
.sym 154415 bf_stage3_2_3.twid_mult.multiplier_Z.count[0]
.sym 154416 bf_stage3_2_3.twid_mult.multiplier_Z.count[1]
.sym 154417 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 154420 bf_stage3_2_3.twid_mult.multiplier_Z.count[3]
.sym 154421 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 154423 bf_stage3_2_3.twid_mult.multiplier_Z.state[0]
.sym 154424 stage_2_valid
.sym 154425 bf_stage3_2_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 154430 bf_stage3_2_3.twid_mult.multiplier_Z.count[0]
.sym 154431 bf_stage3_2_3.twid_mult.multiplier_Z.count[1]
.sym 154432 bf_stage3_2_3.twid_mult.multiplier_Z.count[2]
.sym 154433 bf_stage3_2_3.twid_mult.multiplier_Z.count[4]
.sym 154434 bf_stage3_2_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 154449 bf_stage3_6_7.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 154633 spi_master.r_CS_Inactive_Count[1]
.sym 154637 spi_master.r_CS_Inactive_Count[2]
.sym 154640 start_tx_SB_LUT4_I3_O[0]
.sym 154641 spi_master.r_SM_CS[0]
.sym 154644 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 154645 spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 154649 spi_master.r_CS_Inactive_Count[0]
.sym 154654 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[5]
.sym 154655 spi_master.master_ready
.sym 154656 spi_master.r_SM_CS[0]
.sym 154657 start_tx_SB_LUT4_I3_O[0]
.sym 154661 spi_master.r_CS_Inactive_Count[3]
.sym 154663 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 154668 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 154672 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 154676 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 154680 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 154684 spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 154689 $nextpnr_ICESTORM_LC_7$I3
.sym 154690 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 154697 bf_stage2_0_2.twid_mult.multiplier_R.state[0]
.sym 154706 start_tx_SB_LUT4_I3_O_SB_LUT4_O_I0[5]
.sym 154707 spi_master.master_ready
.sym 154708 start_tx_SB_LUT4_I3_O[0]
.sym 154709 spi_master.r_SM_CS[0]
.sym 154710 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 154736 spi_master.r_SM_CS[0]
.sym 154737 start_tx_SB_LUT4_I3_O[0]
.sym 154738 spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 154749 start_tx_SB_LUT4_I3_O[0]
.sym 154750 spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 154755 start_tx_SB_LUT4_I3_O[0]
.sym 154756 start_tx_SB_LUT4_I3_O[1]
.sym 154757 start_tx_SB_LUT4_I3_O[2]
.sym 154796 spi_state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[0]
.sym 154797 spi_state[1]
.sym 154804 spi_state[0]
.sym 154805 spi_state[1]
.sym 154807 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_1_I1[0]
.sym 154808 bf_stage2_1_3.twid_mult.multiplier_Z.state[0]
.sym 154809 bf_stage2_1_3.twid_mult.multiplier_Z.count[4]
.sym 154812 spi_state[0]
.sym 154813 spi_state[1]
.sym 154815 PIN_20$SB_IO_OUT
.sym 154816 spi_state_SB_DFFESR_Q_R[1]
.sym 154817 spi_state_SB_DFFESR_Q_R[2]
.sym 154820 bf_stage2_1_3.twid_mult.multiplier_Z.state[0]
.sym 154821 stage_1_valid
.sym 154850 bf_stage2_0_2.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 154859 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154860 bf_stage2_0_2.twid_mult.multiplier_Z.p[8]
.sym 154861 bf_stage2_0_2.twid_mult.multiplier_Z.t[8]
.sym 154867 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154868 bf_stage2_0_2.twid_mult.multiplier_Z.p[9]
.sym 154869 bf_stage2_0_2.twid_mult.multiplier_Z.t[9]
.sym 154875 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154876 bf_stage2_0_2.twid_mult.multiplier_Z.p[9]
.sym 154877 bf_stage2_0_2.twid_mult.multiplier_Z.t[9]
.sym 154879 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154880 bf_stage2_0_2.twid_mult.multiplier_Z.p[10]
.sym 154881 bf_stage2_0_2.twid_mult.multiplier_Z.t[10]
.sym 154883 bf_stage2_0_2.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154884 bf_stage2_0_2.twid_mult.multiplier_Z.p[8]
.sym 154885 bf_stage2_0_2.twid_mult.multiplier_Z.t[8]
.sym 154887 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154888 bf_stage2_0_2.twid_mult.multiplier_I.p[10]
.sym 154889 bf_stage2_0_2.twid_mult.multiplier_I.t[10]
.sym 154893 bf_stage2_1_3.twid_mult.w_mult_z[2]
.sym 154895 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154896 bf_stage2_0_2.twid_mult.multiplier_I.p[6]
.sym 154897 bf_stage2_0_2.twid_mult.multiplier_I.t[6]
.sym 154903 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154904 bf_stage2_0_2.twid_mult.multiplier_I.p[6]
.sym 154905 bf_stage2_0_2.twid_mult.multiplier_I.t[6]
.sym 154907 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154908 bf_stage2_0_2.twid_mult.multiplier_I.p[9]
.sym 154909 bf_stage2_0_2.twid_mult.multiplier_I.t[9]
.sym 154915 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154916 bf_stage2_0_2.twid_mult.multiplier_I.p[9]
.sym 154917 bf_stage2_0_2.twid_mult.multiplier_I.t[9]
.sym 154918 bf_stage2_1_3.twid_mult.multiplier_Z.p[5]
.sym 154923 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154924 bf_stage2_0_2.twid_mult.multiplier_I.p[8]
.sym 154925 bf_stage2_0_2.twid_mult.multiplier_I.t[8]
.sym 154929 bf_stage2_1_3.twid_mult.w_mult_z[1]
.sym 154933 bf_stage2_1_3.twid_mult.w_mult_z[4]
.sym 154937 bf_stage2_1_3.twid_mult.w_mult_z[6]
.sym 154941 bf_stage2_1_3.twid_mult.w_mult_z[5]
.sym 154945 bf_stage2_1_3.twid_mult.w_mult_z[8]
.sym 154949 bf_stage2_1_3.twid_mult.w_mult_z[3]
.sym 154953 bf_stage2_1_3.twid_mult.w_mult_z[13]
.sym 154955 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154956 bf_stage2_0_2.twid_mult.multiplier_I.p[7]
.sym 154957 bf_stage2_0_2.twid_mult.multiplier_I.t[7]
.sym 154961 bf_stage2_1_3.twid_mult.w_mult_z[7]
.sym 154963 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154964 bf_stage2_0_2.twid_mult.multiplier_I.p[8]
.sym 154965 bf_stage2_0_2.twid_mult.multiplier_I.t[8]
.sym 154967 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154968 bf_stage2_0_2.twid_mult.multiplier_I.p[14]
.sym 154969 bf_stage2_0_2.twid_mult.multiplier_I.t[14]
.sym 154973 bf_stage2_1_3.twid_mult.w_mult_z[9]
.sym 154975 bf_stage2_0_2.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154976 bf_stage2_0_2.twid_mult.multiplier_I.p[7]
.sym 154977 bf_stage2_0_2.twid_mult.multiplier_I.t[7]
.sym 154981 bf_stage2_1_3.twid_mult.w_mult_z[12]
.sym 154982 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 154989 bf_stage2_1_3.twid_mult.w_mult_z[11]
.sym 155013 bf_stage2_1_3.twid_mult.w_mult_z[10]
.sym 155014 bf_stage2_1_3.twid_mult.multiplier_I.p[12]
.sym 155018 bf_stage2_1_3.twid_mult.multiplier_I.p[10]
.sym 155024 bf_stage3_2_3.twid_mult.multiplier_R.state[0]
.sym 155025 stage_2_valid
.sym 155026 bf_stage2_1_3.twid_mult.multiplier_I.p[13]
.sym 155038 bf_stage2_1_3.twid_mult.multiplier_I.p[11]
.sym 155044 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 155045 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 155050 bf_stage3_2_3.twid_mult.multiplier_R.t[6]
.sym 155054 bf_stage3_2_3.twid_mult.multiplier_R.t[5]
.sym 155078 bf_stage3_2_3.twid_mult.multiplier_Z.p[14]
.sym 155110 bf_stage3_2_3.twid_mult.multiplier_R.p[9]
.sym 155122 bf_stage3_2_3.twid_mult.multiplier_R.p[8]
.sym 155134 bf_stage3_2_3.twid_mult.multiplier_R.p[7]
.sym 155146 bf_stage3_2_3.twid_mult.multiplier_R.p[12]
.sym 155150 bf_stage3_2_3.twid_mult.multiplier_R.p[14]
.sym 155158 bf_stage3_2_3.twid_mult.multiplier_R.p[13]
.sym 155162 bf_stage3_2_3.twid_mult.multiplier_R.p[11]
.sym 155168 bf_stage3_6_7.twid_mult.w_neg_z[3]
.sym 155169 bf_stage3_6_7.twid_mult.w_mult_i[3]
.sym 155170 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 155171 bf_stage3_6_7.twid_mult.w_neg_z[7]
.sym 155172 bf_stage3_6_7.twid_mult.w_mult_i[7]
.sym 155173 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 155174 bf_stage3_6_7.twid_mult.w_neg_z[6]
.sym 155175 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 155176 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 155177 bf_stage3_6_7.twid_mult.w_mult_i[6]
.sym 155178 bf_stage3_6_7.twid_mult.w_neg_z[3]
.sym 155179 bf_stage3_6_7.twid_mult.w_mult_i[3]
.sym 155180 bf_stage3_6_7.twid_mult.w_neg_z[4]
.sym 155181 bf_stage3_6_7.twid_mult.w_mult_i[4]
.sym 155183 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 155184 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 155185 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 155186 bf_stage3_6_7.twid_mult.w_neg_z[4]
.sym 155187 bf_stage3_6_7.twid_mult.w_mult_i[4]
.sym 155188 bf_stage3_6_7.twid_mult.w_neg_z[5]
.sym 155189 bf_stage3_6_7.twid_mult.w_mult_i[5]
.sym 155191 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 155192 bf_stage3_6_7.twid_mult.w_neg_z[7]
.sym 155193 bf_stage3_6_7.twid_mult.w_mult_i[7]
.sym 155194 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 155195 bf_stage3_6_7.twid_mult.w_neg_z[2]
.sym 155196 bf_stage3_6_7.twid_mult.w_mult_i[2]
.sym 155197 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 155200 bf_stage3_6_7.twid_mult.w_neg_z[5]
.sym 155201 bf_stage3_6_7.twid_mult.w_mult_i[5]
.sym 155202 bf_stage3_6_7.twid_mult.multiplier_Z.p[0]
.sym 155206 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 155207 bf_stage3_6_7.twid_mult.w_neg_z[8]
.sym 155208 bf_stage3_6_7.twid_mult.w_mult_i[8]
.sym 155209 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 155210 bf_stage3_6_7.twid_mult.multiplier_I.p[14]
.sym 155214 bf_stage3_6_7.twid_mult.multiplier_I.p[13]
.sym 155218 bf_stage3_6_7.twid_mult.multiplier_I.p[5]
.sym 155223 bf_stage3_6_7.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 155224 bf_stage3_6_7.twid_mult.w_neg_z[8]
.sym 155225 bf_stage3_6_7.twid_mult.w_mult_i[8]
.sym 155226 bf_stage3_6_7.twid_mult.multiplier_I.p[2]
.sym 155230 bf_stage3_6_7.twid_mult.w_neg_z[1]
.sym 155231 bf_stage3_6_7.twid_mult.w_mult_i[1]
.sym 155232 bf_stage3_6_7.twid_mult.w_mult_z[0]
.sym 155233 bf_stage3_6_7.twid_mult.w_mult_i[0]
.sym 155234 bf_stage3_6_7.twid_mult.multiplier_I.p[9]
.sym 155250 bf_stage3_6_7.twid_mult.multiplier_I.p[0]
.sym 155266 bf_stage3_6_7.twid_mult.multiplier_I.p[1]
.sym 155271 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155272 bf_stage3_6_7.twid_mult.multiplier_R.p[7]
.sym 155273 bf_stage3_6_7.twid_mult.multiplier_R.t[7]
.sym 155275 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155276 bf_stage3_6_7.twid_mult.multiplier_R.p[7]
.sym 155277 bf_stage3_6_7.twid_mult.multiplier_R.t[7]
.sym 155279 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155280 bf_stage3_6_7.twid_mult.multiplier_R.p[9]
.sym 155281 bf_stage3_6_7.twid_mult.multiplier_R.t[9]
.sym 155283 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155284 bf_stage3_6_7.twid_mult.multiplier_R.p[10]
.sym 155285 bf_stage3_6_7.twid_mult.multiplier_R.t[10]
.sym 155287 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155288 bf_stage3_6_7.twid_mult.multiplier_R.p[8]
.sym 155289 bf_stage3_6_7.twid_mult.multiplier_R.t[8]
.sym 155291 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155292 bf_stage3_6_7.twid_mult.multiplier_R.p[10]
.sym 155293 bf_stage3_6_7.twid_mult.multiplier_R.t[10]
.sym 155295 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155296 bf_stage3_6_7.twid_mult.multiplier_R.p[8]
.sym 155297 bf_stage3_6_7.twid_mult.multiplier_R.t[8]
.sym 155299 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155300 bf_stage3_6_7.twid_mult.multiplier_R.p[9]
.sym 155301 bf_stage3_6_7.twid_mult.multiplier_R.t[9]
.sym 155302 bf_stage3_6_7.twid_mult.multiplier_R.t[10]
.sym 155310 bf_stage3_6_7.twid_mult.multiplier_R.t[8]
.sym 155314 bf_stage3_6_7.twid_mult.multiplier_R.t[13]
.sym 155318 bf_stage3_6_7.twid_mult.multiplier_R.t[11]
.sym 155322 bf_stage3_6_7.twid_mult.multiplier_R.t[12]
.sym 155326 bf_stage3_6_7.twid_mult.multiplier_R.t[7]
.sym 155330 bf_stage3_6_7.twid_mult.multiplier_R.t[9]
.sym 155342 bf_stage3_6_7.twid_mult.multiplier_R.t[1]
.sym 155346 bf_stage3_6_7.twid_mult.multiplier_R.t[6]
.sym 155350 bf_stage3_6_7.twid_mult.multiplier_R.t[2]
.sym 155354 bf_stage3_6_7.twid_mult.multiplier_R.t[5]
.sym 155362 bf_stage3_6_7.twid_mult.multiplier_R.t[0]
.sym 155366 bf_stage3_6_7.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 155408 bf_stage2_1_3.twid_mult.multiplier_I.state[0]
.sym 155409 stage_1_valid
.sym 155418 bf_stage2_1_3.twid_mult.multiplier_I.count[3]
.sym 155419 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_I1[1]
.sym 155420 stage_1_valid
.sym 155421 bf_stage2_1_3.twid_mult.multiplier_I.state[0]
.sym 155431 bf_stage2_1_3.twid_mult.multiplier_I.count[0]
.sym 155436 bf_stage2_1_3.twid_mult.multiplier_I.count[1]
.sym 155437 bf_stage2_1_3.twid_mult.multiplier_I.count[0]
.sym 155440 bf_stage2_1_3.twid_mult.multiplier_I.count[2]
.sym 155441 bf_stage2_1_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 155444 bf_stage2_1_3.twid_mult.multiplier_I.count[3]
.sym 155445 bf_stage2_1_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 155448 bf_stage2_1_3.twid_mult.multiplier_I.count[4]
.sym 155449 bf_stage2_1_3.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 155450 bf_stage2_1_3.twid_mult.multiplier_I.count[0]
.sym 155451 bf_stage2_1_3.twid_mult.multiplier_I.count[1]
.sym 155452 bf_stage2_1_3.twid_mult.multiplier_I.count[2]
.sym 155453 bf_stage2_1_3.twid_mult.multiplier_I.count[4]
.sym 155454 bf_stage2_1_3.twid_mult.multiplier_I.count[4]
.sym 155455 bf_stage2_1_3.twid_mult.multiplier_I.count[0]
.sym 155456 bf_stage2_1_3.twid_mult.multiplier_I.count[2]
.sym 155457 bf_stage2_1_3.twid_mult.multiplier_I.count[1]
.sym 155461 bf_stage2_1_3.twid_mult.multiplier_I.count[0]
.sym 155467 bf_stage2_1_3.twid_mult.multiplier_I.state[0]
.sym 155468 stage_1_valid
.sym 155469 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_O[2]
.sym 155473 bf_stage2_1_3.twid_mult.multiplier_I.state[0]
.sym 155483 bf_stage2_1_3.twid_mult.multiplier_I.count[3]
.sym 155484 bf_stage2_1_3.twid_mult.multiplier_I.state[0]
.sym 155485 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_I3[2]
.sym 155490 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 155655 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 155660 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 155664 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 155665 spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 155668 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 155669 spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 155670 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 155671 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 155672 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 155673 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 155677 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 155680 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 155681 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 155682 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 155683 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 155684 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 155685 spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 155687 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 155692 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 155696 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 155700 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 155704 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 155707 $PACKER_VCC_NET
.sym 155709 $nextpnr_ICESTORM_LC_17$I3
.sym 155712 w_tx_ready
.sym 155713 $nextpnr_ICESTORM_LC_17$COUT
.sym 155714 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 155718 bf_stage2_0_2.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 155725 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 155729 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 155737 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 155742 start_tx_SB_LUT4_I3_O[0]
.sym 155743 spi_master.master_ready
.sym 155744 spi_master.r_SM_CS[0]
.sym 155745 PIN_16_SB_LUT4_O_I3[1]
.sym 155749 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 155754 start_tx_SB_LUT4_I3_O[1]
.sym 155760 PIN_16_SB_LUT4_O_I3[0]
.sym 155761 PIN_16_SB_LUT4_O_I3[1]
.sym 155765 spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 155780 start_tx_SB_LUT4_I3_O[0]
.sym 155781 spi_master.r_SM_CS[0]
.sym 155782 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[7]
.sym 155783 PIN_16_SB_LUT4_O_I3[0]
.sym 155784 spi_state[0]
.sym 155785 spi_state[1]
.sym 155789 count_wait[2]
.sym 155793 count_wait[3]
.sym 155798 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[7]
.sym 155799 PIN_16_SB_LUT4_O_I3[0]
.sym 155800 spi_state[0]
.sym 155801 spi_state[1]
.sym 155802 spi_state[0]
.sym 155808 spi_state[0]
.sym 155809 spi_state[1]
.sym 155813 count_wait[4]
.sym 155815 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 155820 count_wait_SB_DFFESR_Q_4_D[1]
.sym 155824 count_wait_SB_DFFESR_Q_4_D[2]
.sym 155828 count_wait_SB_DFFESR_Q_4_D[3]
.sym 155832 count_wait_SB_DFFESR_Q_4_D[4]
.sym 155836 count_wait_SB_DFFESR_Q_4_D[5]
.sym 155840 count_wait_SB_DFFESR_Q_4_D[6]
.sym 155844 count_wait_SB_DFFESR_Q_4_D[7]
.sym 155849 $nextpnr_ICESTORM_LC_1$I3
.sym 155850 $PACKER_GND_NET
.sym 155854 bf_stage2_1_3.twid_mult.multiplier_Z.t[3]
.sym 155862 bf_stage2_1_3.twid_mult.multiplier_Z.t[1]
.sym 155874 bf_stage2_1_3.twid_mult.multiplier_Z.t[2]
.sym 155878 bf_stage2_1_3.twid_mult.multiplier_Z.t[13]
.sym 155883 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155884 bf_stage2_1_3.twid_mult.multiplier_Z.p[10]
.sym 155885 bf_stage2_1_3.twid_mult.multiplier_Z.t[10]
.sym 155886 bf_stage2_1_3.twid_mult.multiplier_Z.t[10]
.sym 155890 bf_stage2_1_3.twid_mult.multiplier_Z.t[11]
.sym 155894 bf_stage2_1_3.twid_mult.multiplier_Z.t[12]
.sym 155898 bf_stage2_1_3.twid_mult.multiplier_Z.t[9]
.sym 155903 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155904 bf_stage2_1_3.twid_mult.multiplier_Z.p[11]
.sym 155905 bf_stage2_1_3.twid_mult.multiplier_Z.t[11]
.sym 155906 bf_stage2_1_3.twid_mult.multiplier_Z.t[4]
.sym 155911 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155912 bf_stage2_1_3.twid_mult.multiplier_Z.p[9]
.sym 155913 bf_stage2_1_3.twid_mult.multiplier_Z.t[9]
.sym 155914 bf_stage2_1_3.twid_mult.multiplier_Z.t[6]
.sym 155918 bf_stage2_1_3.twid_mult.multiplier_Z.t[7]
.sym 155930 bf_stage2_1_3.twid_mult.multiplier_Z.t[8]
.sym 155935 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 155936 bf_stage2_1_3.twid_mult.multiplier_Z.p[8]
.sym 155937 bf_stage2_1_3.twid_mult.multiplier_Z.t[8]
.sym 155938 bf_stage2_1_3.twid_mult.multiplier_Z.t[5]
.sym 155942 bf_stage2_1_3.twid_mult.multiplier_Z.p[6]
.sym 155946 bf_stage2_1_3.twid_mult.multiplier_Z.p[4]
.sym 155950 bf_stage2_1_3.twid_mult.multiplier_Z.p[1]
.sym 155954 bf_stage2_1_3.twid_mult.multiplier_Z.p[7]
.sym 155958 bf_stage2_1_3.twid_mult.multiplier_Z.p[2]
.sym 155962 bf_stage2_1_3.twid_mult.multiplier_Z.p[9]
.sym 155966 bf_stage2_1_3.twid_mult.multiplier_Z.p[8]
.sym 155970 bf_stage2_1_3.twid_mult.multiplier_Z.p[3]
.sym 155975 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 155976 bf_stage2_1_3.twid_mult.w_mult_z[9]
.sym 155977 bf_stage2_1_3.twid_mult.w_mult_r[9]
.sym 155979 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 155980 bf_stage2_1_3.twid_mult.w_mult_z[9]
.sym 155981 bf_stage2_1_3.twid_mult.w_mult_r[9]
.sym 155982 bf_stage2_1_3.twid_mult.multiplier_Z.p[12]
.sym 155986 bf_stage2_1_3.twid_mult.multiplier_Z.p[13]
.sym 155990 bf_stage2_1_3.twid_mult.w_mult_z[7]
.sym 155991 bf_stage2_1_3.twid_mult.w_mult_r[7]
.sym 155992 bf_stage2_1_3.twid_mult.w_mult_z[8]
.sym 155993 bf_stage2_1_3.twid_mult.w_mult_r[8]
.sym 155994 bf_stage2_1_3.twid_mult.multiplier_Z.p[14]
.sym 156000 bf_stage2_1_3.twid_mult.w_mult_z[7]
.sym 156001 bf_stage2_1_3.twid_mult.w_mult_r[7]
.sym 156002 bf_stage2_1_3.twid_mult.w_mult_z[8]
.sym 156003 bf_stage2_1_3.twid_mult.w_mult_r[8]
.sym 156004 bf_stage2_1_3.twid_mult.w_mult_z[7]
.sym 156005 bf_stage2_1_3.twid_mult.w_mult_r[7]
.sym 156007 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 156008 bf_stage2_1_3.twid_mult.w_mult_z[10]
.sym 156009 bf_stage2_1_3.twid_mult.w_mult_r[10]
.sym 156010 bf_stage2_1_3.twid_mult.multiplier_Z.p[11]
.sym 156015 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 156016 bf_stage2_1_3.twid_mult.w_mult_z[11]
.sym 156017 bf_stage2_1_3.twid_mult.w_mult_r[11]
.sym 156023 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 156024 bf_stage2_1_3.twid_mult.w_mult_z[10]
.sym 156025 bf_stage2_1_3.twid_mult.w_mult_r[10]
.sym 156027 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 156028 bf_stage2_1_3.twid_mult.w_mult_z[11]
.sym 156029 bf_stage2_1_3.twid_mult.w_mult_r[11]
.sym 156030 bf_stage2_1_3.twid_mult.multiplier_Z.p[10]
.sym 156038 bf_stage3_2_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 156047 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 156048 bf_stage2_1_3.twid_mult.w_mult_z[13]
.sym 156049 bf_stage2_1_3.twid_mult.w_mult_r[13]
.sym 156051 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 156052 bf_stage2_1_3.twid_mult.w_mult_z[12]
.sym 156053 bf_stage2_1_3.twid_mult.w_mult_r[12]
.sym 156055 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 156056 bf_stage2_1_3.twid_mult.w_mult_z[12]
.sym 156057 bf_stage2_1_3.twid_mult.w_mult_r[12]
.sym 156063 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 156064 bf_stage2_1_3.twid_mult.w_mult_z[13]
.sym 156065 bf_stage2_1_3.twid_mult.w_mult_r[13]
.sym 156067 bf_stage2_1_3.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 156068 bf_stage2_1_3.twid_mult.w_mult_z[14]
.sym 156069 bf_stage2_1_3.twid_mult.w_mult_r[14]
.sym 156075 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156076 bf_stage3_2_3.twid_mult.multiplier_R.p[7]
.sym 156077 bf_stage3_2_3.twid_mult.multiplier_R.t[7]
.sym 156083 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156084 bf_stage3_2_3.twid_mult.multiplier_R.p[7]
.sym 156085 bf_stage3_2_3.twid_mult.multiplier_R.t[7]
.sym 156103 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156104 bf_stage3_2_3.twid_mult.multiplier_R.p[8]
.sym 156105 bf_stage3_2_3.twid_mult.multiplier_R.t[8]
.sym 156111 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156112 bf_stage3_2_3.twid_mult.multiplier_R.p[8]
.sym 156113 bf_stage3_2_3.twid_mult.multiplier_R.t[8]
.sym 156134 bf_stage3_2_3.twid_mult.multiplier_R.t[9]
.sym 156150 bf_stage3_2_3.twid_mult.multiplier_R.t[8]
.sym 156158 bf_stage3_2_3.twid_mult.multiplier_R.t[10]
.sym 156162 bf_stage3_2_3.twid_mult.multiplier_R.t[7]
.sym 156170 bf_stage3_2_3.twid_mult.multiplier_R.t[12]
.sym 156174 bf_stage3_2_3.twid_mult.multiplier_R.t[11]
.sym 156190 bf_stage3_2_3.twid_mult.multiplier_R.t[13]
.sym 156202 bf_stage3_6_7.twid_mult.multiplier_I.p[6]
.sym 156206 bf_stage3_6_7.twid_mult.multiplier_I.p[4]
.sym 156214 bf_stage3_6_7.twid_mult.multiplier_I.p[3]
.sym 156218 bf_stage3_6_7.twid_mult.multiplier_I.p[7]
.sym 156226 bf_stage3_6_7.twid_mult.multiplier_I.p[8]
.sym 156231 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156232 bf_stage3_6_7.twid_mult.multiplier_I.p[4]
.sym 156233 bf_stage3_6_7.twid_mult.multiplier_I.t[4]
.sym 156234 bf_stage3_6_7.twid_mult.multiplier_I.t[5]
.sym 156238 bf_stage3_6_7.twid_mult.multiplier_I.t[4]
.sym 156242 bf_stage3_6_7.twid_mult.multiplier_I.t[7]
.sym 156246 bf_stage3_6_7.twid_mult.multiplier_I.t[8]
.sym 156254 bf_stage3_6_7.twid_mult.multiplier_I.t[6]
.sym 156263 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156264 bf_stage3_6_7.twid_mult.multiplier_I.p[2]
.sym 156265 bf_stage3_6_7.twid_mult.multiplier_I.t[2]
.sym 156268 bf_stage3_6_7.twid_mult.multiplier_I.p[0]
.sym 156269 bf_stage3_6_7.twid_mult.multiplier_I.t[0]
.sym 156270 bf_stage3_6_7.twid_mult.multiplier_I.p[1]
.sym 156271 bf_stage3_6_7.twid_mult.multiplier_I.t[1]
.sym 156272 bf_stage3_6_7.twid_mult.multiplier_I.p[0]
.sym 156273 bf_stage3_6_7.twid_mult.multiplier_I.t[0]
.sym 156275 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156276 bf_stage3_6_7.twid_mult.multiplier_I.p[2]
.sym 156277 bf_stage3_6_7.twid_mult.multiplier_I.t[2]
.sym 156278 bf_stage3_6_7.twid_mult.multiplier_I.p[0]
.sym 156279 bf_stage3_6_7.twid_mult.multiplier_I.t[0]
.sym 156280 bf_stage3_6_7.twid_mult.multiplier_I.p[1]
.sym 156281 bf_stage3_6_7.twid_mult.multiplier_I.t[1]
.sym 156283 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156284 bf_stage3_6_7.twid_mult.multiplier_I.p[3]
.sym 156285 bf_stage3_6_7.twid_mult.multiplier_I.t[3]
.sym 156287 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156288 bf_stage3_6_7.twid_mult.multiplier_I.p[4]
.sym 156289 bf_stage3_6_7.twid_mult.multiplier_I.t[4]
.sym 156291 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156292 bf_stage3_6_7.twid_mult.multiplier_I.p[3]
.sym 156293 bf_stage3_6_7.twid_mult.multiplier_I.t[3]
.sym 156299 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 156300 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 156301 bf_stage3_6_7.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[2]
.sym 156302 bf_stage3_6_7.twid_mult.multiplier_I.t[1]
.sym 156310 bf_stage3_6_7.twid_mult.multiplier_I.t[0]
.sym 156314 bf_stage3_6_7.twid_mult.multiplier_I.t[2]
.sym 156322 bf_stage3_6_7.twid_mult.multiplier_I.t[3]
.sym 156327 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156328 bf_stage3_6_7.twid_mult.multiplier_R.p[11]
.sym 156329 bf_stage3_6_7.twid_mult.multiplier_R.t[11]
.sym 156331 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156332 bf_stage3_6_7.twid_mult.multiplier_R.p[13]
.sym 156333 bf_stage3_6_7.twid_mult.multiplier_R.t[13]
.sym 156335 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156336 bf_stage3_6_7.twid_mult.multiplier_R.p[12]
.sym 156337 bf_stage3_6_7.twid_mult.multiplier_R.t[12]
.sym 156339 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156340 bf_stage3_6_7.twid_mult.multiplier_R.p[14]
.sym 156341 bf_stage3_6_7.twid_mult.multiplier_R.t[14]
.sym 156347 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156348 bf_stage3_6_7.twid_mult.multiplier_R.p[12]
.sym 156349 bf_stage3_6_7.twid_mult.multiplier_R.t[12]
.sym 156351 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156352 bf_stage3_6_7.twid_mult.multiplier_R.p[13]
.sym 156353 bf_stage3_6_7.twid_mult.multiplier_R.t[13]
.sym 156355 bf_stage3_6_7.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156356 bf_stage3_6_7.twid_mult.multiplier_R.p[11]
.sym 156357 bf_stage3_6_7.twid_mult.multiplier_R.t[11]
.sym 156370 $PACKER_GND_NET
.sym 156390 bf_stage2_1_3.twid_mult.multiplier_R.t[9]
.sym 156398 bf_stage2_1_3.twid_mult.multiplier_R.t[8]
.sym 156405 bf_stage2_1_3.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O
.sym 156406 bf_stage2_1_3.twid_mult.multiplier_R.t[10]
.sym 156422 bf_stage2_1_3.twid_mult.multiplier_R.t[12]
.sym 156426 bf_stage2_1_3.twid_mult.multiplier_R.t[13]
.sym 156434 bf_stage2_1_3.twid_mult.multiplier_R.t[7]
.sym 156441 bf_stage2_1_3.twid_mult.multiplier_R.state[0]
.sym 156444 bf_stage2_1_3.twid_mult.multiplier_R.state[0]
.sym 156445 stage_1_valid
.sym 156446 bf_stage2_1_3.twid_mult.multiplier_R.t[11]
.sym 156450 $PACKER_GND_NET
.sym 156455 bf_stage2_1_3.twid_mult.multiplier_R.count[0]
.sym 156460 bf_stage2_1_3.twid_mult.multiplier_R.count[1]
.sym 156461 bf_stage2_1_3.twid_mult.multiplier_R.count[0]
.sym 156464 bf_stage2_1_3.twid_mult.multiplier_R.count[2]
.sym 156465 bf_stage2_1_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 156468 bf_stage2_1_3.twid_mult.multiplier_R.count[3]
.sym 156469 bf_stage2_1_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 156472 bf_stage2_1_3.twid_mult.multiplier_R.count[4]
.sym 156473 bf_stage2_1_3.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 156475 bf_stage2_1_3.twid_mult.multiplier_R.count[0]
.sym 156476 bf_stage2_1_3.twid_mult.multiplier_R.state[0]
.sym 156477 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I3[2]
.sym 156481 bf_stage2_1_3.twid_mult.multiplier_R.count[0]
.sym 156482 bf_stage2_1_3.twid_mult.multiplier_R.count[1]
.sym 156483 bf_stage2_1_3.twid_mult.multiplier_R.count[2]
.sym 156484 bf_stage2_1_3.twid_mult.multiplier_R.count[3]
.sym 156485 bf_stage2_1_3.twid_mult.multiplier_R.count[4]
.sym 156685 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 156686 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 156693 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 156697 spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 156704 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 156705 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 156717 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 156719 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 156720 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 156721 w_tx_ready
.sym 156726 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 156739 bf_stage2_0_2.twid_mult.multiplier_Z.state[0]
.sym 156740 stage_1_valid
.sym 156741 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 156743 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 156747 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 156748 $PACKER_VCC_NET
.sym 156751 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 156752 $PACKER_VCC_NET
.sym 156753 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 156755 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 156756 $PACKER_VCC_NET
.sym 156757 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 156759 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 156760 $PACKER_VCC_NET
.sym 156761 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 156765 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 156767 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 156768 $PACKER_VCC_NET
.sym 156769 spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 156770 spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 156789 start_tx_SB_LUT4_I3_O_SB_DFFNE_D_E
.sym 156807 count_wait[0]
.sym 156811 count_wait[1]
.sym 156812 $PACKER_VCC_NET
.sym 156813 count_wait[0]
.sym 156815 count_wait[2]
.sym 156816 $PACKER_VCC_NET
.sym 156817 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 156819 count_wait[3]
.sym 156820 $PACKER_VCC_NET
.sym 156821 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 156823 count_wait[4]
.sym 156824 $PACKER_VCC_NET
.sym 156825 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 156827 count_wait[5]
.sym 156828 $PACKER_VCC_NET
.sym 156829 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 156831 count_wait[6]
.sym 156832 $PACKER_VCC_NET
.sym 156833 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 156835 count_wait[7]
.sym 156836 $PACKER_VCC_NET
.sym 156837 count_wait_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 156841 bf_stage2_1_3.twid_mult.multiplier_Z.state[0]
.sym 156845 count_wait[7]
.sym 156849 count_wait[6]
.sym 156853 count_wait[5]
.sym 156854 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I3_O
.sym 156861 count_wait[1]
.sym 156864 bf_stage2_1_3.twid_mult.multiplier_Z.state[0]
.sym 156865 stage_1_valid
.sym 156868 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[0]
.sym 156869 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_LUT4_I2_O[1]
.sym 156872 bf_stage2_1_3.twid_mult.multiplier_Z.p[1]
.sym 156873 bf_stage2_1_3.twid_mult.multiplier_Z.t[1]
.sym 156874 bf_stage2_1_3.twid_mult.multiplier_Z.p[2]
.sym 156875 bf_stage2_1_3.twid_mult.multiplier_Z.t[2]
.sym 156876 bf_stage2_1_3.twid_mult.multiplier_Z.p[1]
.sym 156877 bf_stage2_1_3.twid_mult.multiplier_Z.t[1]
.sym 156879 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156880 bf_stage2_1_3.twid_mult.multiplier_Z.p[3]
.sym 156881 bf_stage2_1_3.twid_mult.multiplier_Z.t[3]
.sym 156883 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156884 bf_stage2_1_3.twid_mult.multiplier_Z.p[3]
.sym 156885 bf_stage2_1_3.twid_mult.multiplier_Z.t[3]
.sym 156890 bf_stage2_1_3.twid_mult.multiplier_Z.p[1]
.sym 156891 bf_stage2_1_3.twid_mult.multiplier_Z.t[1]
.sym 156892 bf_stage2_1_3.twid_mult.multiplier_Z.p[2]
.sym 156893 bf_stage2_1_3.twid_mult.multiplier_Z.t[2]
.sym 156895 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156896 bf_stage2_1_3.twid_mult.multiplier_Z.p[4]
.sym 156897 bf_stage2_1_3.twid_mult.multiplier_Z.t[4]
.sym 156903 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156904 bf_stage2_1_3.twid_mult.multiplier_Z.p[10]
.sym 156905 bf_stage2_1_3.twid_mult.multiplier_Z.t[10]
.sym 156907 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156908 bf_stage2_1_3.twid_mult.multiplier_Z.p[4]
.sym 156909 bf_stage2_1_3.twid_mult.multiplier_Z.t[4]
.sym 156911 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156912 bf_stage2_1_3.twid_mult.multiplier_Z.p[12]
.sym 156913 bf_stage2_1_3.twid_mult.multiplier_Z.t[12]
.sym 156915 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156916 bf_stage2_1_3.twid_mult.multiplier_Z.p[13]
.sym 156917 bf_stage2_1_3.twid_mult.multiplier_Z.t[13]
.sym 156919 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156920 bf_stage2_1_3.twid_mult.multiplier_Z.p[13]
.sym 156921 bf_stage2_1_3.twid_mult.multiplier_Z.t[13]
.sym 156923 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156924 bf_stage2_1_3.twid_mult.multiplier_Z.p[14]
.sym 156925 bf_stage2_1_3.twid_mult.multiplier_Z.t[14]
.sym 156927 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156928 bf_stage2_1_3.twid_mult.multiplier_Z.p[12]
.sym 156929 bf_stage2_1_3.twid_mult.multiplier_Z.t[12]
.sym 156931 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156932 bf_stage2_1_3.twid_mult.multiplier_Z.p[11]
.sym 156933 bf_stage2_1_3.twid_mult.multiplier_Z.t[11]
.sym 156935 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156936 bf_stage2_1_3.twid_mult.multiplier_Z.p[6]
.sym 156937 bf_stage2_1_3.twid_mult.multiplier_Z.t[6]
.sym 156939 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156940 bf_stage2_1_3.twid_mult.multiplier_Z.p[5]
.sym 156941 bf_stage2_1_3.twid_mult.multiplier_Z.t[5]
.sym 156943 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156944 bf_stage2_1_3.twid_mult.multiplier_Z.p[7]
.sym 156945 bf_stage2_1_3.twid_mult.multiplier_Z.t[7]
.sym 156947 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156948 bf_stage2_1_3.twid_mult.multiplier_Z.p[7]
.sym 156949 bf_stage2_1_3.twid_mult.multiplier_Z.t[7]
.sym 156951 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156952 bf_stage2_1_3.twid_mult.multiplier_Z.p[9]
.sym 156953 bf_stage2_1_3.twid_mult.multiplier_Z.t[9]
.sym 156955 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156956 bf_stage2_1_3.twid_mult.multiplier_Z.p[5]
.sym 156957 bf_stage2_1_3.twid_mult.multiplier_Z.t[5]
.sym 156959 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156960 bf_stage2_1_3.twid_mult.multiplier_Z.p[6]
.sym 156961 bf_stage2_1_3.twid_mult.multiplier_Z.t[6]
.sym 156963 bf_stage2_1_3.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 156964 bf_stage2_1_3.twid_mult.multiplier_Z.p[8]
.sym 156965 bf_stage2_1_3.twid_mult.multiplier_Z.t[8]
.sym 157038 bf_stage2_1_3.twid_mult.multiplier_R.p[9]
.sym 157042 bf_stage2_1_3.twid_mult.multiplier_R.p[8]
.sym 157050 bf_stage2_1_3.twid_mult.multiplier_R.p[7]
.sym 157066 bf_stage2_1_3.twid_mult.multiplier_R.p[11]
.sym 157078 bf_stage2_1_3.twid_mult.multiplier_R.p[10]
.sym 157102 bf_stage2_1_3.twid_mult.multiplier_R.p[14]
.sym 157110 bf_stage2_1_3.twid_mult.multiplier_R.p[12]
.sym 157114 bf_stage2_1_3.twid_mult.multiplier_R.p[13]
.sym 157159 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157160 bf_stage3_2_3.twid_mult.multiplier_R.p[10]
.sym 157161 bf_stage3_2_3.twid_mult.multiplier_R.t[10]
.sym 157167 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157168 bf_stage3_2_3.twid_mult.multiplier_R.p[10]
.sym 157169 bf_stage3_2_3.twid_mult.multiplier_R.t[10]
.sym 157175 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157176 bf_stage3_2_3.twid_mult.multiplier_R.p[9]
.sym 157177 bf_stage3_2_3.twid_mult.multiplier_R.t[9]
.sym 157183 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157184 bf_stage3_2_3.twid_mult.multiplier_R.p[9]
.sym 157185 bf_stage3_2_3.twid_mult.multiplier_R.t[9]
.sym 157191 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157192 bf_stage3_2_3.twid_mult.multiplier_R.p[14]
.sym 157193 bf_stage3_2_3.twid_mult.multiplier_R.t[14]
.sym 157195 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157196 bf_stage3_2_3.twid_mult.multiplier_R.p[11]
.sym 157197 bf_stage3_2_3.twid_mult.multiplier_R.t[11]
.sym 157203 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157204 bf_stage3_2_3.twid_mult.multiplier_R.p[13]
.sym 157205 bf_stage3_2_3.twid_mult.multiplier_R.t[13]
.sym 157207 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157208 bf_stage3_2_3.twid_mult.multiplier_R.p[12]
.sym 157209 bf_stage3_2_3.twid_mult.multiplier_R.t[12]
.sym 157211 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157212 bf_stage3_2_3.twid_mult.multiplier_R.p[13]
.sym 157213 bf_stage3_2_3.twid_mult.multiplier_R.t[13]
.sym 157215 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157216 bf_stage3_2_3.twid_mult.multiplier_R.p[11]
.sym 157217 bf_stage3_2_3.twid_mult.multiplier_R.t[11]
.sym 157219 bf_stage3_2_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157220 bf_stage3_2_3.twid_mult.multiplier_R.p[12]
.sym 157221 bf_stage3_2_3.twid_mult.multiplier_R.t[12]
.sym 157223 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157224 bf_stage3_6_7.twid_mult.multiplier_I.p[7]
.sym 157225 bf_stage3_6_7.twid_mult.multiplier_I.t[7]
.sym 157227 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157228 bf_stage3_6_7.twid_mult.multiplier_I.p[6]
.sym 157229 bf_stage3_6_7.twid_mult.multiplier_I.t[6]
.sym 157231 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157232 bf_stage3_6_7.twid_mult.multiplier_I.p[6]
.sym 157233 bf_stage3_6_7.twid_mult.multiplier_I.t[6]
.sym 157235 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157236 bf_stage3_6_7.twid_mult.multiplier_I.p[7]
.sym 157237 bf_stage3_6_7.twid_mult.multiplier_I.t[7]
.sym 157247 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157248 bf_stage3_6_7.twid_mult.multiplier_I.p[8]
.sym 157249 bf_stage3_6_7.twid_mult.multiplier_I.t[8]
.sym 157251 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157252 bf_stage3_6_7.twid_mult.multiplier_I.p[8]
.sym 157253 bf_stage3_6_7.twid_mult.multiplier_I.t[8]
.sym 157255 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157256 bf_stage3_6_7.twid_mult.multiplier_I.p[13]
.sym 157257 bf_stage3_6_7.twid_mult.multiplier_I.t[13]
.sym 157259 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157260 bf_stage3_6_7.twid_mult.multiplier_I.p[14]
.sym 157261 bf_stage3_6_7.twid_mult.multiplier_I.t[14]
.sym 157263 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157264 bf_stage3_6_7.twid_mult.multiplier_I.p[13]
.sym 157265 bf_stage3_6_7.twid_mult.multiplier_I.t[13]
.sym 157271 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157272 bf_stage3_6_7.twid_mult.multiplier_I.p[9]
.sym 157273 bf_stage3_6_7.twid_mult.multiplier_I.t[9]
.sym 157275 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157276 bf_stage3_6_7.twid_mult.multiplier_I.p[5]
.sym 157277 bf_stage3_6_7.twid_mult.multiplier_I.t[5]
.sym 157279 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157280 bf_stage3_6_7.twid_mult.multiplier_I.p[9]
.sym 157281 bf_stage3_6_7.twid_mult.multiplier_I.t[9]
.sym 157283 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157284 bf_stage3_6_7.twid_mult.multiplier_I.p[5]
.sym 157285 bf_stage3_6_7.twid_mult.multiplier_I.t[5]
.sym 157291 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157292 bf_stage3_6_7.twid_mult.multiplier_I.p[11]
.sym 157293 bf_stage3_6_7.twid_mult.multiplier_I.t[11]
.sym 157297 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 157299 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157300 bf_stage3_6_7.twid_mult.multiplier_I.p[10]
.sym 157301 bf_stage3_6_7.twid_mult.multiplier_I.t[10]
.sym 157303 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157304 bf_stage3_6_7.twid_mult.multiplier_I.p[10]
.sym 157305 bf_stage3_6_7.twid_mult.multiplier_I.t[10]
.sym 157307 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157308 bf_stage3_6_7.twid_mult.multiplier_I.p[11]
.sym 157309 bf_stage3_6_7.twid_mult.multiplier_I.t[11]
.sym 157311 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157312 bf_stage3_6_7.twid_mult.multiplier_I.p[12]
.sym 157313 bf_stage3_6_7.twid_mult.multiplier_I.t[12]
.sym 157315 bf_stage3_6_7.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157316 bf_stage3_6_7.twid_mult.multiplier_I.p[12]
.sym 157317 bf_stage3_6_7.twid_mult.multiplier_I.t[12]
.sym 157322 bf_stage3_6_7.twid_mult.multiplier_I.t[10]
.sym 157326 bf_stage3_6_7.twid_mult.multiplier_I.t[12]
.sym 157330 bf_stage3_6_7.twid_mult.multiplier_I.t[13]
.sym 157338 bf_stage3_6_7.twid_mult.multiplier_I.t[11]
.sym 157346 bf_stage3_6_7.twid_mult.multiplier_I.t[9]
.sym 157354 bf_stage2_1_3.twid_mult.multiplier_I.p[7]
.sym 157355 bf_stage2_1_3.twid_mult.multiplier_I.t[7]
.sym 157356 bf_stage2_1_3.twid_mult.multiplier_I.p[8]
.sym 157357 bf_stage2_1_3.twid_mult.multiplier_I.t[8]
.sym 157358 bf_stage2_1_3.twid_mult.multiplier_I.p[8]
.sym 157359 bf_stage2_1_3.twid_mult.multiplier_I.t[8]
.sym 157360 bf_stage2_1_3.twid_mult.multiplier_I.p[7]
.sym 157361 bf_stage2_1_3.twid_mult.multiplier_I.t[7]
.sym 157363 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157364 bf_stage2_1_3.twid_mult.multiplier_I.p[14]
.sym 157365 bf_stage2_1_3.twid_mult.multiplier_I.t[14]
.sym 157372 bf_stage2_1_3.twid_mult.multiplier_I.p[7]
.sym 157373 bf_stage2_1_3.twid_mult.multiplier_I.t[7]
.sym 157375 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157376 bf_stage2_1_3.twid_mult.multiplier_I.p[13]
.sym 157377 bf_stage2_1_3.twid_mult.multiplier_I.t[13]
.sym 157379 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157380 bf_stage2_1_3.twid_mult.multiplier_I.p[13]
.sym 157381 bf_stage2_1_3.twid_mult.multiplier_I.t[13]
.sym 157382 bf_stage2_1_3.twid_mult.multiplier_I.t[12]
.sym 157386 bf_stage2_1_3.twid_mult.multiplier_I.t[7]
.sym 157390 bf_stage2_1_3.twid_mult.multiplier_I.t[11]
.sym 157394 bf_stage2_1_3.twid_mult.multiplier_I.t[10]
.sym 157398 bf_stage2_1_3.twid_mult.multiplier_I.t[13]
.sym 157402 bf_stage2_1_3.twid_mult.multiplier_I.t[8]
.sym 157407 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157408 bf_stage2_1_3.twid_mult.multiplier_I.p[12]
.sym 157409 bf_stage2_1_3.twid_mult.multiplier_I.t[12]
.sym 157410 bf_stage2_1_3.twid_mult.multiplier_I.t[9]
.sym 157415 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157416 bf_stage2_1_3.twid_mult.multiplier_I.p[10]
.sym 157417 bf_stage2_1_3.twid_mult.multiplier_I.t[10]
.sym 157419 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157420 bf_stage2_1_3.twid_mult.multiplier_I.p[9]
.sym 157421 bf_stage2_1_3.twid_mult.multiplier_I.t[9]
.sym 157427 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157428 bf_stage2_1_3.twid_mult.multiplier_I.p[9]
.sym 157429 bf_stage2_1_3.twid_mult.multiplier_I.t[9]
.sym 157431 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157432 bf_stage2_1_3.twid_mult.multiplier_I.p[10]
.sym 157433 bf_stage2_1_3.twid_mult.multiplier_I.t[10]
.sym 157435 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157436 bf_stage2_1_3.twid_mult.multiplier_I.p[11]
.sym 157437 bf_stage2_1_3.twid_mult.multiplier_I.t[11]
.sym 157439 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157440 bf_stage2_1_3.twid_mult.multiplier_I.p[11]
.sym 157441 bf_stage2_1_3.twid_mult.multiplier_I.t[11]
.sym 157443 bf_stage2_1_3.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157444 bf_stage2_1_3.twid_mult.multiplier_I.p[12]
.sym 157445 bf_stage2_1_3.twid_mult.multiplier_I.t[12]
.sym 157448 bf_stage2_1_3.twid_mult.multiplier_R.p[7]
.sym 157449 bf_stage2_1_3.twid_mult.multiplier_R.t[7]
.sym 157450 bf_stage2_1_3.twid_mult.multiplier_R.p[7]
.sym 157451 bf_stage2_1_3.twid_mult.multiplier_R.t[7]
.sym 157452 bf_stage2_1_3.twid_mult.multiplier_R.p[8]
.sym 157453 bf_stage2_1_3.twid_mult.multiplier_R.t[8]
.sym 157455 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157456 bf_stage2_1_3.twid_mult.multiplier_R.p[14]
.sym 157457 bf_stage2_1_3.twid_mult.multiplier_R.t[14]
.sym 157459 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157460 bf_stage2_1_3.twid_mult.multiplier_R.p[13]
.sym 157461 bf_stage2_1_3.twid_mult.multiplier_R.t[13]
.sym 157462 bf_stage2_1_3.twid_mult.multiplier_R.p[8]
.sym 157463 bf_stage2_1_3.twid_mult.multiplier_R.t[8]
.sym 157464 bf_stage2_1_3.twid_mult.multiplier_R.p[7]
.sym 157465 bf_stage2_1_3.twid_mult.multiplier_R.t[7]
.sym 157467 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157468 bf_stage2_1_3.twid_mult.multiplier_R.p[12]
.sym 157469 bf_stage2_1_3.twid_mult.multiplier_R.t[12]
.sym 157472 bf_stage2_1_3.twid_mult.multiplier_R.state[0]
.sym 157473 stage_1_valid
.sym 157475 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 157476 bf_stage2_1_3.twid_mult.multiplier_R.p[13]
.sym 157477 bf_stage2_1_3.twid_mult.multiplier_R.t[13]
.sym 157478 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 157484 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 157485 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 157489 bf_stage2_1_3.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 157717 bf_stage2_0_2.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 157721 spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 157734 w_tx_ready
.sym 157837 count_wait[0]
.sym 157838 PIN_16_SB_LUT4_O_I3_SB_LUT4_I1_I0[0]
.sym 157909 bf_stage2_1_3.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 158439 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 158440 bf_stage2_1_3.twid_mult.multiplier_R.p[11]
.sym 158441 bf_stage2_1_3.twid_mult.multiplier_R.t[11]
.sym 158447 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 158448 bf_stage2_1_3.twid_mult.multiplier_R.p[10]
.sym 158449 bf_stage2_1_3.twid_mult.multiplier_R.t[10]
.sym 158451 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 158452 bf_stage2_1_3.twid_mult.multiplier_R.p[11]
.sym 158453 bf_stage2_1_3.twid_mult.multiplier_R.t[11]
.sym 158455 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 158456 bf_stage2_1_3.twid_mult.multiplier_R.p[9]
.sym 158457 bf_stage2_1_3.twid_mult.multiplier_R.t[9]
.sym 158459 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 158460 bf_stage2_1_3.twid_mult.multiplier_R.p[9]
.sym 158461 bf_stage2_1_3.twid_mult.multiplier_R.t[9]
.sym 158463 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 158464 bf_stage2_1_3.twid_mult.multiplier_R.p[10]
.sym 158465 bf_stage2_1_3.twid_mult.multiplier_R.t[10]
.sym 158487 bf_stage2_1_3.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 158488 bf_stage2_1_3.twid_mult.multiplier_R.p[12]
.sym 158489 bf_stage2_1_3.twid_mult.multiplier_R.t[12]
.sym 158750 spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 160937 PIN_16_SB_LUT4_O_I3[0]
