{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550418917907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550418917911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 17 09:55:17 2019 " "Processing started: Sun Feb 17 09:55:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550418917911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418917911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3 -c lab6_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off LC3 -c lab6_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418917911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550418918220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550418918220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adders.sv 3 3 " "Found 3 design units, including 3 entities, in source file adders.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "adders.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/adders.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926200 ""} { "Info" "ISGN_ENTITY_NAME" "2 RippleCarryAdder8bit " "Found entity 2: RippleCarryAdder8bit" {  } { { "adders.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/adders.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926200 ""} { "Info" "ISGN_ENTITY_NAME" "3 RippleCarrySubtractor8bit " "Found entity 3: RippleCarrySubtractor8bit" {  } { { "adders.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/adders.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 4 4 " "Found 4 design units, including 4 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16bit_2input " "Found entity 1: mux_16bit_2input" {  } { { "mux.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926204 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_16bit_4input " "Found entity 2: mux_16bit_4input" {  } { { "mux.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/mux.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926204 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_3bit_2input " "Found entity 3: mux_3bit_2input" {  } { { "mux.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/mux.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926204 ""} { "Info" "ISGN_ENTITY_NAME" "4 bus_mux " "Found entity 4: bus_mux" {  } { { "mux.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/mux.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "register.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "register_unit.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ben.sv 1 1 " "Found 1 design units, including 1 entities, in source file ben.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN_block " "Found entity 1: BEN_block" {  } { { "BEN.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/BEN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext.sv 5 5 " "Found 5 design units, including 5 entities, in source file ext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT10 " "Found entity 1: SEXT10" {  } { { "EXT.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/EXT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926228 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEXT8 " "Found entity 2: SEXT8" {  } { { "EXT.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/EXT.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926228 ""} { "Info" "ISGN_ENTITY_NAME" "3 SEXT5 " "Found entity 3: SEXT5" {  } { { "EXT.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/EXT.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926228 ""} { "Info" "ISGN_ENTITY_NAME" "4 SEXT4 " "Found entity 4: SEXT4" {  } { { "EXT.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/EXT.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926228 ""} { "Info" "ISGN_ENTITY_NAME" "5 ZEXT16 " "Found entity 5: ZEXT16" {  } { { "EXT.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/EXT.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550418926231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418926231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LDPC datapath.sv(52) " "Verilog HDL Implicit Net warning at datapath.sv(52): created implicit net for \"LDPC\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LDIR datapath.sv(62) " "Verilog HDL Implicit Net warning at datapath.sv(62): created implicit net for \"LDIR\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SR1OUT datapath.sv(107) " "Verilog HDL Implicit Net warning at datapath.sv(107): created implicit net for \"SR1OUT\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DR datapath.sv(117) " "Verilog HDL Implicit Net warning at datapath.sv(117): created implicit net for \"DR\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LDREG datapath.sv(118) " "Verilog HDL Implicit Net warning at datapath.sv(118): created implicit net for \"LDREG\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LDCC datapath.sv(155) " "Verilog HDL Implicit Net warning at datapath.sv(155): created implicit net for \"LDCC\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LDBEN datapath.sv(157) " "Verilog HDL Implicit Net warning at datapath.sv(157): created implicit net for \"LDBEN\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LDMDR datapath.sv(184) " "Verilog HDL Implicit Net warning at datapath.sv(184): created implicit net for \"LDMDR\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LDMAR datapath.sv(194) " "Verilog HDL Implicit Net warning at datapath.sv(194): created implicit net for \"LDMAR\"" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SR1OUT register_unit.sv(33) " "Verilog HDL Implicit Net warning at register_unit.sv(33): created implicit net for \"SR1OUT\"" {  } { { "register_unit.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/register_unit.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550418926273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "lab6_toplevel.sv" "my_slc" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926291 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MIO_EN slc3.sv(42) " "Verilog HDL or VHDL warning at slc3.sv(42): object \"MIO_EN\" assigned a value but never read" {  } { { "slc3.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550418926291 "|lab6_toplevel|slc3:my_slc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(22) " "Output port \"LED\" at slc3.sv(22) has no driver" {  } { { "slc3.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550418926293 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "slc3.sv" "hex_driver3" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926321 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IR_OUT datapath.sv(34) " "Output port \"IR_OUT\" at datapath.sv(34) has no driver" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550418926322 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PC_OUT datapath.sv(35) " "Output port \"PC_OUT\" at datapath.sv(35) has no driver" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550418926322 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MAR_OUT datapath.sv(36) " "Output port \"MAR_OUT\" at datapath.sv(36) has no driver" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550418926322 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Data_from_CPU datapath.sv(38) " "Output port \"Data_from_CPU\" at datapath.sv(38) has no driver" {  } { { "datapath.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550418926322 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 slc3:my_slc\|datapath:d0\|reg16:PC " "Elaborating entity \"reg16\" for hierarchy \"slc3:my_slc\|datapath:d0\|reg16:PC\"" {  } { { "datapath.sv" "PC" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16bit_4input slc3:my_slc\|datapath:d0\|mux_16bit_4input:PCMUXinstance " "Elaborating entity \"mux_16bit_4input\" for hierarchy \"slc3:my_slc\|datapath:d0\|mux_16bit_4input:PCMUXinstance\"" {  } { { "datapath.sv" "PCMUXinstance" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT10 slc3:my_slc\|datapath:d0\|SEXT10:IRsexter10 " "Elaborating entity \"SEXT10\" for hierarchy \"slc3:my_slc\|datapath:d0\|SEXT10:IRsexter10\"" {  } { { "datapath.sv" "IRsexter10" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT8 slc3:my_slc\|datapath:d0\|SEXT8:IRsexter8 " "Elaborating entity \"SEXT8\" for hierarchy \"slc3:my_slc\|datapath:d0\|SEXT8:IRsexter8\"" {  } { { "datapath.sv" "IRsexter8" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT5 slc3:my_slc\|datapath:d0\|SEXT5:IRsexter5 " "Elaborating entity \"SEXT5\" for hierarchy \"slc3:my_slc\|datapath:d0\|SEXT5:IRsexter5\"" {  } { { "datapath.sv" "IRsexter5" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT4 slc3:my_slc\|datapath:d0\|SEXT4:IRsexter4 " "Elaborating entity \"SEXT4\" for hierarchy \"slc3:my_slc\|datapath:d0\|SEXT4:IRsexter4\"" {  } { { "datapath.sv" "IRsexter4" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16bit_2input slc3:my_slc\|datapath:d0\|mux_16bit_2input:ADDR1MUXinstance " "Elaborating entity \"mux_16bit_2input\" for hierarchy \"slc3:my_slc\|datapath:d0\|mux_16bit_2input:ADDR1MUXinstance\"" {  } { { "datapath.sv" "ADDR1MUXinstance" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit slc3:my_slc\|datapath:d0\|register_unit:regUnitInstance " "Elaborating entity \"register_unit\" for hierarchy \"slc3:my_slc\|datapath:d0\|register_unit:regUnitInstance\"" {  } { { "datapath.sv" "regUnitInstance" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926338 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SR1MUXOUT register_unit.sv(17) " "Verilog HDL warning at register_unit.sv(17): object SR1MUXOUT used but never assigned" {  } { { "register_unit.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/register_unit.sv" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1550418926339 "|lab6_toplevel|slc3:my_slc|datapath:d0|register_unit:regUnitInstance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SR1MUXOUT\[1..0\] 0 register_unit.sv(17) " "Net \"SR1MUXOUT\[1..0\]\" at register_unit.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "register_unit.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/register_unit.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1550418926339 "|lab6_toplevel|slc3:my_slc|datapath:d0|register_unit:regUnitInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3bit_2input slc3:my_slc\|datapath:d0\|register_unit:regUnitInstance\|mux_3bit_2input:DRMUX " "Elaborating entity \"mux_3bit_2input\" for hierarchy \"slc3:my_slc\|datapath:d0\|register_unit:regUnitInstance\|mux_3bit_2input:DRMUX\"" {  } { { "register_unit.sv" "DRMUX" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/register_unit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu slc3:my_slc\|datapath:d0\|alu:aluInstance " "Elaborating entity \"alu\" for hierarchy \"slc3:my_slc\|datapath:d0\|alu:aluInstance\"" {  } { { "datapath.sv" "aluInstance" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN_block slc3:my_slc\|datapath:d0\|BEN_block:BENLogic " "Elaborating entity \"BEN_block\" for hierarchy \"slc3:my_slc\|datapath:d0\|BEN_block:BENLogic\"" {  } { { "datapath.sv" "BENLogic" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux slc3:my_slc\|datapath:d0\|bus_mux:BusMuxInstance " "Elaborating entity \"bus_mux\" for hierarchy \"slc3:my_slc\|datapath:d0\|bus_mux:BusMuxInstance\"" {  } { { "datapath.sv" "BusMuxInstance" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/slc3.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "lab6_toplevel.sv" "my_test_memory" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926359 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "test_memory.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550418926360 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418926360 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slc3:my_slc\|datapath:d0\|SR1OUT " "Net \"slc3:my_slc\|datapath:d0\|SR1OUT\" is missing source, defaulting to GND" {  } { { "datapath.sv" "SR1OUT" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/datapath.sv" 107 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1550418926426 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1550418926426 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1550418927571 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[0\] GND " "Pin \"ADDR\[0\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[1\] GND " "Pin \"ADDR\[1\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[2\] GND " "Pin \"ADDR\[2\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[3\] GND " "Pin \"ADDR\[3\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[4\] GND " "Pin \"ADDR\[4\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[5\] GND " "Pin \"ADDR\[5\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[6\] GND " "Pin \"ADDR\[6\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[7\] GND " "Pin \"ADDR\[7\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[8\] GND " "Pin \"ADDR\[8\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[9\] GND " "Pin \"ADDR\[9\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[10\] GND " "Pin \"ADDR\[10\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[11\] GND " "Pin \"ADDR\[11\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[12\] GND " "Pin \"ADDR\[12\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[13\] GND " "Pin \"ADDR\[13\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[14\] GND " "Pin \"ADDR\[14\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[15\] GND " "Pin \"ADDR\[15\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550418927688 "|lab6_toplevel|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1550418927688 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550418927879 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1550418928363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550418929077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550418929077 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418929853 "|lab6_toplevel|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418929853 "|lab6_toplevel|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418929853 "|lab6_toplevel|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418929853 "|lab6_toplevel|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418929853 "|lab6_toplevel|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418929853 "|lab6_toplevel|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418929853 "|lab6_toplevel|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418929853 "|lab6_toplevel|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[8\] " "No output dependent on input pin \"S\[8\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418929853 "|lab6_toplevel|S[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[9\] " "No output dependent on input pin \"S\[9\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418929853 "|lab6_toplevel|S[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[10\] " "No output dependent on input pin \"S\[10\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418929853 "|lab6_toplevel|S[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[11\] " "No output dependent on input pin \"S\[11\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418929853 "|lab6_toplevel|S[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[12\] " "No output dependent on input pin \"S\[12\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418929853 "|lab6_toplevel|S[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[13\] " "No output dependent on input pin \"S\[13\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418929853 "|lab6_toplevel|S[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[14\] " "No output dependent on input pin \"S\[14\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418929853 "|lab6_toplevel|S[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[15\] " "No output dependent on input pin \"S\[15\]\"" {  } { { "lab6_toplevel.sv" "" { Text "C:/Users/Brock/School/ECE385/GitLab/ece385/Lab6/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550418929853 "|lab6_toplevel|S[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1550418929853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550418929883 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550418929883 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1550418929883 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550418929883 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550418929883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550418929943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 17 09:55:29 2019 " "Processing ended: Sun Feb 17 09:55:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550418929943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550418929943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550418929943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550418929943 ""}
