<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2024.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>NA</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>NA</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>NA</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>NA</SLACK_FINAL>
  <SLACK_ROUTE>NA</SLACK_ROUTE>
  <SLACK_SYNTH>NA</SLACK_SYNTH>
  <TIMING_MET>NA</TIMING_MET>
  <TNS_FINAL>NA</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>NA</TNS_SYNTH>
  <WNS_FINAL>NA</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>NA</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>148</FF>
    <LATCH>0</LATCH>
    <LUT>128</LUT>
    <SLICE>40</SLICE>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <SLICE>13300</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="my_adder_ip" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="1">control_s_axi_U</SubModules>
    <Resources FF="148" LUT="128" LogicLUT="128"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" FILE_NAME="my_adder_ip.v" ORIG_REF_NAME="my_adder_ip_control_s_axi">
    <Resources FF="148" LUT="128" LogicLUT="128"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="3.490" DATAPATH_LOGIC_DELAY="2.286" DATAPATH_NET_DELAY="1.204" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[29]/D" LOGIC_LEVELS="10" MAX_FANOUT="4" SLACK="" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="263"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="my_adder_ip.v" LINE_NUMBER="126"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[29]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="409"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.469" DATAPATH_LOGIC_DELAY="2.265" DATAPATH_NET_DELAY="1.204" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[31]/D" LOGIC_LEVELS="10" MAX_FANOUT="4" SLACK="" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="263"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="my_adder_ip.v" LINE_NUMBER="126"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[31]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="409"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.395" DATAPATH_LOGIC_DELAY="2.191" DATAPATH_NET_DELAY="1.204" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[30]/D" LOGIC_LEVELS="10" MAX_FANOUT="4" SLACK="" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="263"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="my_adder_ip.v" LINE_NUMBER="126"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[30]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="409"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.379" DATAPATH_LOGIC_DELAY="2.175" DATAPATH_NET_DELAY="1.204" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[28]/D" LOGIC_LEVELS="10" MAX_FANOUT="4" SLACK="" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="263"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="my_adder_ip.v" LINE_NUMBER="126"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[28]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="409"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.376" DATAPATH_LOGIC_DELAY="2.172" DATAPATH_NET_DELAY="1.204" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[25]/D" LOGIC_LEVELS="9" MAX_FANOUT="4" SLACK="" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_b_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="263"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c[3]_i_4" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="my_adder_ip.v" LINE_NUMBER="126"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[3]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[7]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[11]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[15]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[19]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[23]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[27]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="139"/>
    <CELL NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_c_reg[25]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="my_adder_ip_control_s_axi.v" LINE_NUMBER="409"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/my_adder_ip_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/my_adder_ip_failfast_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/my_adder_ip_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/my_adder_ip_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/my_adder_ip_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/my_adder_ip_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/my_adder_ip_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
