// Seed: 741414063
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output tri id_3,
    input wire id_4
    , id_22,
    input tri id_5,
    input tri1 id_6,
    input wand id_7,
    output supply1 id_8,
    output tri id_9,
    input supply0 id_10,
    input wire id_11,
    input wire id_12,
    input tri0 id_13,
    input wand id_14,
    input supply0 id_15,
    input uwire id_16,
    output supply1 id_17,
    output tri0 id_18,
    input supply1 id_19,
    output supply1 id_20
);
  assign id_18 = id_19;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    output logic id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output logic id_6,
    input supply1 id_7,
    input wor id_8,
    input supply1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri id_12
);
  initial begin : LABEL_0
    id_6 <= -1;
    id_2 = -1 < -1'b0;
  end
  module_0 modCall_1 (
      id_11,
      id_5,
      id_3,
      id_3,
      id_11,
      id_12,
      id_7,
      id_12,
      id_3,
      id_3,
      id_1,
      id_10,
      id_12,
      id_8,
      id_8,
      id_12,
      id_7,
      id_3,
      id_3,
      id_4,
      id_0
  );
endmodule
