<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE Machine [
<!ELEMENT Machine (PunctChar*, Field*, FileChannel*, Register*, RegisterArray*, ConditionBit*, RAM*, Set*, Test*, Increment*, Shift*, Logical*, Arithmetic*, Branch*, TransferRtoR*, TransferRtoA*, TransferAtoR*, Decode*, SetCondBit*, IO*, MemoryAccess*, End, Comment*, EQU*, FetchSequence, MachineInstruction*, HighlightingInfo?, LoadingInfo?, ModuleWindowsInfo?) >
<!ATTLIST Machine name CDATA "unnamed">
<!ELEMENT PunctChar EMPTY>
<!ATTLIST PunctChar char CDATA #REQUIRED use  (symbol|token|label|comment|pseudo|illegal) #REQUIRED>
<!ELEMENT Field (FieldValue*)>
<!ATTLIST Field name CDATA #REQUIRED type  (required|optional|ignored) #REQUIRED numBits CDATA #REQUIRED relativity (absolute|pcRelativePreIncr|pcRelativePostIncr) #REQUIRED defaultValue CDATA #REQUIRED signed (true|false) #REQUIRED offset CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT FieldValue EMPTY>
<!ATTLIST FieldValue name CDATA #REQUIRED value CDATA #REQUIRED>
<!ELEMENT FileChannel EMPTY>
<!ATTLIST FileChannel file CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Register EMPTY>
<!ATTLIST Register name CDATA #REQUIRED width CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT RegisterArray (Register+)>
<!ATTLIST RegisterArray name CDATA #REQUIRED width CDATA #REQUIRED length CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT ConditionBit EMPTY>
<!ATTLIST ConditionBit name CDATA #REQUIRED bit CDATA #REQUIRED register IDREF #REQUIRED halt (true|false) "false" id ID #REQUIRED>
<!ELEMENT RAM EMPTY>
<!ATTLIST RAM name CDATA #REQUIRED length CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Increment EMPTY>
<!ATTLIST Increment name CDATA #REQUIRED register IDREF #REQUIRED overflowBit IDREF #IMPLIED delta CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Arithmetic EMPTY>
<!ATTLIST Arithmetic name CDATA #REQUIRED type (ADD|SUBTRACT|MULTIPLY|DIVIDE) #REQUIRED source1 IDREF #REQUIRED source2 IDREF #REQUIRED destination IDREF #REQUIRED overflowBit IDREF #IMPLIED  carryBit IDREF #IMPLIED  id ID #REQUIRED>
<!ELEMENT TransferRtoR EMPTY>
<!ATTLIST TransferRtoR name CDATA #REQUIRED source IDREF #REQUIRED srcStartBit CDATA #REQUIRED dest IDREF #REQUIRED destStartBit CDATA #REQUIRED numBits CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT TransferRtoA EMPTY>
<!ATTLIST TransferRtoA name CDATA #REQUIRED source IDREF #REQUIRED srcStartBit CDATA #REQUIRED dest IDREF #REQUIRED destStartBit CDATA #REQUIRED numBits CDATA #REQUIRED index IDREF #REQUIRED indexStart CDATA #IMPLIED indexNumBits CDATA #IMPLIED id ID #REQUIRED>
<!ELEMENT TransferAtoR EMPTY>
<!ATTLIST TransferAtoR name CDATA #REQUIRED source IDREF #REQUIRED srcStartBit CDATA #REQUIRED dest IDREF #REQUIRED destStartBit CDATA #REQUIRED numBits CDATA #REQUIRED index IDREF #REQUIRED indexStart CDATA #IMPLIED indexNumBits CDATA #IMPLIED id ID #REQUIRED>
<!ELEMENT Shift EMPTY>
<!ATTLIST Shift name CDATA #REQUIRED source IDREF #REQUIRED destination IDREF #REQUIRED type (logical | arithmetic | cyclic) #REQUIRED direction (right | left) #REQUIRED distance CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Branch EMPTY>
<!ATTLIST Branch name CDATA #REQUIRED amount CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Logical EMPTY>
<!ATTLIST Logical name CDATA #REQUIRED source1 IDREF #REQUIRED source2 IDREF #REQUIRED destination IDREF #REQUIRED type (AND | OR | NAND | NOR | XOR | NOT) #REQUIRED id ID #REQUIRED>
<!ELEMENT Set EMPTY>
<!ATTLIST Set name CDATA #REQUIRED register IDREF #REQUIRED start CDATA #REQUIRED numBits CDATA #REQUIRED value CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Test EMPTY >
<!ATTLIST Test name CDATA #REQUIRED register IDREF #REQUIRED start CDATA #REQUIRED numBits CDATA #REQUIRED comparison (EQ | NE | LT | GT | LE | GE ) #REQUIRED value CDATA #REQUIRED omission CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Decode EMPTY >
<!ATTLIST Decode name CDATA #REQUIRED ir IDREF #REQUIRED id ID #REQUIRED>
<!ELEMENT IO EMPTY >
<!ATTLIST IO name CDATA #REQUIRED direction (input | output) #REQUIRED type (integer | ascii | unicode) #REQUIRED buffer IDREF #REQUIRED connection CDATA #IMPLIED id ID #REQUIRED>
<!ELEMENT MemoryAccess EMPTY >
<!ATTLIST MemoryAccess name CDATA #REQUIRED direction (read | write ) #REQUIRED memory IDREF #REQUIRED data IDREF #REQUIRED address IDREF #REQUIRED id ID #REQUIRED>
<!ELEMENT SetCondBit EMPTY >
<!ATTLIST SetCondBit name CDATA #REQUIRED bit IDREF #REQUIRED value (0 | 1) #REQUIRED id ID #REQUIRED>
<!ELEMENT End EMPTY>
<!ATTLIST End id ID #REQUIRED>
<!ELEMENT Comment EMPTY>
<!ATTLIST Comment name CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Microinstruction EMPTY>
<!ATTLIST Microinstruction microRef IDREF #REQUIRED>
<!ELEMENT MachineInstruction (Microinstruction*)>
<!ATTLIST MachineInstruction name CDATA #REQUIRED opcode CDATA #REQUIRED format CDATA #REQUIRED>
<!ELEMENT FetchSequence (Microinstruction*) >
<!ELEMENT EQU EMPTY>
<!ATTLIST EQU name CDATA #REQUIRED value CDATA #REQUIRED>
<!ELEMENT HighlightingInfo (RegisterRAMPair*)>
<!ELEMENT RegisterRAMPair EMPTY>
<!ATTLIST RegisterRAMPair register IDREF #REQUIRED ram IDREF #REQUIRED dynamic (true|false) #REQUIRED>
<!ELEMENT LoadingInfo EMPTY>
<!ATTLIST LoadingInfo ram IDREF #IMPLIED startingAddress CDATA "0">
<!ELEMENT ModuleWindowsInfo ((RegisterWindowInfo | RegisterArrayWindowInfo | RAMWindowInfo)*) >
<!ELEMENT RegisterWindowInfo EMPTY>
<!ATTLIST RegisterWindowInfo top CDATA "50" left CDATA "50" width CDATA "300" height CDATA "150" base (Decimal|Binary|Hexadecimal|Ascii|UnsignedDec|Unicode)  "Decimal">
<!ELEMENT RegisterArrayWindowInfo EMPTY>
<!ATTLIST RegisterArrayWindowInfo array IDREF #REQUIRED top CDATA "50" left CDATA "50" width CDATA "300" height CDATA "150" base (Decimal|Binary|Hexadecimal|Ascii|UnsignedDec|Unicode) "Decimal">
<!ELEMENT RAMWindowInfo EMPTY>
<!ATTLIST RAMWindowInfo ram IDREF #REQUIRED cellSize CDATA "1" top CDATA "50" left CDATA "50" width CDATA "450" height CDATA "450" contentsbase (Decimal|Binary|Hexadecimal|Ascii|UnsignedDec|Unicode) "Decimal" addressbase (Decimal|Binary|Hexadecimal) "Decimal">
]>

<Machine name="mul" >
	<!--............. Punctuation Options .............-->
	<PunctChar char="!" use="symbol" />
	<PunctChar char="#" use="symbol" />
	<PunctChar char="$" use="symbol" />
	<PunctChar char="%" use="symbol" />
	<PunctChar char="&amp;" use="symbol" />
	<PunctChar char="^" use="symbol" />
	<PunctChar char="_" use="symbol" />
	<PunctChar char="`" use="symbol" />
	<PunctChar char="*" use="symbol" />
	<PunctChar char="?" use="symbol" />
	<PunctChar char="@" use="symbol" />
	<PunctChar char="~" use="symbol" />
	<PunctChar char="+" use="symbol" />
	<PunctChar char="-" use="symbol" />
	<PunctChar char="(" use="token" />
	<PunctChar char=")" use="token" />
	<PunctChar char="," use="token" />
	<PunctChar char="/" use="token" />
	<PunctChar char="=" use="token" />
	<PunctChar char="[" use="token" />
	<PunctChar char="\" use="token" />
	<PunctChar char="]" use="token" />
	<PunctChar char="{" use="token" />
	<PunctChar char="|" use="token" />
	<PunctChar char="}" use="token" />
	<PunctChar char="." use="pseudo" />
	<PunctChar char=":" use="label" />
	<PunctChar char=";" use="comment" />

	<!--......... machine instruction fields ............-->
	<Field name="addr" type="required" numBits="12" relativity="absolute" signed="false" offset="0" defaultValue="0" id="Field17408337">
	</Field>
	<Field name="unused" type="ignored" numBits="12" relativity="absolute" signed="true" offset="0" defaultValue="0" id="Field74d2f0fe">
	</Field>
	<Field name="op" type="required" numBits="4" relativity="absolute" signed="false" offset="0" defaultValue="0" id="Field103ea470">
	</Field>

	<!--............. FileChannels .................-->
	<!-- none -->

	<!--............. registers .....................-->
	<Register name="R0" width="16" id="module.Register4ca6423f" />
	<Register name="R1" width="16" id="module.Register21cf8fdb" />
	<Register name="acc" width="16" id="module.Register5f4c2bb5" />
	<Register name="ir" width="16" id="module.Register59f2c32e" />
	<Register name="mar" width="12" id="module.Register27bbc595" />
	<Register name="mdr" width="16" id="module.Register7a5737ee" />
	<Register name="pc" width="12" id="module.Register4478ba92" />
	<Register name="status" width="3" id="module.Registerb5cfa80" />

	<!--............. register arrays ...............-->
	<!-- none -->

	<!--............. condition bits ................-->
	<ConditionBit name="halt-bit" bit="0" register="module.Registerb5cfa80" halt="true" id="module.ConditionBit72b20113" />

	<!--............. rams ..........................-->
	<RAM name="Main" length="128" id="module.RAM3119a0ec" />

	<!--............. set ...........................-->
	<Set name="clrR1" register="module.Register21cf8fdb" start="0" numBits="16" value="0" id="microinstruction.CpusimSet24bdef97" />

	<!--............. test ..........................-->
	<Test name="if(acc!=0)skip-1" register="module.Register5f4c2bb5" start="0" numBits="16" comparison="NE" value="0" omission="1" id="microinstruction.Test30b42077" />
	<Test name="if(acc&gt;=0)skip-1" register="module.Register5f4c2bb5" start="0" numBits="16" comparison="GE" value="0" omission="1" id="microinstruction.Test5cd0541b" />

	<!--............. increment .....................-->
	<Increment name="Inc2-pc" register="module.Register4478ba92" overflowBit="module.ConditionBit72b20113" delta="2" id="microinstruction.Increment3e886c0b" />
	<Increment name="dec-acc" register="module.Register5f4c2bb5" overflowBit="module.ConditionBit72b20113" delta="65535" id="microinstruction.Increment5822aa15" />

	<!--............. shift .........................-->
	<!-- none -->

	<!--............. logical .......................-->
	<!-- none -->

	<!--............. arithmetic ....................-->
	<Arithmetic name="R1&lt;-R1+R0" type="ADD" source1="module.Register4ca6423f" source2="module.Register21cf8fdb" destination="module.Register21cf8fdb" id="microinstruction.Arithmetic3f1c35c8" />
	<Arithmetic name="acc*mdr-&gt;acc" type="MULTIPLY" source1="module.Register5f4c2bb5" source2="module.Register7a5737ee" destination="module.Register5f4c2bb5" overflowBit="module.ConditionBit72b20113" id="microinstruction.Arithmetic534c8254" />
	<Arithmetic name="acc+mdr-&gt;acc" type="ADD" source1="module.Register5f4c2bb5" source2="module.Register7a5737ee" destination="module.Register5f4c2bb5" overflowBit="module.ConditionBit72b20113" id="microinstruction.Arithmeticd6274aa" />
	<Arithmetic name="acc-mdr-&gt;acc" type="SUBTRACT" source1="module.Register5f4c2bb5" source2="module.Register7a5737ee" destination="module.Register5f4c2bb5" overflowBit="module.ConditionBit72b20113" id="microinstruction.Arithmetic70f7a939" />
	<Arithmetic name="acc/mdr-&gt;acc" type="DIVIDE" source1="module.Register5f4c2bb5" source2="module.Register7a5737ee" destination="module.Register5f4c2bb5" overflowBit="module.ConditionBit72b20113" id="microinstruction.Arithmetic67a567d4" />
	<Arithmetic name="acc&lt;-acc*R0" type="MULTIPLY" source1="module.Register5f4c2bb5" source2="module.Register4ca6423f" destination="module.Register5f4c2bb5" overflowBit="module.ConditionBit72b20113" id="microinstruction.Arithmetic50cc0756" />
	<Arithmetic name="acc&lt;-acc+mdr" type="ADD" source1="module.Register5f4c2bb5" source2="module.Register7a5737ee" destination="module.Register5f4c2bb5" overflowBit="module.ConditionBit72b20113" id="microinstruction.Arithmetic4e15fec1" />

	<!--............. branch ........................-->
	<!-- none -->

	<!--............. transferRtoR ..................-->
	<TransferRtoR name="MAR&lt;-IR[operand]" source="module.Register59f2c32e" srcStartBit="4" dest="module.Register27bbc595" destStartBit="0" numBits="12" id="microinstruction.TransferRtoR366385b" />
	<TransferRtoR name="R0&lt;-acc" source="module.Register5f4c2bb5" srcStartBit="0" dest="module.Register4ca6423f" destStartBit="0" numBits="16" id="microinstruction.TransferRtoR4f316424" />
	<TransferRtoR name="R1&lt;-R0" source="module.Register4ca6423f" srcStartBit="0" dest="module.Register21cf8fdb" destStartBit="0" numBits="16" id="microinstruction.TransferRtoR15141533" />
	<TransferRtoR name="R1&lt;-acc" source="module.Register5f4c2bb5" srcStartBit="0" dest="module.Register21cf8fdb" destStartBit="0" numBits="16" id="microinstruction.TransferRtoR2d4cdff4" />
	<TransferRtoR name="acc-&gt;mdr" source="module.Register5f4c2bb5" srcStartBit="0" dest="module.Register7a5737ee" destStartBit="0" numBits="16" id="microinstruction.TransferRtoR7f773c23" />
	<TransferRtoR name="acc&lt;-R1" source="module.Register21cf8fdb" srcStartBit="0" dest="module.Register5f4c2bb5" destStartBit="0" numBits="16" id="microinstruction.TransferRtoR511812c9" />
	<TransferRtoR name="ir(4-15)-&gt;mar" source="module.Register59f2c32e" srcStartBit="4" dest="module.Register27bbc595" destStartBit="0" numBits="12" id="microinstruction.TransferRtoR1ef526fa" />
	<TransferRtoR name="ir(4-15)-&gt;pc" source="module.Register59f2c32e" srcStartBit="4" dest="module.Register4478ba92" destStartBit="0" numBits="12" id="microinstruction.TransferRtoR2c63619f" />
	<TransferRtoR name="mar-&gt;pc" source="module.Register27bbc595" srcStartBit="0" dest="module.Register4478ba92" destStartBit="0" numBits="12" id="microinstruction.TransferRtoR68373073" />
	<TransferRtoR name="mdr-&gt;acc" source="module.Register7a5737ee" srcStartBit="0" dest="module.Register5f4c2bb5" destStartBit="0" numBits="16" id="microinstruction.TransferRtoR2e678f72" />
	<TransferRtoR name="mdr-&gt;ir" source="module.Register7a5737ee" srcStartBit="0" dest="module.Register59f2c32e" destStartBit="0" numBits="16" id="microinstruction.TransferRtoR1912aeb2" />
	<TransferRtoR name="pc-&gt;mar" source="module.Register4478ba92" srcStartBit="0" dest="module.Register27bbc595" destStartBit="0" numBits="12" id="microinstruction.TransferRtoR2e4a5b96" />

	<!--............. transferRtoA ..................-->
	<!-- none -->

	<!--............. transferAtoR ..................-->
	<!-- none -->

	<!--............. decode ........................-->
	<Decode name="decode-ir" ir="module.Register59f2c32e" id="microinstruction.Decode7f2f4284" />

	<!--............. set condition bit .............-->
	<SetCondBit name="set-halt-bit" bit="module.ConditionBit72b20113" value="1" id="microinstruction.SetCondBit6da15e0c" />

	<!--............. io ............................-->
	<IO name="input-int-&gt;acc" direction="input" type="integer" buffer="module.Register5f4c2bb5" connection="[console]" id="microinstruction.IO614a0a34" />
	<IO name="output-acc-&gt;int" direction="output" type="integer" buffer="module.Register5f4c2bb5" connection="[console]" id="microinstruction.IO1da06b60" />

	<!--............. memory access .................-->
	<MemoryAccess name="Main[mar]-&gt;mdr" direction="read" memory="module.RAM3119a0ec" data="module.Register7a5737ee" address="module.Register27bbc595" id="microinstruction.MemoryAccess181e2132" />
	<MemoryAccess name="mdr-&gt;Main[mar]" direction="write" memory="module.RAM3119a0ec" data="module.Register7a5737ee" address="module.Register27bbc595" id="microinstruction.MemoryAccess7f284d03" />
	<MemoryAccess name="mdr&lt;-Main" direction="read" memory="module.RAM3119a0ec" data="module.Register7a5737ee" address="module.Register27bbc595" id="microinstruction.MemoryAccess4e82f378" />

	<!--............. end ...........................-->
	<End id="microinstruction.End50e77aa3" />

	<!--............. comment ...........................-->
	<!-- none -->

	<!--............. global equs ..................-->
	<!-- none -->

	<!--............. fetch sequence ................-->
	<FetchSequence>
		<Microinstruction microRef="microinstruction.TransferRtoR2e4a5b96" />
		<Microinstruction microRef="microinstruction.MemoryAccess181e2132" />
		<Microinstruction microRef="microinstruction.TransferRtoR1912aeb2" />
		<Microinstruction microRef="microinstruction.Increment3e886c0b" />
		<Microinstruction microRef="microinstruction.Decode7f2f4284" />
	</FetchSequence>

	<!--............. machine instructions ..........-->

	<MachineInstruction name="MOV1toACC" opcode="6" format="op unused" >
		<Microinstruction microRef="microinstruction.TransferRtoR511812c9" />
		<Microinstruction microRef="microinstruction.End50e77aa3" />
	</MachineInstruction>

	<MachineInstruction name="DECACC" opcode="8" format="op unused" >
		<Microinstruction microRef="microinstruction.Increment5822aa15" />
		<Microinstruction microRef="microinstruction.End50e77aa3" />
	</MachineInstruction>

	<MachineInstruction name="ADD0t1" opcode="f" format="op unused" >
		<Microinstruction microRef="microinstruction.Arithmetic3f1c35c8" />
		<Microinstruction microRef="microinstruction.End50e77aa3" />
	</MachineInstruction>

	<MachineInstruction name="CLR1" opcode="e" format="op unused" >
		<Microinstruction microRef="microinstruction.CpusimSet24bdef97" />
		<Microinstruction microRef="microinstruction.End50e77aa3" />
	</MachineInstruction>

	<MachineInstruction name="MUL" opcode="d" format="op unused" >
		<Microinstruction microRef="microinstruction.Arithmetic50cc0756" />
		<Microinstruction microRef="microinstruction.End50e77aa3" />
	</MachineInstruction>

	<MachineInstruction name="LOAD0" opcode="c" format="op unused" >
		<Microinstruction microRef="microinstruction.TransferRtoR4f316424" />
		<Microinstruction microRef="microinstruction.End50e77aa3" />
	</MachineInstruction>

	<MachineInstruction name="stop" opcode="0" format="op unused" >
		<Microinstruction microRef="microinstruction.SetCondBit6da15e0c" />
		<Microinstruction microRef="microinstruction.End50e77aa3" />
	</MachineInstruction>

	<MachineInstruction name="load" opcode="1" format="op addr" >
		<Microinstruction microRef="microinstruction.TransferRtoR1ef526fa" />
		<Microinstruction microRef="microinstruction.MemoryAccess181e2132" />
		<Microinstruction microRef="microinstruction.TransferRtoR2e678f72" />
		<Microinstruction microRef="microinstruction.End50e77aa3" />
	</MachineInstruction>

	<MachineInstruction name="store" opcode="2" format="op addr" >
		<Microinstruction microRef="microinstruction.TransferRtoR1ef526fa" />
		<Microinstruction microRef="microinstruction.TransferRtoR7f773c23" />
		<Microinstruction microRef="microinstruction.MemoryAccess7f284d03" />
		<Microinstruction microRef="microinstruction.End50e77aa3" />
	</MachineInstruction>

	<MachineInstruction name="read" opcode="3" format="op unused" >
		<Microinstruction microRef="microinstruction.IO614a0a34" />
		<Microinstruction microRef="microinstruction.End50e77aa3" />
	</MachineInstruction>

	<MachineInstruction name="write" opcode="4" format="op unused" >
		<Microinstruction microRef="microinstruction.IO1da06b60" />
		<Microinstruction microRef="microinstruction.End50e77aa3" />
	</MachineInstruction>

	<MachineInstruction name="add" opcode="5" format="op addr" >
		<Microinstruction microRef="microinstruction.TransferRtoR1ef526fa" />
		<Microinstruction microRef="microinstruction.MemoryAccess181e2132" />
		<Microinstruction microRef="microinstruction.Arithmeticd6274aa" />
		<Microinstruction microRef="microinstruction.End50e77aa3" />
	</MachineInstruction>

	<MachineInstruction name="multiply" opcode="7" format="op addr" >
		<Microinstruction microRef="microinstruction.TransferRtoR1ef526fa" />
		<Microinstruction microRef="microinstruction.MemoryAccess181e2132" />
		<Microinstruction microRef="microinstruction.Arithmetic534c8254" />
		<Microinstruction microRef="microinstruction.End50e77aa3" />
	</MachineInstruction>

	<MachineInstruction name="jump" opcode="9" format="op addr" >
		<Microinstruction microRef="microinstruction.TransferRtoR2c63619f" />
		<Microinstruction microRef="microinstruction.End50e77aa3" />
	</MachineInstruction>

	<MachineInstruction name="jmpz" opcode="a" format="op addr" >
		<Microinstruction microRef="microinstruction.Test30b42077" />
		<Microinstruction microRef="microinstruction.TransferRtoR2c63619f" />
		<Microinstruction microRef="microinstruction.End50e77aa3" />
	</MachineInstruction>

	<MachineInstruction name="jmpn" opcode="b" format="op addr" >
		<Microinstruction microRef="microinstruction.Test5cd0541b" />
		<Microinstruction microRef="microinstruction.TransferRtoR2c63619f" />
		<Microinstruction microRef="microinstruction.End50e77aa3" />
	</MachineInstruction>

	<!--............. highlighting info .............-->
	<HighlightingInfo>
		<RegisterRAMPair register="module.Register4478ba92" ram="module.RAM3119a0ec" dynamic="false" />
	</HighlightingInfo>

	<!--............. loading info ..................-->
	<LoadingInfo ram="module.RAM3119a0ec" startingAddress="0" />

	<!--............. module window info ............-->
	<ModuleWindowsInfo>
		<RAMWindowInfo ram="module.RAM3119a0ec" cellSize="2" contentsbase="Binary" addressbase="Decimal" 
			top="4" left="866" width="488" height="648" />
		<RegisterWindowInfo base="Binary" 
			top="5" left="458" width="398" height="273" />
	</ModuleWindowsInfo>

</Machine>
