--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf -ucf
mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19570930 paths analyzed, 4362 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.420ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/alu_out_mem_31 (SLICE_X100Y101.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/alu_out_mem_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 1)
  Clock Path Skew:      -0.675ns (3.696 - 4.371)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/alu_out_mem_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y17.AMUX   Tshcko                0.287   BTN_SCAN/btn_x<2>
                                                       BTN_SCAN/result_16
    SLICE_X117Y87.A2     net (fanout=5)        2.380   BTN_SCAN/result<16>
    SLICE_X117Y87.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X100Y101.CE    net (fanout=126)      1.083   MIPS/MIPS_CORE/exe_en
    SLICE_X100Y101.CLK   Tceck                 0.201   MIPS/MIPS_CORE/DATAPATH/alu_out_mem<31>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_31
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (0.531ns logic, 3.463ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/alu_out_mem_31 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.034ns (Levels of Logic = 1)
  Clock Path Skew:      -0.581ns (1.002 - 1.583)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/alu_out_mem_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y2.AQ      Tcko                  0.223   rst_all
                                                       rst_all
    SLICE_X117Y87.A4     net (fanout=115)      2.484   rst_all
    SLICE_X117Y87.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X100Y101.CE    net (fanout=126)      1.083   MIPS/MIPS_CORE/exe_en
    SLICE_X100Y101.CLK   Tceck                 0.201   MIPS/MIPS_CORE/DATAPATH/alu_out_mem<31>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_31
    -------------------------------------------------  ---------------------------
    Total                                      4.034ns (0.467ns logic, 3.567ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     97.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CONTROLLER/debug_step_prev (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/alu_out_mem_31 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.169ns (Levels of Logic = 1)
  Clock Path Skew:      -0.296ns (1.002 - 1.298)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CONTROLLER/debug_step_prev to MIPS/MIPS_CORE/DATAPATH/alu_out_mem_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y87.BQ     Tcko                  0.223   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X117Y87.A1     net (fanout=2)        0.619   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X117Y87.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X100Y101.CE    net (fanout=126)      1.083   MIPS/MIPS_CORE/exe_en
    SLICE_X100Y101.CLK   Tceck                 0.201   MIPS/MIPS_CORE/DATAPATH/alu_out_mem<31>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_31
    -------------------------------------------------  ---------------------------
    Total                                      2.169ns (0.467ns logic, 1.702ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/alu_out_mem_29 (SLICE_X102Y102.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/alu_out_mem_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 1)
  Clock Path Skew:      -0.675ns (3.696 - 4.371)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/alu_out_mem_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y17.AMUX   Tshcko                0.287   BTN_SCAN/btn_x<2>
                                                       BTN_SCAN/result_16
    SLICE_X117Y87.A2     net (fanout=5)        2.380   BTN_SCAN/result<16>
    SLICE_X117Y87.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X102Y102.CE    net (fanout=126)      1.086   MIPS/MIPS_CORE/exe_en
    SLICE_X102Y102.CLK   Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/alu_out_mem<30>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_29
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (0.508ns logic, 3.466ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/alu_out_mem_29 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.014ns (Levels of Logic = 1)
  Clock Path Skew:      -0.581ns (1.002 - 1.583)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/alu_out_mem_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y2.AQ      Tcko                  0.223   rst_all
                                                       rst_all
    SLICE_X117Y87.A4     net (fanout=115)      2.484   rst_all
    SLICE_X117Y87.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X102Y102.CE    net (fanout=126)      1.086   MIPS/MIPS_CORE/exe_en
    SLICE_X102Y102.CLK   Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/alu_out_mem<30>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_29
    -------------------------------------------------  ---------------------------
    Total                                      4.014ns (0.444ns logic, 3.570ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     97.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CONTROLLER/debug_step_prev (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/alu_out_mem_29 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.149ns (Levels of Logic = 1)
  Clock Path Skew:      -0.296ns (1.002 - 1.298)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CONTROLLER/debug_step_prev to MIPS/MIPS_CORE/DATAPATH/alu_out_mem_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y87.BQ     Tcko                  0.223   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X117Y87.A1     net (fanout=2)        0.619   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X117Y87.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X102Y102.CE    net (fanout=126)      1.086   MIPS/MIPS_CORE/exe_en
    SLICE_X102Y102.CLK   Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/alu_out_mem<30>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_29
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (0.444ns logic, 1.705ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/alu_out_mem_30 (SLICE_X102Y102.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/alu_out_mem_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 1)
  Clock Path Skew:      -0.675ns (3.696 - 4.371)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/alu_out_mem_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y17.AMUX   Tshcko                0.287   BTN_SCAN/btn_x<2>
                                                       BTN_SCAN/result_16
    SLICE_X117Y87.A2     net (fanout=5)        2.380   BTN_SCAN/result<16>
    SLICE_X117Y87.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X102Y102.CE    net (fanout=126)      1.086   MIPS/MIPS_CORE/exe_en
    SLICE_X102Y102.CLK   Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/alu_out_mem<30>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_30
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (0.508ns logic, 3.466ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/alu_out_mem_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.014ns (Levels of Logic = 1)
  Clock Path Skew:      -0.581ns (1.002 - 1.583)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/alu_out_mem_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y2.AQ      Tcko                  0.223   rst_all
                                                       rst_all
    SLICE_X117Y87.A4     net (fanout=115)      2.484   rst_all
    SLICE_X117Y87.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X102Y102.CE    net (fanout=126)      1.086   MIPS/MIPS_CORE/exe_en
    SLICE_X102Y102.CLK   Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/alu_out_mem<30>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_30
    -------------------------------------------------  ---------------------------
    Total                                      4.014ns (0.444ns logic, 3.570ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     97.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/CONTROLLER/debug_step_prev (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/alu_out_mem_30 (FF)
  Requirement:          100.000ns
  Data Path Delay:      2.149ns (Levels of Logic = 1)
  Clock Path Skew:      -0.296ns (1.002 - 1.298)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/CONTROLLER/debug_step_prev to MIPS/MIPS_CORE/DATAPATH/alu_out_mem_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y87.BQ     Tcko                  0.223   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X117Y87.A1     net (fanout=2)        0.619   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
    SLICE_X117Y87.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_en11
    SLICE_X102Y102.CE    net (fanout=126)      1.086   MIPS/MIPS_CORE/exe_en
    SLICE_X102Y102.CLK   Tceck                 0.178   MIPS/MIPS_CORE/DATAPATH/alu_out_mem<30>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_30
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (0.444ns logic, 1.705ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/alu_out_wb_23 (SLICE_X111Y97.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/alu_out_mem_23 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/alu_out_wb_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (0.762 - 0.497)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/alu_out_mem_23 to MIPS/MIPS_CORE/DATAPATH/alu_out_wb_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y102.AQ    Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/alu_out_mem<23>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_23
    SLICE_X111Y97.DX     net (fanout=5)        0.245   MIPS/MIPS_CORE/DATAPATH/alu_out_mem<23>
    SLICE_X111Y97.CLK    Tckdi       (-Th)     0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_wb<23>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_wb_23
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (0.057ns logic, 0.245ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_exe_29 (SLICE_X115Y104.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_29 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_exe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.690 - 0.551)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_29 to MIPS/MIPS_CORE/DATAPATH/inst_data_exe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y98.AQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/inst_data_id<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_29
    SLICE_X115Y104.DX    net (fanout=19)       0.204   MIPS/MIPS_CORE/DATAPATH/inst_data_id<29>
    SLICE_X115Y104.CLK   Tckdi       (-Th)     0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<29>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.057ns logic, 0.204ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_7 (SLICE_X101Y88.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/fwd_b_data_exe_7 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rt_mem_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.077 - 0.063)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/fwd_b_data_exe_7 to MIPS/MIPS_CORE/DATAPATH/data_rt_mem_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y89.CQ     Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/fwd_b_data_exe<7>
                                                       MIPS/MIPS_CORE/DATAPATH/fwd_b_data_exe_7
    SLICE_X101Y88.DX     net (fanout=2)        0.103   MIPS/MIPS_CORE/DATAPATH/fwd_b_data_exe<7>
    SLICE_X101Y88.CLK    Tckdi       (-Th)     0.049   MIPS/MIPS_CORE/DATAPATH/mem_din_wb<9>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_mem_7
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.051ns logic, 0.103ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X3Y37.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X3Y37.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA/CLK
  Location pin: SLICE_X94Y88.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 50601 paths analyzed, 1318 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.244ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMB (SLICE_X78Y92.BI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.289ns (Levels of Logic = 1)
  Clock Path Skew:      -0.307ns (3.844 - 4.151)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y91.BMUX   Tshcko                0.812   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X103Y92.D2     net (fanout=1)        0.711   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X103Y92.D      Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X78Y92.BI      net (fanout=1)        0.612   debug_data<2>
    SLICE_X78Y92.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.289ns (0.966ns logic, 1.323ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 1)
  Clock Path Skew:      -0.307ns (3.844 - 4.151)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y92.CQ     Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2
    SLICE_X103Y92.D5     net (fanout=1)        0.404   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
    SLICE_X103Y92.D      Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X78Y92.BI      net (fanout=1)        0.612   debug_data<2>
    SLICE_X78Y92.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.377ns logic, 1.016ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.416ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.541 - 0.588)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y89.DQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_3
    SLICE_X77Y91.A1      net (fanout=7)        0.597   VGA/v_count<3>
    SLICE_X77Y91.AMUX    Tilo                  0.142   VGA_DEBUG/Sh1501
                                                       VGA_DEBUG/Msub_row_addr_xor<4>111
    SLICE_X76Y91.B4      net (fanout=34)       0.394   VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X76Y91.B       Tilo                  0.043   VGA_DEBUG/Sh148
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X114Y91.B5     net (fanout=103)      1.394   debug_addr<4>
    SLICE_X114Y91.BMUX   Tilo                  0.146   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X103Y92.D2     net (fanout=1)        0.711   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X103Y92.D      Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X78Y92.BI      net (fanout=1)        0.612   debug_data<2>
    SLICE_X78Y92.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.416ns (0.708ns logic, 3.708ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMA_D1 (SLICE_X78Y92.AX), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.205ns (Levels of Logic = 1)
  Clock Path Skew:      -0.307ns (3.844 - 4.151)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1 to VGA_DEBUG/Mram_data_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y91.A      Tshcko                0.696   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1
    SLICE_X106Y92.D1     net (fanout=1)        0.581   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<1>
    SLICE_X106Y92.D      Tilo                  0.043   debug_data<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data121
    SLICE_X78Y92.AX      net (fanout=1)        0.745   debug_data<1>
    SLICE_X78Y92.CLK     Tds                   0.140   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (0.879ns logic, 1.326ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.629ns (Levels of Logic = 1)
  Clock Path Skew:      -0.308ns (3.844 - 4.152)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1 to VGA_DEBUG/Mram_data_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y94.CQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1
    SLICE_X106Y92.D5     net (fanout=1)        0.442   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
    SLICE_X106Y92.D      Tilo                  0.043   debug_data<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data121
    SLICE_X78Y92.AX      net (fanout=1)        0.745   debug_data<1>
    SLICE_X78Y92.CLK     Tds                   0.140   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.629ns (0.442ns logic, 1.187ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.343ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.541 - 0.588)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y89.DQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_3
    SLICE_X77Y91.A1      net (fanout=7)        0.597   VGA/v_count<3>
    SLICE_X77Y91.AMUX    Tilo                  0.142   VGA_DEBUG/Sh1501
                                                       VGA_DEBUG/Msub_row_addr_xor<4>111
    SLICE_X76Y91.B4      net (fanout=34)       0.394   VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X76Y91.B       Tilo                  0.043   VGA_DEBUG/Sh148
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X114Y91.A5     net (fanout=103)      1.392   debug_addr<4>
    SLICE_X114Y91.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1
    SLICE_X106Y92.D1     net (fanout=1)        0.581   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<1>
    SLICE_X106Y92.D      Tilo                  0.043   debug_data<1>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data121
    SLICE_X78Y92.AX      net (fanout=1)        0.745   debug_data<1>
    SLICE_X78Y92.CLK     Tds                   0.140   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (0.634ns logic, 3.709ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf4_RAMC (SLICE_X78Y93.CI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.155ns (Levels of Logic = 1)
  Clock Path Skew:      -0.307ns (3.844 - 4.151)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC to VGA_DEBUG/Mram_data_buf4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y96.CMUX   Tshcko                0.797   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC
    SLICE_X105Y96.A2     net (fanout=1)        0.441   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<22>
    SLICE_X105Y96.A      Tilo                  0.043   debug_data<20>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data151
    SLICE_X78Y93.CI      net (fanout=1)        0.762   debug_data<22>
    SLICE_X78Y93.CLK     Tds                   0.112   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      2.155ns (0.952ns logic, 1.203ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_22 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.783ns (Levels of Logic = 1)
  Clock Path Skew:      -0.309ns (3.844 - 4.153)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_22 to VGA_DEBUG/Mram_data_buf4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y97.CQ     Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<22>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_22
    SLICE_X105Y96.A1     net (fanout=1)        0.643   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<22>
    SLICE_X105Y96.A      Tilo                  0.043   debug_data<20>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data151
    SLICE_X78Y93.CI      net (fanout=1)        0.762   debug_data<22>
    SLICE_X78Y93.CLK     Tds                   0.112   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.378ns logic, 1.405ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf4_RAMC (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.137ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.541 - 0.588)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to VGA_DEBUG/Mram_data_buf4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y89.DQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_3
    SLICE_X77Y91.A1      net (fanout=7)        0.597   VGA/v_count<3>
    SLICE_X77Y91.AMUX    Tilo                  0.142   VGA_DEBUG/Sh1501
                                                       VGA_DEBUG/Msub_row_addr_xor<4>111
    SLICE_X83Y90.B4      net (fanout=34)       0.551   VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X83Y90.BMUX    Tilo                  0.149   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<1>11
    SLICE_X106Y96.C4     net (fanout=16)       0.979   debug_addr<3>
    SLICE_X106Y96.CMUX   Tilo                  0.138   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<23>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile24_RAMC
    SLICE_X105Y96.A2     net (fanout=1)        0.441   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<22>
    SLICE_X105Y96.A      Tilo                  0.043   debug_data<20>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data151
    SLICE_X78Y93.CI      net (fanout=1)        0.762   debug_data<22>
    SLICE_X78Y93.CLK     Tds                   0.112   VGA_DEBUG/Sh51
                                                       VGA_DEBUG/Mram_data_buf4_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.137ns (0.807ns logic, 3.330ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf62/DP (SLICE_X82Y94.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf62/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (0.674 - 0.480)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_3 to VGA_DEBUG/Mram_data_buf62/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y90.DQ      Tcko                  0.118   VGA/h_count<3>
                                                       VGA/h_count_3
    SLICE_X82Y94.D2      net (fanout=191)      0.465   VGA/h_count<3>
    SLICE_X82Y94.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf62/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (-0.176ns logic, 0.465ns route)
                                                       (-60.9% logic, 160.9% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf61/DP (SLICE_X82Y94.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf61/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (0.674 - 0.480)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_3 to VGA_DEBUG/Mram_data_buf61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y90.DQ      Tcko                  0.118   VGA/h_count<3>
                                                       VGA/h_count_3
    SLICE_X82Y94.D2      net (fanout=191)      0.465   VGA/h_count<3>
    SLICE_X82Y94.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (-0.176ns logic, 0.465ns route)
                                                       (-60.9% logic, 160.9% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf62/SP (SLICE_X82Y94.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf62/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (0.674 - 0.480)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_3 to VGA_DEBUG/Mram_data_buf62/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y90.DQ      Tcko                  0.118   VGA/h_count<3>
                                                       VGA/h_count_3
    SLICE_X82Y94.D2      net (fanout=191)      0.465   VGA/h_count<3>
    SLICE_X82Y94.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf62/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (-0.176ns logic, 0.465ns route)
                                                       (-60.9% logic, 160.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y36.RDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X78Y90.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X78Y90.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.406ns|            0|            0|            0|     19621531|
| TS_CLK_GEN_clkout3            |    100.000ns|     24.420ns|          N/A|            0|            0|     19570930|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     11.244ns|          N/A|            0|            0|        50601|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    7.757|    6.776|    2.593|         |
CLK_200M_P     |    7.757|    6.776|    2.593|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    7.757|    6.776|    2.593|         |
CLK_200M_P     |    7.757|    6.776|    2.593|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19621531 paths, 0 nets, and 7295 connections

Design statistics:
   Minimum period:  24.420ns{1}   (Maximum frequency:  40.950MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 01 16:47:12 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5286 MB



