TimeQuest Timing Analyzer report for vga_rom_top
Sat Oct 02 01:42:59 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 0C Model Metastability Report
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Hold: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Fast 1200mV 0C Model Metastability Report
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Board Trace Model Assignments
 48. Input Transition Times
 49. Signal Integrity Metrics (Slow 1200mv 0c Model)
 50. Signal Integrity Metrics (Slow 1200mv 85c Model)
 51. Signal Integrity Metrics (Fast 1200mv 0c Model)
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; vga_rom_top                                         ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; sys_clk                                           ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { sys_clk }                                           ;
; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { u_PLL|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 112.76 MHz ; 112.76 MHz      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.132 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.456 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.721 ; 0.000         ;
; sys_clk                                           ; 9.858 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.132 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.206      ;
; 1.132 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.206      ;
; 1.171 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.289      ; 9.166      ;
; 1.171 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.289      ; 9.166      ;
; 1.183 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 9.153      ;
; 1.183 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 9.153      ;
; 1.184 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.154      ;
; 1.184 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.154      ;
; 1.207 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 9.132      ;
; 1.207 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 9.132      ;
; 1.232 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.293      ; 9.109      ;
; 1.232 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.293      ; 9.109      ;
; 1.238 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 9.098      ;
; 1.238 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 9.098      ;
; 1.245 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.301      ; 9.104      ;
; 1.245 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.301      ; 9.104      ;
; 1.251 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.306      ; 9.103      ;
; 1.251 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.306      ; 9.103      ;
; 1.271 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.292      ; 9.069      ;
; 1.271 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.292      ; 9.069      ;
; 1.282 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.056      ;
; 1.282 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.056      ;
; 1.283 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 9.056      ;
; 1.283 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 9.056      ;
; 1.284 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.293      ; 9.057      ;
; 1.284 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.293      ; 9.057      ;
; 1.293 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 9.049      ;
; 1.293 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 9.049      ;
; 1.307 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 9.035      ;
; 1.307 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 9.035      ;
; 1.308 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 9.047      ;
; 1.308 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 9.047      ;
; 1.309 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 9.044      ;
; 1.309 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 9.044      ;
; 1.321 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.289      ; 9.016      ;
; 1.321 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.289      ; 9.016      ;
; 1.329 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.009      ;
; 1.329 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.009      ;
; 1.332 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.293      ; 9.009      ;
; 1.332 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.293      ; 9.009      ;
; 1.333 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 9.003      ;
; 1.333 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 9.003      ;
; 1.334 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.004      ;
; 1.334 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 9.004      ;
; 1.337 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 9.019      ;
; 1.337 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 9.019      ;
; 1.338 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 9.001      ;
; 1.338 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 9.001      ;
; 1.344 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.292      ; 8.996      ;
; 1.344 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.292      ; 8.996      ;
; 1.345 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.997      ;
; 1.345 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.997      ;
; 1.345 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.304      ; 9.007      ;
; 1.345 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.304      ; 9.007      ;
; 1.351 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.309      ; 9.006      ;
; 1.351 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.309      ; 9.006      ;
; 1.357 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 8.982      ;
; 1.357 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 8.982      ;
; 1.362 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.321      ; 9.007      ;
; 1.362 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.321      ; 9.007      ;
; 1.368 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.289      ; 8.969      ;
; 1.368 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.289      ; 8.969      ;
; 1.368 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.295      ; 8.975      ;
; 1.368 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.295      ; 8.975      ;
; 1.370 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.306      ; 8.984      ;
; 1.370 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.306      ; 8.984      ;
; 1.380 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 8.956      ;
; 1.380 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 8.956      ;
; 1.381 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.957      ;
; 1.381 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 8.957      ;
; 1.388 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 8.948      ;
; 1.388 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 8.948      ;
; 1.395 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.301      ; 8.954      ;
; 1.395 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.301      ; 8.954      ;
; 1.396 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a12~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.324      ; 8.976      ;
; 1.396 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a12~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.324      ; 8.976      ;
; 1.399 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.292      ; 8.941      ;
; 1.399 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.292      ; 8.941      ;
; 1.401 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.306      ; 8.953      ;
; 1.401 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.306      ; 8.953      ;
; 1.404 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 8.935      ;
; 1.404 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.291      ; 8.935      ;
; 1.406 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 8.947      ;
; 1.406 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 8.947      ;
; 1.408 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 8.950      ;
; 1.408 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 8.950      ;
; 1.409 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 8.947      ;
; 1.409 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.308      ; 8.947      ;
; 1.412 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 8.946      ;
; 1.412 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.310      ; 8.946      ;
; 1.419 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.923      ;
; 1.419 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.923      ;
; 1.435 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 8.901      ;
; 1.435 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 8.901      ;
; 1.437 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.311      ; 8.922      ;
; 1.437 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.311      ; 8.922      ;
; 1.442 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.301      ; 8.907      ;
; 1.442 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.301      ; 8.907      ;
; 1.448 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.306      ; 8.906      ;
; 1.448 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.306      ; 8.906      ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.456 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.191      ;
; 0.483 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.218      ;
; 0.493 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.228      ;
; 0.631 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.366      ;
; 0.681 ; vga_display:u_vga_display|rom_addr[1]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.416      ;
; 0.706 ; vga_diver:u_vga_diver|cnt_h[10]        ; vga_diver:u_vga_diver|cnt_h[10]                                                                                                     ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.000      ;
; 0.713 ; vga_display:u_vga_display|rom_addr[13] ; vga_display:u_vga_display|rom_addr[13]                                                                                              ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.006      ;
; 0.761 ; vga_diver:u_vga_diver|cnt_v[3]         ; vga_diver:u_vga_diver|cnt_v[3]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; vga_diver:u_vga_diver|cnt_h[9]         ; vga_diver:u_vga_diver|cnt_h[9]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; vga_display:u_vga_display|rom_addr[1]  ; vga_display:u_vga_display|rom_addr[1]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; vga_display:u_vga_display|rom_addr[5]  ; vga_display:u_vga_display|rom_addr[5]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; vga_diver:u_vga_diver|cnt_v[5]         ; vga_diver:u_vga_diver|cnt_v[5]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom_addr[2]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom_addr[3]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; vga_display:u_vga_display|rom_addr[10] ; vga_display:u_vga_display|rom_addr[10]                                                                                              ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom_addr[4]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_display:u_vga_display|rom_addr[7]  ; vga_display:u_vga_display|rom_addr[7]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; vga_display:u_vga_display|rom_addr[6]  ; vga_display:u_vga_display|rom_addr[6]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; vga_display:u_vga_display|rom_addr[8]  ; vga_display:u_vga_display|rom_addr[8]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; vga_diver:u_vga_diver|cnt_v[9]         ; vga_diver:u_vga_diver|cnt_v[9]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.771 ; vga_diver:u_vga_diver|cnt_v[7]         ; vga_diver:u_vga_diver|cnt_v[7]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; vga_display:u_vga_display|rom_addr[11] ; vga_display:u_vga_display|rom_addr[11]                                                                                              ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; vga_diver:u_vga_diver|cnt_v[8]         ; vga_diver:u_vga_diver|cnt_v[8]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.772 ; vga_diver:u_vga_diver|cnt_h[6]         ; vga_diver:u_vga_diver|cnt_h[6]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.773 ; vga_diver:u_vga_diver|cnt_h[4]         ; vga_diver:u_vga_diver|cnt_h[4]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.776 ; vga_diver:u_vga_diver|cnt_v[0]         ; vga_diver:u_vga_diver|cnt_v[0]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.070      ;
; 0.776 ; vga_diver:u_vga_diver|cnt_v[1]         ; vga_diver:u_vga_diver|cnt_v[1]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.070      ;
; 0.777 ; vga_diver:u_vga_diver|cnt_h[7]         ; vga_diver:u_vga_diver|cnt_h[7]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.071      ;
; 0.780 ; vga_diver:u_vga_diver|cnt_v[2]         ; vga_diver:u_vga_diver|cnt_v[2]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.074      ;
; 0.780 ; vga_diver:u_vga_diver|cnt_v[4]         ; vga_diver:u_vga_diver|cnt_v[4]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.074      ;
; 0.780 ; vga_diver:u_vga_diver|cnt_h[8]         ; vga_diver:u_vga_diver|cnt_h[8]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.074      ;
; 0.780 ; vga_diver:u_vga_diver|cnt_h[2]         ; vga_diver:u_vga_diver|cnt_h[2]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.074      ;
; 0.782 ; vga_diver:u_vga_diver|cnt_v[10]        ; vga_diver:u_vga_diver|cnt_v[10]                                                                                                     ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.076      ;
; 0.787 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom_addr[0]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; vga_display:u_vga_display|rom_addr[9]  ; vga_display:u_vga_display|rom_addr[9]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; vga_diver:u_vga_diver|cnt_v[6]         ; vga_diver:u_vga_diver|cnt_v[6]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.083      ;
; 0.793 ; vga_diver:u_vga_diver|cnt_h[1]         ; vga_diver:u_vga_diver|cnt_h[1]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.087      ;
; 0.795 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom_addr[12]                                                                                              ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.088      ;
; 0.803 ; vga_diver:u_vga_diver|cnt_h[3]         ; vga_diver:u_vga_diver|cnt_h[3]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.097      ;
; 0.804 ; vga_display:u_vga_display|rom_addr[11] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.539      ;
; 0.822 ; vga_display:u_vga_display|rom_addr[11] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.558      ;
; 0.823 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a28~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.568      ;
; 0.834 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.569      ;
; 0.836 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.581      ;
; 0.842 ; vga_display:u_vga_display|rom_addr[9]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a36~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.583      ;
; 0.848 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.593      ;
; 0.852 ; vga_display:u_vga_display|rom_addr[9]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.597      ;
; 0.853 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.588      ;
; 0.857 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.592      ;
; 0.866 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.601      ;
; 0.866 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.601      ;
; 0.867 ; vga_display:u_vga_display|rom_addr[9]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a28~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.612      ;
; 0.869 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.604      ;
; 0.869 ; vga_display:u_vga_display|rom_addr[8]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.605      ;
; 0.878 ; vga_display:u_vga_display|rom_addr[9]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.620      ;
; 0.879 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.624      ;
; 0.881 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.617      ;
; 0.883 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.618      ;
; 0.883 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.618      ;
; 0.883 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.619      ;
; 0.891 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.625      ;
; 0.892 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.626      ;
; 0.892 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a28~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.637      ;
; 0.895 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a36~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.636      ;
; 0.905 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.641      ;
; 0.906 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.642      ;
; 0.913 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.649      ;
; 0.915 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.649      ;
; 0.916 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.650      ;
; 0.921 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.656      ;
; 0.926 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.668      ;
; 0.927 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.661      ;
; 0.928 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a36~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.669      ;
; 0.929 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.674      ;
; 0.930 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.672      ;
; 0.936 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.671      ;
; 0.981 ; vga_diver:u_vga_diver|cnt_h[5]         ; vga_diver:u_vga_diver|cnt_h[5]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.275      ;
; 1.062 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a15~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.777      ;
; 1.090 ; vga_display:u_vga_display|rom_addr[6]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a15~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.805      ;
; 1.105 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.847      ;
; 1.114 ; vga_diver:u_vga_diver|cnt_v[0]         ; vga_diver:u_vga_diver|cnt_v[1]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.408      ;
; 1.116 ; vga_diver:u_vga_diver|cnt_h[9]         ; vga_diver:u_vga_diver|cnt_h[10]                                                                                                     ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; vga_diver:u_vga_diver|cnt_v[3]         ; vga_diver:u_vga_diver|cnt_v[4]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; vga_display:u_vga_display|rom_addr[1]  ; vga_display:u_vga_display|rom_addr[2]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; vga_diver:u_vga_diver|cnt_v[5]         ; vga_diver:u_vga_diver|cnt_v[6]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom_addr[4]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; vga_display:u_vga_display|rom_addr[5]  ; vga_display:u_vga_display|rom_addr[6]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; vga_display:u_vga_display|rom_addr[7]  ; vga_display:u_vga_display|rom_addr[8]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a44~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.866      ;
; 1.123 ; vga_diver:u_vga_diver|cnt_v[0]         ; vga_diver:u_vga_diver|cnt_v[2]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; vga_diver:u_vga_diver|cnt_v[9]         ; vga_diver:u_vga_diver|cnt_v[10]                                                                                                     ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom_addr[3]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; vga_diver:u_vga_diver|cnt_v[7]         ; vga_diver:u_vga_diver|cnt_v[8]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom_addr[5]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom_addr[1]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; vga_display:u_vga_display|rom_addr[11] ; vga_display:u_vga_display|rom_addr[12]                                                                                              ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; vga_display:u_vga_display|rom_addr[10] ; vga_display:u_vga_display|rom_addr[11]                                                                                              ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.127 ; vga_display:u_vga_display|rom_addr[6]  ; vga_display:u_vga_display|rom_addr[7]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; vga_display:u_vga_display|rom_addr[8]  ; vga_display:u_vga_display|rom_addr[9]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.131 ; vga_diver:u_vga_diver|cnt_v[1]         ; vga_diver:u_vga_diver|cnt_v[2]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.425      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[10]                                                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[1]                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[2]                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[3]                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[4]                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[5]                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[6]                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[7]                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[8]                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[9]                                                                                                      ;
; 4.722 ; 4.957        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 4.722 ; 4.957        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a22~porta_re_reg       ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[0]                                                                                               ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[10]                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[11]                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[12]                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[13]                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[1]                                                                                               ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[2]                                                                                               ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[3]                                                                                               ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[4]                                                                                               ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[5]                                                                                               ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[6]                                                                                               ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[7]                                                                                               ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[8]                                                                                               ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[9]                                                                                               ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[0]                                                                                                      ;
; 4.723 ; 4.958        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 4.723 ; 4.958        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_re_reg        ;
; 4.723 ; 4.958        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 4.723 ; 4.958        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a14~porta_re_reg       ;
; 4.723 ; 4.958        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 4.723 ; 4.958        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a15~porta_re_reg       ;
; 4.723 ; 4.958        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 4.723 ; 4.958        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_re_reg       ;
; 4.724 ; 4.959        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 4.724 ; 4.959        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ;
; 4.724 ; 4.959        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 4.724 ; 4.959        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a2~porta_re_reg        ;
; 4.724 ; 4.959        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a36~porta_address_reg0 ;
; 4.724 ; 4.959        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a36~porta_re_reg       ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[0]                                                                                                      ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[10]                                                                                                     ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[1]                                                                                                      ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[2]                                                                                                      ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[3]                                                                                                      ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[4]                                                                                                      ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[5]                                                                                                      ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[6]                                                                                                      ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[7]                                                                                                      ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[8]                                                                                                      ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[9]                                                                                                      ;
; 4.725 ; 4.945        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|address_reg_a[0]                 ;
; 4.725 ; 4.960        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 4.725 ; 4.960        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ;
; 4.725 ; 4.960        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_address_reg0 ;
; 4.725 ; 4.960        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_re_reg       ;
; 4.725 ; 4.960        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 4.725 ; 4.960        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ;
; 4.725 ; 4.945        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|rden_a_store                     ;
; 4.725 ; 4.945        ; 0.220          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_valid                                                                                                 ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_re_reg       ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_re_reg       ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a18~porta_re_reg       ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a19~porta_re_reg       ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_re_reg       ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a24~porta_re_reg       ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_re_reg        ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_re_reg        ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 4.726 ; 4.961        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_re_reg        ;
; 4.727 ; 4.962        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 4.727 ; 4.962        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_re_reg       ;
; 4.727 ; 4.962        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 4.727 ; 4.962        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a1~porta_re_reg        ;
; 4.727 ; 4.962        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 4.727 ; 4.962        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_re_reg        ;
; 4.727 ; 4.962        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 4.727 ; 4.962        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_re_reg        ;
; 4.727 ; 4.962        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 4.727 ; 4.962        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_re_reg        ;
; 4.728 ; 4.963        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 4.728 ; 4.963        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a12~porta_re_reg       ;
; 4.728 ; 4.963        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 4.728 ; 4.963        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a28~porta_re_reg       ;
; 4.728 ; 4.963        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ;
; 4.728 ; 4.963        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_re_reg       ;
; 4.729 ; 4.964        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a44~porta_address_reg0 ;
; 4.729 ; 4.964        ; 0.235          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a44~porta_re_reg       ;
; 4.784 ; 5.019        ; 0.235          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a28~porta_address_reg0 ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; vga_blk      ; sys_clk    ; 9.235  ; 9.399  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_clk      ; sys_clk    ; 3.193  ;        ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs       ; sys_clk    ; 8.421  ; 8.260  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]   ; sys_clk    ; 12.338 ; 11.946 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]  ; sys_clk    ; 10.480 ; 10.147 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]  ; sys_clk    ; 10.595 ; 10.253 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]  ; sys_clk    ; 10.757 ; 10.402 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]  ; sys_clk    ; 10.879 ; 10.491 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]  ; sys_clk    ; 10.811 ; 10.505 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]  ; sys_clk    ; 11.678 ; 11.333 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]  ; sys_clk    ; 11.440 ; 11.048 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]  ; sys_clk    ; 11.663 ; 11.297 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]  ; sys_clk    ; 12.337 ; 11.873 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]  ; sys_clk    ; 11.291 ; 11.010 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10] ; sys_clk    ; 11.687 ; 11.334 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11] ; sys_clk    ; 11.186 ; 10.842 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12] ; sys_clk    ; 10.896 ; 10.601 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13] ; sys_clk    ; 11.506 ; 11.108 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14] ; sys_clk    ; 10.871 ; 10.527 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15] ; sys_clk    ; 10.992 ; 10.663 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[16] ; sys_clk    ; 11.990 ; 11.730 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[17] ; sys_clk    ; 12.338 ; 11.946 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[18] ; sys_clk    ; 11.124 ; 10.828 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[19] ; sys_clk    ; 11.475 ; 11.131 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[20] ; sys_clk    ; 11.813 ; 11.331 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[21] ; sys_clk    ; 12.013 ; 11.600 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[22] ; sys_clk    ; 11.161 ; 10.822 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[23] ; sys_clk    ; 12.250 ; 11.861 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs       ; sys_clk    ; 7.550  ; 7.466  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_clk      ; sys_clk    ;        ; 3.091  ; Fall       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; vga_blk      ; sys_clk    ; 6.093 ; 6.271 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_clk      ; sys_clk    ; 2.694 ;       ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs       ; sys_clk    ; 6.657 ; 6.468 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]   ; sys_clk    ; 5.026 ; 4.836 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]  ; sys_clk    ; 5.881 ; 5.745 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]  ; sys_clk    ; 5.301 ; 5.188 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]  ; sys_clk    ; 6.062 ; 5.806 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]  ; sys_clk    ; 5.664 ; 5.421 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]  ; sys_clk    ; 5.026 ; 4.836 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]  ; sys_clk    ; 5.651 ; 5.466 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]  ; sys_clk    ; 6.284 ; 6.071 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]  ; sys_clk    ; 5.606 ; 5.392 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]  ; sys_clk    ; 6.059 ; 5.763 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]  ; sys_clk    ; 6.036 ; 5.801 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10] ; sys_clk    ; 6.092 ; 5.864 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11] ; sys_clk    ; 5.996 ; 5.814 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12] ; sys_clk    ; 5.691 ; 5.505 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13] ; sys_clk    ; 5.467 ; 5.248 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14] ; sys_clk    ; 5.737 ; 5.539 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15] ; sys_clk    ; 5.928 ; 5.727 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[16] ; sys_clk    ; 6.855 ; 6.656 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[17] ; sys_clk    ; 6.371 ; 6.135 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[18] ; sys_clk    ; 5.794 ; 5.651 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[19] ; sys_clk    ; 6.339 ; 6.087 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[20] ; sys_clk    ; 6.600 ; 6.349 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[21] ; sys_clk    ; 6.375 ; 6.129 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[22] ; sys_clk    ; 6.295 ; 6.043 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[23] ; sys_clk    ; 5.894 ; 5.697 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs       ; sys_clk    ; 6.115 ; 5.930 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_clk      ; sys_clk    ;       ; 2.595 ; Fall       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 120.67 MHz ; 120.67 MHz      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.713 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.433 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.718 ; 0.000         ;
; sys_clk                                           ; 9.855 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.713 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.585      ;
; 1.713 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.585      ;
; 1.752 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 8.545      ;
; 1.752 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 8.545      ;
; 1.764 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.534      ;
; 1.764 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.534      ;
; 1.764 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.257      ; 8.532      ;
; 1.764 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.257      ; 8.532      ;
; 1.793 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.506      ;
; 1.793 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.506      ;
; 1.803 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.496      ;
; 1.803 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.496      ;
; 1.826 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.485      ;
; 1.826 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.485      ;
; 1.828 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.471      ;
; 1.828 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.471      ;
; 1.834 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.274      ; 8.479      ;
; 1.834 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.274      ; 8.479      ;
; 1.842 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.456      ;
; 1.842 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.456      ;
; 1.854 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.445      ;
; 1.854 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.445      ;
; 1.854 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 8.443      ;
; 1.854 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 8.443      ;
; 1.868 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.430      ;
; 1.868 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.430      ;
; 1.883 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.261      ; 8.417      ;
; 1.883 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.261      ; 8.417      ;
; 1.888 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.274      ; 8.425      ;
; 1.888 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.274      ; 8.425      ;
; 1.891 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.407      ;
; 1.891 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.407      ;
; 1.892 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.419      ;
; 1.892 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.419      ;
; 1.896 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.402      ;
; 1.896 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.402      ;
; 1.907 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 8.390      ;
; 1.907 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 8.390      ;
; 1.916 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 8.396      ;
; 1.916 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 8.396      ;
; 1.918 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.261      ; 8.382      ;
; 1.918 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.261      ; 8.382      ;
; 1.919 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.275      ; 8.395      ;
; 1.919 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.275      ; 8.395      ;
; 1.919 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.379      ;
; 1.919 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.379      ;
; 1.919 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.257      ; 8.377      ;
; 1.919 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.257      ; 8.377      ;
; 1.924 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.275      ; 8.390      ;
; 1.924 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.275      ; 8.390      ;
; 1.930 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 8.367      ;
; 1.930 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 8.367      ;
; 1.935 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 8.362      ;
; 1.935 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 8.362      ;
; 1.941 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.287      ; 8.385      ;
; 1.941 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.287      ; 8.385      ;
; 1.942 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.356      ;
; 1.942 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.356      ;
; 1.942 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.257      ; 8.354      ;
; 1.942 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.257      ; 8.354      ;
; 1.947 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.351      ;
; 1.947 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.351      ;
; 1.947 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.257      ; 8.349      ;
; 1.947 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.257      ; 8.349      ;
; 1.948 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.351      ;
; 1.948 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.351      ;
; 1.952 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 8.360      ;
; 1.952 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 8.360      ;
; 1.971 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.328      ;
; 1.971 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.328      ;
; 1.974 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a12~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.289      ; 8.354      ;
; 1.974 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a12~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.289      ; 8.354      ;
; 1.976 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.323      ;
; 1.976 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.323      ;
; 1.978 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.275      ; 8.336      ;
; 1.978 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.275      ; 8.336      ;
; 1.981 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.330      ;
; 1.981 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.330      ;
; 1.982 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 8.330      ;
; 1.982 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.273      ; 8.330      ;
; 1.983 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.316      ;
; 1.983 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.316      ;
; 1.989 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.274      ; 8.324      ;
; 1.989 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.274      ; 8.324      ;
; 2.004 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.307      ;
; 2.004 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.307      ;
; 2.006 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.293      ;
; 2.006 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.293      ;
; 2.009 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.302      ;
; 2.009 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.272      ; 8.302      ;
; 2.009 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.276      ; 8.306      ;
; 2.009 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.276      ; 8.306      ;
; 2.011 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.288      ;
; 2.011 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 8.288      ;
; 2.012 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.274      ; 8.301      ;
; 2.012 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.274      ; 8.301      ;
; 2.017 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.274      ; 8.296      ;
; 2.017 ; vga_diver:u_vga_diver|cnt_h[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.274      ; 8.296      ;
; 2.025 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.273      ;
; 2.025 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.273      ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.433 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.089      ;
; 0.458 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.114      ;
; 0.468 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.124      ;
; 0.619 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.275      ;
; 0.636 ; vga_diver:u_vga_diver|cnt_h[10]        ; vga_diver:u_vga_diver|cnt_h[10]                                                                                                     ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.904      ;
; 0.641 ; vga_display:u_vga_display|rom_addr[13] ; vga_display:u_vga_display|rom_addr[13]                                                                                              ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.909      ;
; 0.674 ; vga_display:u_vga_display|rom_addr[1]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.330      ;
; 0.705 ; vga_diver:u_vga_diver|cnt_v[3]         ; vga_diver:u_vga_diver|cnt_v[3]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; vga_diver:u_vga_diver|cnt_h[9]         ; vga_diver:u_vga_diver|cnt_h[9]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; vga_display:u_vga_display|rom_addr[5]  ; vga_display:u_vga_display|rom_addr[5]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; vga_display:u_vga_display|rom_addr[1]  ; vga_display:u_vga_display|rom_addr[1]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom_addr[2]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom_addr[4]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; vga_display:u_vga_display|rom_addr[10] ; vga_display:u_vga_display|rom_addr[10]                                                                                              ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom_addr[3]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; vga_diver:u_vga_diver|cnt_v[5]         ; vga_diver:u_vga_diver|cnt_v[5]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; vga_display:u_vga_display|rom_addr[7]  ; vga_display:u_vga_display|rom_addr[7]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.712 ; vga_display:u_vga_display|rom_addr[6]  ; vga_display:u_vga_display|rom_addr[6]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; vga_display:u_vga_display|rom_addr[8]  ; vga_display:u_vga_display|rom_addr[8]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; vga_diver:u_vga_diver|cnt_v[9]         ; vga_diver:u_vga_diver|cnt_v[9]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.715 ; vga_diver:u_vga_diver|cnt_v[7]         ; vga_diver:u_vga_diver|cnt_v[7]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; vga_display:u_vga_display|rom_addr[11] ; vga_display:u_vga_display|rom_addr[11]                                                                                              ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.719 ; vga_diver:u_vga_diver|cnt_v[8]         ; vga_diver:u_vga_diver|cnt_v[8]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.719 ; vga_diver:u_vga_diver|cnt_h[6]         ; vga_diver:u_vga_diver|cnt_h[6]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; vga_diver:u_vga_diver|cnt_h[4]         ; vga_diver:u_vga_diver|cnt_h[4]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.721 ; vga_diver:u_vga_diver|cnt_v[4]         ; vga_diver:u_vga_diver|cnt_v[4]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.722 ; vga_diver:u_vga_diver|cnt_v[1]         ; vga_diver:u_vga_diver|cnt_v[1]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.722 ; vga_diver:u_vga_diver|cnt_h[7]         ; vga_diver:u_vga_diver|cnt_h[7]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.724 ; vga_diver:u_vga_diver|cnt_h[2]         ; vga_diver:u_vga_diver|cnt_h[2]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.992      ;
; 0.726 ; vga_diver:u_vga_diver|cnt_h[8]         ; vga_diver:u_vga_diver|cnt_h[8]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.994      ;
; 0.727 ; vga_diver:u_vga_diver|cnt_v[2]         ; vga_diver:u_vga_diver|cnt_v[2]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.729 ; vga_diver:u_vga_diver|cnt_v[0]         ; vga_diver:u_vga_diver|cnt_v[0]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.997      ;
; 0.730 ; vga_diver:u_vga_diver|cnt_v[10]        ; vga_diver:u_vga_diver|cnt_v[10]                                                                                                     ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.731 ; vga_display:u_vga_display|rom_addr[9]  ; vga_display:u_vga_display|rom_addr[9]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.734 ; vga_diver:u_vga_diver|cnt_v[6]         ; vga_diver:u_vga_diver|cnt_v[6]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.734 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom_addr[0]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.735 ; vga_display:u_vga_display|rom_addr[11] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.391      ;
; 0.736 ; vga_diver:u_vga_diver|cnt_h[1]         ; vga_diver:u_vga_diver|cnt_h[1]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.004      ;
; 0.736 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom_addr[12]                                                                                              ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.004      ;
; 0.747 ; vga_diver:u_vga_diver|cnt_h[3]         ; vga_diver:u_vga_diver|cnt_h[3]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.015      ;
; 0.754 ; vga_display:u_vga_display|rom_addr[11] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.410      ;
; 0.760 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a28~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.422      ;
; 0.775 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.430      ;
; 0.778 ; vga_display:u_vga_display|rom_addr[9]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a36~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.439      ;
; 0.778 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.440      ;
; 0.781 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.443      ;
; 0.787 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.442      ;
; 0.789 ; vga_display:u_vga_display|rom_addr[9]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.451      ;
; 0.792 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.448      ;
; 0.795 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.451      ;
; 0.801 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.456      ;
; 0.802 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.458      ;
; 0.802 ; vga_display:u_vga_display|rom_addr[8]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.458      ;
; 0.804 ; vga_display:u_vga_display|rom_addr[9]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a28~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.466      ;
; 0.811 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.467      ;
; 0.813 ; vga_display:u_vga_display|rom_addr[9]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.475      ;
; 0.814 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.476      ;
; 0.814 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.470      ;
; 0.817 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.473      ;
; 0.820 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.475      ;
; 0.821 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.475      ;
; 0.826 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.480      ;
; 0.828 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a28~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.490      ;
; 0.830 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a36~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.491      ;
; 0.837 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.493      ;
; 0.839 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.495      ;
; 0.847 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.501      ;
; 0.847 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.503      ;
; 0.849 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.503      ;
; 0.849 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.505      ;
; 0.855 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.517      ;
; 0.857 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.511      ;
; 0.858 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a36~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.519      ;
; 0.858 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.520      ;
; 0.861 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.523      ;
; 0.868 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.523      ;
; 0.902 ; vga_diver:u_vga_diver|cnt_h[5]         ; vga_diver:u_vga_diver|cnt_h[5]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.170      ;
; 0.970 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a15~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.610      ;
; 0.995 ; vga_display:u_vga_display|rom_addr[6]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a15~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.635      ;
; 1.007 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.669      ;
; 1.023 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a44~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.688      ;
; 1.024 ; vga_diver:u_vga_diver|cnt_v[0]         ; vga_diver:u_vga_diver|cnt_v[1]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.026 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom_addr[5]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom_addr[3]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; vga_diver:u_vga_diver|cnt_v[3]         ; vga_diver:u_vga_diver|cnt_v[4]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom_addr[1]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; vga_display:u_vga_display|rom_addr[10] ; vga_display:u_vga_display|rom_addr[11]                                                                                              ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; vga_diver:u_vga_diver|cnt_h[9]         ; vga_diver:u_vga_diver|cnt_h[10]                                                                                                     ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; vga_display:u_vga_display|rom_addr[5]  ; vga_display:u_vga_display|rom_addr[6]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.030 ; vga_display:u_vga_display|rom_addr[11] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.686      ;
; 1.030 ; vga_display:u_vga_display|rom_addr[6]  ; vga_display:u_vga_display|rom_addr[7]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; vga_display:u_vga_display|rom_addr[8]  ; vga_display:u_vga_display|rom_addr[9]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; vga_display:u_vga_display|rom_addr[1]  ; vga_display:u_vga_display|rom_addr[2]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom_addr[4]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; vga_diver:u_vga_diver|cnt_v[5]         ; vga_diver:u_vga_diver|cnt_v[6]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; vga_display:u_vga_display|rom_addr[7]  ; vga_display:u_vga_display|rom_addr[8]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.035 ; vga_diver:u_vga_diver|cnt_v[9]         ; vga_diver:u_vga_diver|cnt_v[10]                                                                                                     ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.035 ; vga_display:u_vga_display|rom_addr[10] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.689      ;
; 1.038 ; vga_diver:u_vga_diver|cnt_v[8]         ; vga_diver:u_vga_diver|cnt_v[9]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.306      ;
; 1.038 ; vga_diver:u_vga_diver|cnt_h[6]         ; vga_diver:u_vga_diver|cnt_h[7]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.306      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[0]                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[10]                                                                                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[11]                                                                                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[12]                                                                                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[13]                                                                                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[1]                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[2]                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[3]                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[4]                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[5]                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[6]                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[7]                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[8]                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[9]                                                                                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[0]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[10]                                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[1]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[2]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[3]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[4]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[5]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[6]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[7]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[8]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[9]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[0]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[10]                                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[1]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[2]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[3]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[4]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[5]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[6]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[7]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[8]                                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[9]                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|address_reg_a[0]                 ;
; 4.721 ; 4.937        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|rden_a_store                     ;
; 4.721 ; 4.937        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_valid                                                                                                 ;
; 4.722 ; 4.952        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 4.722 ; 4.952        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ;
; 4.722 ; 4.952        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 4.722 ; 4.952        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ;
; 4.723 ; 4.953        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 4.723 ; 4.953        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ;
; 4.723 ; 4.953        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 4.723 ; 4.953        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_re_reg        ;
; 4.724 ; 4.954        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 4.724 ; 4.954        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a15~porta_re_reg       ;
; 4.724 ; 4.954        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 4.724 ; 4.954        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_re_reg       ;
; 4.724 ; 4.954        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 4.724 ; 4.954        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a1~porta_re_reg        ;
; 4.724 ; 4.954        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 4.724 ; 4.954        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ;
; 4.724 ; 4.954        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 4.724 ; 4.954        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_re_reg       ;
; 4.724 ; 4.954        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 4.724 ; 4.954        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_re_reg        ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_re_reg        ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_re_reg       ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a14~porta_re_reg       ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a18~porta_re_reg       ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_re_reg       ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a22~porta_re_reg       ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a28~porta_re_reg       ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a2~porta_re_reg        ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_re_reg       ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a36~porta_address_reg0 ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a36~porta_re_reg       ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_re_reg        ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_re_reg        ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 4.725 ; 4.955        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_re_reg        ;
; 4.726 ; 4.956        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 4.726 ; 4.956        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a19~porta_re_reg       ;
; 4.726 ; 4.956        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 4.726 ; 4.956        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a24~porta_re_reg       ;
; 4.726 ; 4.956        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 4.726 ; 4.956        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_re_reg        ;
; 4.726 ; 4.956        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_address_reg0 ;
; 4.726 ; 4.956        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_re_reg       ;
; 4.726 ; 4.956        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a44~porta_address_reg0 ;
; 4.726 ; 4.956        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a44~porta_re_reg       ;
; 4.727 ; 4.957        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 4.727 ; 4.957        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_re_reg       ;
; 4.727 ; 4.957        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 4.727 ; 4.957        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a12~porta_re_reg       ;
; 4.803 ; 5.033        ; 0.230          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_address_reg0 ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; vga_blk      ; sys_clk    ; 8.513  ; 8.705  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_clk      ; sys_clk    ; 2.974  ;        ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs       ; sys_clk    ; 7.845  ; 7.545  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]   ; sys_clk    ; 11.561 ; 10.832 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]  ; sys_clk    ; 9.762  ; 9.358  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]  ; sys_clk    ; 9.865  ; 9.285  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]  ; sys_clk    ; 10.032 ; 9.427  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]  ; sys_clk    ; 10.123 ; 9.515  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]  ; sys_clk    ; 10.054 ; 9.530  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]  ; sys_clk    ; 10.891 ; 10.270 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]  ; sys_clk    ; 10.701 ; 10.000 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]  ; sys_clk    ; 10.861 ; 10.259 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]  ; sys_clk    ; 11.561 ; 10.750 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]  ; sys_clk    ; 10.526 ; 9.974  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10] ; sys_clk    ; 10.892 ; 10.276 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11] ; sys_clk    ; 10.401 ; 9.838  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12] ; sys_clk    ; 10.126 ; 9.614  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13] ; sys_clk    ; 10.742 ; 10.064 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14] ; sys_clk    ; 10.108 ; 9.553  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15] ; sys_clk    ; 10.235 ; 9.670  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[16] ; sys_clk    ; 11.190 ; 10.626 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[17] ; sys_clk    ; 11.525 ; 10.832 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[18] ; sys_clk    ; 10.349 ; 9.804  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[19] ; sys_clk    ; 10.711 ; 10.079 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[20] ; sys_clk    ; 11.084 ; 10.247 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[21] ; sys_clk    ; 11.228 ; 10.520 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[22] ; sys_clk    ; 10.435 ; 9.961  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[23] ; sys_clk    ; 11.434 ; 10.743 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs       ; sys_clk    ; 7.084  ; 6.874  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_clk      ; sys_clk    ;        ; 2.833  ; Fall       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; vga_blk      ; sys_clk    ; 5.621 ; 5.850 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_clk      ; sys_clk    ; 2.513 ;       ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs       ; sys_clk    ; 6.250 ; 5.892 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]   ; sys_clk    ; 4.712 ; 4.423 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]  ; sys_clk    ; 5.528 ; 5.209 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]  ; sys_clk    ; 4.973 ; 4.708 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]  ; sys_clk    ; 5.625 ; 5.317 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]  ; sys_clk    ; 5.317 ; 4.955 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]  ; sys_clk    ; 4.712 ; 4.423 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]  ; sys_clk    ; 5.270 ; 4.964 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]  ; sys_clk    ; 5.825 ; 5.560 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]  ; sys_clk    ; 5.263 ; 4.938 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]  ; sys_clk    ; 5.747 ; 5.252 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]  ; sys_clk    ; 5.694 ; 5.301 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10] ; sys_clk    ; 5.688 ; 5.331 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11] ; sys_clk    ; 5.574 ; 5.321 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12] ; sys_clk    ; 5.293 ; 5.006 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13] ; sys_clk    ; 5.137 ; 4.800 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14] ; sys_clk    ; 5.338 ; 5.041 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15] ; sys_clk    ; 5.477 ; 5.253 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[16] ; sys_clk    ; 6.399 ; 6.076 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[17] ; sys_clk    ; 5.960 ; 5.573 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[18] ; sys_clk    ; 5.401 ; 5.137 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[19] ; sys_clk    ; 5.978 ; 5.540 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[20] ; sys_clk    ; 6.164 ; 5.798 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[21] ; sys_clk    ; 5.969 ; 5.571 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[22] ; sys_clk    ; 5.894 ; 5.487 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[23] ; sys_clk    ; 5.549 ; 5.201 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs       ; sys_clk    ; 5.766 ; 5.394 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_clk      ; sys_clk    ;       ; 2.376 ; Fall       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 6.130 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.153 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.732 ; 0.000         ;
; sys_clk                                           ; 9.423 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.130 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 4.010      ;
; 6.130 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 4.010      ;
; 6.144 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.996      ;
; 6.144 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.996      ;
; 6.150 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.130      ; 3.989      ;
; 6.150 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.130      ; 3.989      ;
; 6.155 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 3.991      ;
; 6.155 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 3.991      ;
; 6.158 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 3.989      ;
; 6.158 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 3.989      ;
; 6.158 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.982      ;
; 6.158 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.982      ;
; 6.162 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 3.976      ;
; 6.162 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 3.976      ;
; 6.164 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.976      ;
; 6.164 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.976      ;
; 6.164 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.130      ; 3.975      ;
; 6.164 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.130      ; 3.975      ;
; 6.169 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 3.977      ;
; 6.169 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 3.977      ;
; 6.172 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 3.975      ;
; 6.172 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 3.975      ;
; 6.176 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 3.962      ;
; 6.176 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 3.962      ;
; 6.178 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.130      ; 3.961      ;
; 6.178 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.130      ; 3.961      ;
; 6.178 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.962      ;
; 6.178 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.962      ;
; 6.181 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 3.967      ;
; 6.181 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 3.967      ;
; 6.182 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.958      ;
; 6.182 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.958      ;
; 6.183 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 3.963      ;
; 6.183 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 3.963      ;
; 6.186 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 3.961      ;
; 6.186 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 3.961      ;
; 6.190 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 3.948      ;
; 6.190 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 3.948      ;
; 6.191 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 3.950      ;
; 6.191 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 3.950      ;
; 6.192 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 3.955      ;
; 6.192 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 3.955      ;
; 6.192 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.948      ;
; 6.192 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.948      ;
; 6.195 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.146      ; 3.960      ;
; 6.195 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.146      ; 3.960      ;
; 6.195 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 3.953      ;
; 6.195 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 3.953      ;
; 6.202 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.130      ; 3.937      ;
; 6.202 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.130      ; 3.937      ;
; 6.203 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 3.945      ;
; 6.203 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 3.945      ;
; 6.205 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.141      ; 3.945      ;
; 6.205 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.141      ; 3.945      ;
; 6.206 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 3.941      ;
; 6.206 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 3.941      ;
; 6.207 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 3.939      ;
; 6.207 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 3.939      ;
; 6.208 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 3.933      ;
; 6.208 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 3.933      ;
; 6.208 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a12~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.949      ;
; 6.208 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a12~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.949      ;
; 6.209 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 3.939      ;
; 6.209 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 3.939      ;
; 6.209 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.146      ; 3.946      ;
; 6.209 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.146      ; 3.946      ;
; 6.210 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 3.937      ;
; 6.210 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 3.937      ;
; 6.211 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.929      ;
; 6.211 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.929      ;
; 6.213 ; vga_diver:u_vga_diver|cnt_v[5] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.927      ;
; 6.213 ; vga_diver:u_vga_diver|cnt_v[5] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.927      ;
; 6.214 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 3.924      ;
; 6.214 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 3.924      ;
; 6.216 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 3.931      ;
; 6.216 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 3.931      ;
; 6.216 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.924      ;
; 6.216 ; vga_diver:u_vga_diver|cnt_h[2] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 3.924      ;
; 6.217 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 3.931      ;
; 6.217 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 3.931      ;
; 6.219 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 3.929      ;
; 6.219 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 3.929      ;
; 6.219 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.141      ; 3.931      ;
; 6.219 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.141      ; 3.931      ;
; 6.220 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 3.927      ;
; 6.220 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.138      ; 3.927      ;
; 6.222 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 3.919      ;
; 6.222 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 3.919      ;
; 6.222 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a12~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.935      ;
; 6.222 ; vga_diver:u_vga_diver|cnt_v[4] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a12~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.148      ; 3.935      ;
; 6.223 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.130      ; 3.916      ;
; 6.223 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.130      ; 3.916      ;
; 6.223 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.146      ; 3.932      ;
; 6.223 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.146      ; 3.932      ;
; 6.225 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_re_reg       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 3.917      ;
; 6.225 ; vga_diver:u_vga_diver|cnt_v[3] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 3.917      ;
; 6.225 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 3.916      ;
; 6.225 ; vga_diver:u_vga_diver|cnt_h[0] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 3.916      ;
; 6.231 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_re_reg        ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 3.917      ;
; 6.231 ; vga_diver:u_vga_diver|cnt_h[1] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 3.917      ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.153 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.484      ;
; 0.172 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.503      ;
; 0.175 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.506      ;
; 0.259 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.590      ;
; 0.273 ; vga_diver:u_vga_diver|cnt_h[10]        ; vga_diver:u_vga_diver|cnt_h[10]                                                                                                     ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; vga_display:u_vga_display|rom_addr[13] ; vga_display:u_vga_display|rom_addr[13]                                                                                              ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.280 ; vga_display:u_vga_display|rom_addr[1]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.611      ;
; 0.292 ; vga_display:u_vga_display|rom_addr[11] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.623      ;
; 0.304 ; vga_diver:u_vga_diver|cnt_v[3]         ; vga_diver:u_vga_diver|cnt_v[3]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a28~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.639      ;
; 0.305 ; vga_diver:u_vga_diver|cnt_v[5]         ; vga_diver:u_vga_diver|cnt_v[5]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_diver:u_vga_diver|cnt_h[9]         ; vga_diver:u_vga_diver|cnt_h[9]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_display:u_vga_display|rom_addr[5]  ; vga_display:u_vga_display|rom_addr[5]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; vga_display:u_vga_display|rom_addr[11] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.636      ;
; 0.306 ; vga_display:u_vga_display|rom_addr[10] ; vga_display:u_vga_display|rom_addr[10]                                                                                              ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_display:u_vga_display|rom_addr[1]  ; vga_display:u_vga_display|rom_addr[1]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom_addr[2]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom_addr[3]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom_addr[4]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_display:u_vga_display|rom_addr[7]  ; vga_display:u_vga_display|rom_addr[7]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; vga_display:u_vga_display|rom_addr[6]  ; vga_display:u_vga_display|rom_addr[6]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_display:u_vga_display|rom_addr[8]  ; vga_display:u_vga_display|rom_addr[8]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.643      ;
; 0.309 ; vga_diver:u_vga_diver|cnt_v[7]         ; vga_diver:u_vga_diver|cnt_v[7]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; vga_diver:u_vga_diver|cnt_v[9]         ; vga_diver:u_vga_diver|cnt_v[9]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.311 ; vga_diver:u_vga_diver|cnt_v[8]         ; vga_diver:u_vga_diver|cnt_v[8]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; vga_display:u_vga_display|rom_addr[11] ; vga_display:u_vga_display|rom_addr[11]                                                                                              ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; vga_diver:u_vga_diver|cnt_h[4]         ; vga_diver:u_vga_diver|cnt_h[4]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; vga_diver:u_vga_diver|cnt_h[6]         ; vga_diver:u_vga_diver|cnt_h[6]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; vga_diver:u_vga_diver|cnt_v[4]         ; vga_diver:u_vga_diver|cnt_v[4]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; vga_diver:u_vga_diver|cnt_v[0]         ; vga_diver:u_vga_diver|cnt_v[0]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; vga_diver:u_vga_diver|cnt_v[1]         ; vga_diver:u_vga_diver|cnt_v[1]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; vga_diver:u_vga_diver|cnt_h[7]         ; vga_diver:u_vga_diver|cnt_h[7]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; vga_diver:u_vga_diver|cnt_h[2]         ; vga_diver:u_vga_diver|cnt_h[2]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; vga_display:u_vga_display|rom_addr[9]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.650      ;
; 0.316 ; vga_diver:u_vga_diver|cnt_v[2]         ; vga_diver:u_vga_diver|cnt_v[2]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; vga_diver:u_vga_diver|cnt_v[10]        ; vga_diver:u_vga_diver|cnt_v[10]                                                                                                     ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; vga_diver:u_vga_diver|cnt_h[8]         ; vga_diver:u_vga_diver|cnt_h[8]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom_addr[0]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; vga_diver:u_vga_diver|cnt_v[6]         ; vga_diver:u_vga_diver|cnt_v[6]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; vga_display:u_vga_display|rom_addr[9]  ; vga_display:u_vga_display|rom_addr[9]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.650      ;
; 0.321 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.656      ;
; 0.322 ; vga_diver:u_vga_diver|cnt_h[1]         ; vga_diver:u_vga_diver|cnt_h[1]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom_addr[12]                                                                                              ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; vga_display:u_vga_display|rom_addr[9]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a36~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.657      ;
; 0.326 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.657      ;
; 0.327 ; vga_diver:u_vga_diver|cnt_h[3]         ; vga_diver:u_vga_diver|cnt_h[3]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.327 ; vga_display:u_vga_display|rom_addr[9]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a28~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.662      ;
; 0.329 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.658      ;
; 0.332 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.661      ;
; 0.333 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.663      ;
; 0.334 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.665      ;
; 0.335 ; vga_display:u_vga_display|rom_addr[9]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.669      ;
; 0.335 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.670      ;
; 0.337 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.668      ;
; 0.338 ; vga_display:u_vga_display|rom_addr[8]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.668      ;
; 0.342 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.671      ;
; 0.343 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.671      ;
; 0.350 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a28~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.685      ;
; 0.350 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.680      ;
; 0.351 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a36~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.685      ;
; 0.352 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.687      ;
; 0.353 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.683      ;
; 0.357 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.686      ;
; 0.357 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.688      ;
; 0.358 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.686      ;
; 0.358 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.688      ;
; 0.360 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.694      ;
; 0.360 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.690      ;
; 0.363 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.691      ;
; 0.364 ; vga_display:u_vga_display|rom_addr[0]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a36~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.698      ;
; 0.365 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.693      ;
; 0.369 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.703      ;
; 0.369 ; vga_display:u_vga_display|rom_addr[2]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.697      ;
; 0.374 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.703      ;
; 0.383 ; vga_diver:u_vga_diver|cnt_h[5]         ; vga_diver:u_vga_diver|cnt_h[5]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.503      ;
; 0.434 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.768      ;
; 0.443 ; vga_display:u_vga_display|rom_addr[12] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a15~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.766      ;
; 0.449 ; vga_display:u_vga_display|rom_addr[11] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.780      ;
; 0.451 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a44~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.785      ;
; 0.452 ; vga_display:u_vga_display|rom_addr[10] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.781      ;
; 0.453 ; vga_diver:u_vga_diver|cnt_v[3]         ; vga_diver:u_vga_diver|cnt_v[4]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; vga_diver:u_vga_diver|cnt_h[9]         ; vga_diver:u_vga_diver|cnt_h[10]                                                                                                     ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; vga_diver:u_vga_diver|cnt_v[5]         ; vga_diver:u_vga_diver|cnt_v[6]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; vga_display:u_vga_display|rom_addr[5]  ; vga_display:u_vga_display|rom_addr[6]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; vga_display:u_vga_display|rom_addr[6]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a15~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.778      ;
; 0.455 ; vga_display:u_vga_display|rom_addr[10] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.783      ;
; 0.455 ; vga_display:u_vga_display|rom_addr[1]  ; vga_display:u_vga_display|rom_addr[2]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; vga_display:u_vga_display|rom_addr[3]  ; vga_display:u_vga_display|rom_addr[4]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; vga_display:u_vga_display|rom_addr[7]  ; vga_display:u_vga_display|rom_addr[8]                                                                                               ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; vga_display:u_vga_display|rom_addr[4]  ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a36~porta_address_reg0 ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.791      ;
; 0.458 ; vga_diver:u_vga_diver|cnt_v[7]         ; vga_diver:u_vga_diver|cnt_v[8]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; vga_diver:u_vga_diver|cnt_v[9]         ; vga_diver:u_vga_diver|cnt_v[10]                                                                                                     ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.460 ; vga_display:u_vga_display|rom_addr[11] ; vga_display:u_vga_display|rom_addr[12]                                                                                              ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; vga_diver:u_vga_diver|cnt_v[0]         ; vga_diver:u_vga_diver|cnt_v[1]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; vga_display:u_vga_display|rom_addr[11] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.790      ;
; 0.462 ; vga_display:u_vga_display|rom_addr[11] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.790      ;
; 0.463 ; vga_diver:u_vga_diver|cnt_v[1]         ; vga_diver:u_vga_diver|cnt_v[2]                                                                                                      ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; vga_display:u_vga_display|rom_addr[10] ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_address_reg0  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.790      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a11~porta_re_reg       ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a12~porta_re_reg       ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a13~porta_re_reg       ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a14~porta_re_reg       ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a16~porta_re_reg       ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a17~porta_re_reg       ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a20~porta_re_reg       ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a6~porta_re_reg        ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a9~porta_re_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a0~porta_re_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a10~porta_re_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a15~porta_re_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a18~porta_re_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a19~porta_re_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a1~porta_re_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a21~porta_re_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a22~porta_re_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a23~porta_re_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a24~porta_re_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a28~porta_re_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a2~porta_re_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a32~porta_re_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a36~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a36~porta_re_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a3~porta_re_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a40~porta_re_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a44~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a44~porta_re_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a4~porta_re_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a5~porta_re_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a7~porta_re_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|ram_block1a8~porta_re_reg        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|rden_a_store                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_valid                                                                                                 ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|address_reg_a[0]                 ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[0]                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[10]                                                                                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[11]                                                                                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[12]                                                                                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[13]                                                                                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[1]                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[2]                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[3]                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[4]                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[5]                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[6]                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[7]                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[8]                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom_addr[9]                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[0]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[10]                                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[1]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[2]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[3]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[4]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[5]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[6]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[7]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[8]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_h[9]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[0]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[10]                                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[1]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[2]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[3]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[4]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[5]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[6]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[7]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[8]                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_diver:u_vga_diver|cnt_v[9]                                                                                                      ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_display:u_vga_display|rom:u_rom|altsyncram:altsyncram_component|altsyncram_v6b1:auto_generated|address_reg_a[0]                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; vga_blk      ; sys_clk    ; 4.194 ; 4.314 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_clk      ; sys_clk    ; 1.461 ;       ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs       ; sys_clk    ; 3.755 ; 3.977 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]   ; sys_clk    ; 5.135 ; 5.388 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]  ; sys_clk    ; 4.529 ; 4.564 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]  ; sys_clk    ; 4.347 ; 4.482 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]  ; sys_clk    ; 4.478 ; 4.551 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]  ; sys_clk    ; 4.500 ; 4.653 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]  ; sys_clk    ; 4.475 ; 4.642 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]  ; sys_clk    ; 4.842 ; 5.068 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]  ; sys_clk    ; 4.719 ; 4.921 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]  ; sys_clk    ; 4.854 ; 5.082 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]  ; sys_clk    ; 5.099 ; 5.351 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]  ; sys_clk    ; 4.680 ; 4.905 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10] ; sys_clk    ; 4.865 ; 5.095 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11] ; sys_clk    ; 4.642 ; 4.829 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12] ; sys_clk    ; 4.561 ; 4.700 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13] ; sys_clk    ; 4.755 ; 4.949 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14] ; sys_clk    ; 4.497 ; 4.664 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15] ; sys_clk    ; 4.537 ; 4.726 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[16] ; sys_clk    ; 5.007 ; 5.289 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[17] ; sys_clk    ; 5.135 ; 5.388 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[18] ; sys_clk    ; 4.593 ; 4.794 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[19] ; sys_clk    ; 4.736 ; 4.948 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[20] ; sys_clk    ; 4.860 ; 5.073 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[21] ; sys_clk    ; 4.999 ; 5.233 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[22] ; sys_clk    ; 4.839 ; 4.932 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[23] ; sys_clk    ; 5.088 ; 5.359 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs       ; sys_clk    ; 3.333 ; 3.417 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_clk      ; sys_clk    ;       ; 1.505 ; Fall       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; vga_blk      ; sys_clk    ; 2.759 ; 2.768 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_clk      ; sys_clk    ; 1.226 ;       ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs       ; sys_clk    ; 2.953 ; 3.186 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]   ; sys_clk    ; 2.197 ; 2.255 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]  ; sys_clk    ; 2.553 ; 2.647 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]  ; sys_clk    ; 2.302 ; 2.396 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]  ; sys_clk    ; 2.606 ; 2.642 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]  ; sys_clk    ; 2.459 ; 2.521 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]  ; sys_clk    ; 2.197 ; 2.255 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]  ; sys_clk    ; 2.451 ; 2.510 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]  ; sys_clk    ; 2.738 ; 2.798 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]  ; sys_clk    ; 2.466 ; 2.574 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]  ; sys_clk    ; 2.620 ; 2.739 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]  ; sys_clk    ; 2.632 ; 2.725 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10] ; sys_clk    ; 2.654 ; 2.741 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11] ; sys_clk    ; 2.615 ; 2.672 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12] ; sys_clk    ; 2.477 ; 2.539 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13] ; sys_clk    ; 2.405 ; 2.487 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14] ; sys_clk    ; 2.497 ; 2.562 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15] ; sys_clk    ; 2.569 ; 2.607 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[16] ; sys_clk    ; 2.987 ; 3.112 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[17] ; sys_clk    ; 2.765 ; 2.863 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[18] ; sys_clk    ; 2.536 ; 2.614 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[19] ; sys_clk    ; 2.740 ; 2.848 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[20] ; sys_clk    ; 2.850 ; 2.929 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[21] ; sys_clk    ; 2.783 ; 2.885 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[22] ; sys_clk    ; 2.740 ; 2.832 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[23] ; sys_clk    ; 2.597 ; 2.717 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs       ; sys_clk    ; 2.642 ; 2.786 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_clk      ; sys_clk    ;       ; 1.269 ; Fall       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 1.132 ; 0.153 ; N/A      ; N/A     ; 4.718               ;
;  sys_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.132 ; 0.153 ; N/A      ; N/A     ; 4.718               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  sys_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; vga_blk      ; sys_clk    ; 9.235  ; 9.399  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_clk      ; sys_clk    ; 3.193  ;        ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs       ; sys_clk    ; 8.421  ; 8.260  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]   ; sys_clk    ; 12.338 ; 11.946 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]  ; sys_clk    ; 10.480 ; 10.147 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]  ; sys_clk    ; 10.595 ; 10.253 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]  ; sys_clk    ; 10.757 ; 10.402 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]  ; sys_clk    ; 10.879 ; 10.491 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]  ; sys_clk    ; 10.811 ; 10.505 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]  ; sys_clk    ; 11.678 ; 11.333 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]  ; sys_clk    ; 11.440 ; 11.048 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]  ; sys_clk    ; 11.663 ; 11.297 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]  ; sys_clk    ; 12.337 ; 11.873 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]  ; sys_clk    ; 11.291 ; 11.010 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10] ; sys_clk    ; 11.687 ; 11.334 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11] ; sys_clk    ; 11.186 ; 10.842 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12] ; sys_clk    ; 10.896 ; 10.601 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13] ; sys_clk    ; 11.506 ; 11.108 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14] ; sys_clk    ; 10.871 ; 10.527 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15] ; sys_clk    ; 10.992 ; 10.663 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[16] ; sys_clk    ; 11.990 ; 11.730 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[17] ; sys_clk    ; 12.338 ; 11.946 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[18] ; sys_clk    ; 11.124 ; 10.828 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[19] ; sys_clk    ; 11.475 ; 11.131 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[20] ; sys_clk    ; 11.813 ; 11.331 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[21] ; sys_clk    ; 12.013 ; 11.600 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[22] ; sys_clk    ; 11.161 ; 10.822 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[23] ; sys_clk    ; 12.250 ; 11.861 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs       ; sys_clk    ; 7.550  ; 7.466  ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_clk      ; sys_clk    ;        ; 3.091  ; Fall       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; vga_blk      ; sys_clk    ; 2.759 ; 2.768 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_clk      ; sys_clk    ; 1.226 ;       ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_hs       ; sys_clk    ; 2.953 ; 3.186 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]   ; sys_clk    ; 2.197 ; 2.255 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]  ; sys_clk    ; 2.553 ; 2.647 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]  ; sys_clk    ; 2.302 ; 2.396 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]  ; sys_clk    ; 2.606 ; 2.642 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]  ; sys_clk    ; 2.459 ; 2.521 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]  ; sys_clk    ; 2.197 ; 2.255 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]  ; sys_clk    ; 2.451 ; 2.510 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]  ; sys_clk    ; 2.738 ; 2.798 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]  ; sys_clk    ; 2.466 ; 2.574 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]  ; sys_clk    ; 2.620 ; 2.739 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]  ; sys_clk    ; 2.632 ; 2.725 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10] ; sys_clk    ; 2.654 ; 2.741 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11] ; sys_clk    ; 2.615 ; 2.672 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12] ; sys_clk    ; 2.477 ; 2.539 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13] ; sys_clk    ; 2.405 ; 2.487 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14] ; sys_clk    ; 2.497 ; 2.562 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15] ; sys_clk    ; 2.569 ; 2.607 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[16] ; sys_clk    ; 2.987 ; 3.112 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[17] ; sys_clk    ; 2.765 ; 2.863 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[18] ; sys_clk    ; 2.536 ; 2.614 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[19] ; sys_clk    ; 2.740 ; 2.848 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[20] ; sys_clk    ; 2.850 ; 2.929 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[21] ; sys_clk    ; 2.783 ; 2.885 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[22] ; sys_clk    ; 2.740 ; 2.832 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[23] ; sys_clk    ; 2.597 ; 2.717 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs       ; sys_clk    ; 2.642 ; 2.786 ; Rise       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; vga_clk      ; sys_clk    ;       ; 1.269 ; Fall       ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_clk       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hs        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vs        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blk       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[13]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[14]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[15]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[16]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[17]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[18]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[19]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[20]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[21]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[22]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[23]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_clk                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_clk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_blk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[16]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[17]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[18]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[19]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[20]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[21]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[22]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[23]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_clk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_blk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[16]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[17]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[18]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[19]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[20]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[21]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[22]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[23]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_clk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_hs        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_vs        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_blk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[14]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[15]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[16]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[17]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[18]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[19]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[20]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[21]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[22]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[23]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 26023    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; u_PLL|altpll_component|auto_generated|pll1|clk[0] ; 26023    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 38    ; 38   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 589   ; 589  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Oct 02 01:42:55 2021
Info: Command: quartus_sta vga_rom_top -c vga_rom_top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_rom_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {u_PLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_PLL|altpll_component|auto_generated|pll1|clk[0]} {u_PLL|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.132               0.000 u_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.456
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.456               0.000 u_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.721
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.721               0.000 u_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.713               0.000 u_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 u_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.718               0.000 u_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.130               0.000 u_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.153               0.000 u_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.732               0.000 u_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4726 megabytes
    Info: Processing ended: Sat Oct 02 01:42:59 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


