<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\impl\gwsynthesis\scarf_block_ram_pat_gen_and_edge_counters.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\Projects\scarf_block_ram_pat_gen_and_edge_counters\src\scarf_block_ram_and_pat_gen.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 22 18:55:09 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2907</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1505</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>345</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_24mhz</td>
<td>Base</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td></td>
<td></td>
<td>clk_24mhz_ibuf/I </td>
</tr>
<tr>
<td>sclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sclk_ibuf/I </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk_24mhz_ibuf/I</td>
<td>clk_24mhz</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk_24mhz_ibuf/I</td>
<td>clk_24mhz</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>clk_24mhz_ibuf/I</td>
<td>clk_24mhz</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.333
<td>0.000</td>
<td>15.000</td>
<td>clk_24mhz_ibuf/I</td>
<td>clk_24mhz</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sclk</td>
<td>50.000(MHz)</td>
<td>103.814(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">60.643(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_24mhz!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_24mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_24mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-803.714</td>
<td>337</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-6.490</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/pattern_active_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.447</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-6.200</td>
<td>u_scarf_2_edge_counters/u_scarf_regmap_4_edge_counters/address_3_s1/Q</td>
<td>u_scarf/rdata_spi_hold_5_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sclk:[R]</td>
<td>10.000</td>
<td>-0.653</td>
<td>16.423</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-6.042</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/timestep_counter_16_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.642</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-6.042</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/timestep_counter_20_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.642</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-5.643</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/bit_count_0_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.599</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-5.620</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/timestep_counter_12_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.220</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-5.592</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/current_address_0_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.192</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-5.592</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/current_address_7_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.192</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-5.591</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/timestep_counter_21_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.191</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-5.524</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/timestep_counter_5_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.124</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-5.496</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/timestep_counter_10_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.096</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-5.430</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/timestep_counter_14_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.030</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-5.430</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/timestep_counter_18_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.030</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-5.348</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/timestep_counter_24_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.948</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-5.338</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/bit_count_2_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.938</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-5.320</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/current_address_8_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.920</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-5.320</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/current_address_9_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.920</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-5.315</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/current_address_5_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.915</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-5.305</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/timestep_counter_19_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.905</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-5.299</td>
<td>u_scarf_2_edge_counters/u_scarf_regmap_4_edge_counters/address_1_s1/Q</td>
<td>u_scarf/rdata_spi_hold_0_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sclk:[R]</td>
<td>10.000</td>
<td>-0.653</td>
<td>15.522</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-5.279</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/bit_count_2_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.236</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-5.277</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/timestep_counter_13_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.877</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-5.275</td>
<td>u_scarf_2_edge_counters/u_scarf_regmap_4_edge_counters/address_3_s1/Q</td>
<td>u_scarf/rdata_spi_hold_2_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sclk:[R]</td>
<td>10.000</td>
<td>-0.653</td>
<td>15.498</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-5.269</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/current_address_4_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.226</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-5.269</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
<td>u_pattern_gen/current_address_5_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.226</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.479</td>
<td>u_scarf_bram/scarf_bram_write_data_7_s0/Q</td>
<td>u_block_ram/bram_bram_0_3_s/DI[1]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.479</td>
<td>u_scarf_bram/scarf_bram_write_data_5_s0/Q</td>
<td>u_block_ram/bram_bram_0_2_s/DI[1]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.512</td>
<td>u_scarf_bram/scarf_bram_write_data_2_s0/Q</td>
<td>u_block_ram/bram_bram_0_1_s/DI[0]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>4</td>
<td>0.570</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/u_synchronizer_gpio_in/ff_1_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/u_synchronizer_gpio_in/data_out_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>5</td>
<td>0.570</td>
<td>u_scarf/u_synchronizer_data_valid_clk/ff_1_s0/Q</td>
<td>u_scarf/u_synchronizer_data_valid_clk/data_out_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>6</td>
<td>0.570</td>
<td>u_scarf/u_synchronizer_rst_n_sync/ff_1_s0/Q</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>7</td>
<td>0.570</td>
<td>u_scarf/u_synchronizer_data_valid_ff_sclk/ff_1_s0/Q</td>
<td>u_scarf/u_synchronizer_data_valid_ff_sclk/data_out_s0/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>8</td>
<td>0.571</td>
<td>u_scarf/mosi_buffer_1_s0/Q</td>
<td>u_scarf/mosi_buffer_2_s0/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>9</td>
<td>0.571</td>
<td>u_scarf/mosi_buffer_2_s0/Q</td>
<td>u_scarf/mosi_buffer_3_s0/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>10</td>
<td>0.700</td>
<td>u_scarf/spi_data_valid_sync_ff_s0/Q</td>
<td>u_scarf/u_synchronizer_data_valid_ff_sclk/ff_1_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>-0.180</td>
<td>0.910</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d2_count_10_s1/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d2_count_10_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d2_count_6_s1/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d2_count_6_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>u_scarf_bram/scarf_bram_addr_7_s0/Q</td>
<td>u_scarf_bram/scarf_bram_addr_7_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>u_pattern_gen/current_address_12_s1/Q</td>
<td>u_pattern_gen/current_address_12_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_30_s1/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_30_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d2_count_2_s1/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d2_count_2_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_3_s1/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_3_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_12_s1/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_12_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_25_s1/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_25_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d3_count_14_s1/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d3_count_14_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d3_count_24_s1/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d3_count_24_s1/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/ff_1_s0/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>2</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/data_out_s0/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>3</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_31_s8/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>4</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_0_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>5</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_1_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>6</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_2_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>7</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_3_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>8</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_4_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>9</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_5_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>10</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_6_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>11</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_7_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>12</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_8_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>13</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_9_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>14</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_10_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>15</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>16</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>17</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_13_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>18</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_14_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>19</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_15_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>20</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_16_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>21</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_17_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>22</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_18_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>23</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_19_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>24</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
<tr>
<td>25</td>
<td>7.670</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.287</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/ff_1_s0/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>2</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/data_out_s0/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>3</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_31_s8/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>4</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_0_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>5</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_1_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>6</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_2_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>7</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_3_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>8</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_4_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>9</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_5_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>10</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_6_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>11</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_7_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>12</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_8_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>13</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_9_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>14</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_10_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>15</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>16</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>17</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_13_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>18</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_14_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>19</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_15_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>20</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_16_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>21</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_17_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>22</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_18_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>23</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_19_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>24</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
<tr>
<td>25</td>
<td>1.528</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1/CLEAR</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.543</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_scarf/spi_data_valid_sync_ff_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_scarf/slave_id_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_scarf/u_synchronizer_data_valid_clk/data_out_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_scarf_regmap_pattern_gen/registers[4]_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_scarf_regmap_pattern_gen/registers[4]_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_scarf_regmap_pattern_gen/registers[4]_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_pattern_gen/current_address_1_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d1_count_13_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d1_count_14_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_pattern_gen/current_address_2_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/pattern_active_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.672</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][B]</td>
<td>u_pattern_gen/reached_final_timestep_count_s0/I1</td>
</tr>
<tr>
<td>14.698</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R2C17[3][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s0/F</td>
</tr>
<tr>
<td>15.126</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[3][A]</td>
<td>u_pattern_gen/current_address_12_s3/I1</td>
</tr>
<tr>
<td>15.752</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R2C18[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/current_address_12_s3/F</td>
</tr>
<tr>
<td>16.263</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>u_pattern_gen/pattern_active_s3/I3</td>
</tr>
<tr>
<td>17.065</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/pattern_active_s3/F</td>
</tr>
<tr>
<td>18.137</td>
<td>1.071</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">u_pattern_gen/pattern_active_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>u_pattern_gen/pattern_active_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>u_pattern_gen/pattern_active_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.447, 51.360%; route: 7.541, 45.853%; tC2Q: 0.458, 2.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_scarf_regmap_4_edge_counters/address_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf/rdata_spi_hold_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_scarf_2_edge_counters/u_scarf_regmap_4_edge_counters/address_3_s1/CLK</td>
</tr>
<tr>
<td>12.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_scarf_regmap_4_edge_counters/address_3_s1/Q</td>
</tr>
<tr>
<td>15.108</td>
<td>2.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[2][B]</td>
<td>read_data_in_1_s34/I2</td>
</tr>
<tr>
<td>15.930</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C13[2][B]</td>
<td style=" background: #97FFFF;">read_data_in_1_s34/F</td>
</tr>
<tr>
<td>17.410</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>read_data_in_5_s30/I3</td>
</tr>
<tr>
<td>18.442</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" background: #97FFFF;">read_data_in_5_s30/F</td>
</tr>
<tr>
<td>20.694</td>
<td>2.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>read_data_in_5_s14/I0</td>
</tr>
<tr>
<td>21.726</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">read_data_in_5_s14/F</td>
</tr>
<tr>
<td>23.510</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>read_data_in_5_s6/I1</td>
</tr>
<tr>
<td>24.609</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">read_data_in_5_s6/F</td>
</tr>
<tr>
<td>25.898</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>read_data_in_5_s3/I1</td>
</tr>
<tr>
<td>26.997</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">read_data_in_5_s3/F</td>
</tr>
<tr>
<td>27.487</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>read_data_in_5_s0/I3</td>
</tr>
<tr>
<td>28.113</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">read_data_in_5_s0/F</td>
</tr>
<tr>
<td>28.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">u_scarf/rdata_spi_hold_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>22.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>u_scarf/rdata_spi_hold_5_s0/CLK</td>
</tr>
<tr>
<td>22.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scarf/rdata_spi_hold_5_s0</td>
</tr>
<tr>
<td>21.913</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>u_scarf/rdata_spi_hold_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.710, 34.768%; route: 10.255, 62.441%; tC2Q: 0.458, 2.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/timestep_counter_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.494</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>u_pattern_gen/n427_s3/I0</td>
</tr>
<tr>
<td>14.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n427_s3/F</td>
</tr>
<tr>
<td>16.300</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td>u_pattern_gen/n411_s7/I3</td>
</tr>
<tr>
<td>17.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n411_s7/F</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td style=" font-weight:bold;">u_pattern_gen/timestep_counter_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[1][A]</td>
<td>u_pattern_gen/timestep_counter_16_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C18[1][A]</td>
<td>u_pattern_gen/timestep_counter_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.124, 51.938%; route: 7.059, 45.132%; tC2Q: 0.458, 2.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/timestep_counter_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.494</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>u_pattern_gen/n427_s3/I0</td>
</tr>
<tr>
<td>14.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n427_s3/F</td>
</tr>
<tr>
<td>16.300</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][B]</td>
<td>u_pattern_gen/n407_s2/I3</td>
</tr>
<tr>
<td>17.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n407_s2/F</td>
</tr>
<tr>
<td>17.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][B]</td>
<td style=" font-weight:bold;">u_pattern_gen/timestep_counter_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][B]</td>
<td>u_pattern_gen/timestep_counter_20_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C18[0][B]</td>
<td>u_pattern_gen/timestep_counter_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.124, 51.938%; route: 7.059, 45.132%; tC2Q: 0.458, 2.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/bit_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.672</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][A]</td>
<td>u_pattern_gen/bit_count_1_s3/I0</td>
</tr>
<tr>
<td>14.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/bit_count_1_s3/F</td>
</tr>
<tr>
<td>15.525</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>u_pattern_gen/bit_count_0_s3/I2</td>
</tr>
<tr>
<td>16.586</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/bit_count_0_s3/F</td>
</tr>
<tr>
<td>17.290</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td style=" font-weight:bold;">u_pattern_gen/bit_count_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_pattern_gen/bit_count_0_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C17[0][B]</td>
<td>u_pattern_gen/bit_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.086, 51.835%; route: 7.055, 45.227%; tC2Q: 0.458, 2.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/timestep_counter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.494</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>u_pattern_gen/n427_s3/I0</td>
</tr>
<tr>
<td>14.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n427_s3/F</td>
</tr>
<tr>
<td>15.811</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>u_pattern_gen/n415_s2/I3</td>
</tr>
<tr>
<td>16.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n415_s2/F</td>
</tr>
<tr>
<td>16.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td style=" font-weight:bold;">u_pattern_gen/timestep_counter_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>u_pattern_gen/timestep_counter_12_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C16[2][A]</td>
<td>u_pattern_gen/timestep_counter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.191, 53.819%; route: 6.570, 43.170%; tC2Q: 0.458, 3.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/current_address_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.831</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[2][A]</td>
<td>u_pattern_gen/n131_s3/I1</td>
</tr>
<tr>
<td>14.930</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n131_s3/F</td>
</tr>
<tr>
<td>15.784</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>u_pattern_gen/n131_s2/I1</td>
</tr>
<tr>
<td>16.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n131_s2/F</td>
</tr>
<tr>
<td>16.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" font-weight:bold;">u_pattern_gen/current_address_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>u_pattern_gen/current_address_0_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>u_pattern_gen/current_address_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.191, 53.915%; route: 6.543, 43.068%; tC2Q: 0.458, 3.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/current_address_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.831</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[2][A]</td>
<td>u_pattern_gen/n131_s3/I1</td>
</tr>
<tr>
<td>14.930</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n131_s3/F</td>
</tr>
<tr>
<td>15.784</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>u_pattern_gen/n124_s2/I2</td>
</tr>
<tr>
<td>16.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n124_s2/F</td>
</tr>
<tr>
<td>16.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" font-weight:bold;">u_pattern_gen/current_address_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>u_pattern_gen/current_address_7_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>u_pattern_gen/current_address_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.191, 53.915%; route: 6.543, 43.068%; tC2Q: 0.458, 3.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/timestep_counter_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.494</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>u_pattern_gen/n427_s3/I0</td>
</tr>
<tr>
<td>14.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n427_s3/F</td>
</tr>
<tr>
<td>15.782</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_pattern_gen/n406_s2/I2</td>
</tr>
<tr>
<td>16.881</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n406_s2/F</td>
</tr>
<tr>
<td>16.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">u_pattern_gen/timestep_counter_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_pattern_gen/timestep_counter_21_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_pattern_gen/timestep_counter_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.191, 53.920%; route: 6.542, 43.062%; tC2Q: 0.458, 3.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/timestep_counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.494</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>u_pattern_gen/n427_s3/I0</td>
</tr>
<tr>
<td>14.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n427_s3/F</td>
</tr>
<tr>
<td>15.782</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>u_pattern_gen/n422_s4/I3</td>
</tr>
<tr>
<td>16.814</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n422_s4/F</td>
</tr>
<tr>
<td>16.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">u_pattern_gen/timestep_counter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>u_pattern_gen/timestep_counter_5_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>u_pattern_gen/timestep_counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.124, 53.716%; route: 6.542, 43.253%; tC2Q: 0.458, 3.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/timestep_counter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.494</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>u_pattern_gen/n427_s3/I0</td>
</tr>
<tr>
<td>14.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n427_s3/F</td>
</tr>
<tr>
<td>15.965</td>
<td>1.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>u_pattern_gen/n417_s2/I2</td>
</tr>
<tr>
<td>16.787</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n417_s2/F</td>
</tr>
<tr>
<td>16.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td style=" font-weight:bold;">u_pattern_gen/timestep_counter_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>u_pattern_gen/timestep_counter_10_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>u_pattern_gen/timestep_counter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.914, 52.423%; route: 6.724, 44.541%; tC2Q: 0.458, 3.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/timestep_counter_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.494</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>u_pattern_gen/n427_s3/I0</td>
</tr>
<tr>
<td>14.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n427_s3/F</td>
</tr>
<tr>
<td>15.621</td>
<td>1.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>u_pattern_gen/n413_s2/I3</td>
</tr>
<tr>
<td>16.720</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n413_s2/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">u_pattern_gen/timestep_counter_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>u_pattern_gen/timestep_counter_14_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>u_pattern_gen/timestep_counter_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.191, 54.499%; route: 6.380, 42.451%; tC2Q: 0.458, 3.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/timestep_counter_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.494</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>u_pattern_gen/n427_s3/I0</td>
</tr>
<tr>
<td>14.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n427_s3/F</td>
</tr>
<tr>
<td>15.621</td>
<td>1.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>u_pattern_gen/n409_s2/I3</td>
</tr>
<tr>
<td>16.720</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n409_s2/F</td>
</tr>
<tr>
<td>16.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">u_pattern_gen/timestep_counter_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>u_pattern_gen/timestep_counter_18_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>u_pattern_gen/timestep_counter_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.191, 54.499%; route: 6.380, 42.451%; tC2Q: 0.458, 3.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/timestep_counter_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.494</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>u_pattern_gen/n427_s3/I0</td>
</tr>
<tr>
<td>14.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n427_s3/F</td>
</tr>
<tr>
<td>15.606</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>u_pattern_gen/n403_s2/I2</td>
</tr>
<tr>
<td>16.638</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n403_s2/F</td>
</tr>
<tr>
<td>16.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">u_pattern_gen/timestep_counter_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>u_pattern_gen/timestep_counter_24_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>u_pattern_gen/timestep_counter_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.124, 54.349%; route: 6.365, 42.585%; tC2Q: 0.458, 3.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/bit_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.672</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][B]</td>
<td>u_pattern_gen/reached_final_timestep_count_s0/I1</td>
</tr>
<tr>
<td>14.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R2C17[3][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s0/F</td>
</tr>
<tr>
<td>15.529</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>u_pattern_gen/n230_s3/I2</td>
</tr>
<tr>
<td>16.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n230_s3/F</td>
</tr>
<tr>
<td>16.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">u_pattern_gen/bit_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>u_pattern_gen/bit_count_2_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>u_pattern_gen/bit_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.124, 54.385%; route: 6.355, 42.546%; tC2Q: 0.458, 3.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/current_address_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.831</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[2][A]</td>
<td>u_pattern_gen/n131_s3/I1</td>
</tr>
<tr>
<td>14.930</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n131_s3/F</td>
</tr>
<tr>
<td>15.788</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>u_pattern_gen/n123_s2/I3</td>
</tr>
<tr>
<td>16.610</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n123_s2/F</td>
</tr>
<tr>
<td>16.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">u_pattern_gen/current_address_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>u_pattern_gen/current_address_8_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>u_pattern_gen/current_address_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.914, 53.043%; route: 6.548, 43.885%; tC2Q: 0.458, 3.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/current_address_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.831</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[2][A]</td>
<td>u_pattern_gen/n131_s3/I1</td>
</tr>
<tr>
<td>14.930</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n131_s3/F</td>
</tr>
<tr>
<td>15.788</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>u_pattern_gen/n122_s2/I2</td>
</tr>
<tr>
<td>16.610</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n122_s2/F</td>
</tr>
<tr>
<td>16.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">u_pattern_gen/current_address_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>u_pattern_gen/current_address_9_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>u_pattern_gen/current_address_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.914, 53.043%; route: 6.548, 43.885%; tC2Q: 0.458, 3.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/current_address_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.831</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[2][A]</td>
<td>u_pattern_gen/n131_s3/I1</td>
</tr>
<tr>
<td>14.930</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R3C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n131_s3/F</td>
</tr>
<tr>
<td>15.784</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>u_pattern_gen/n126_s4/I3</td>
</tr>
<tr>
<td>16.606</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n126_s4/F</td>
</tr>
<tr>
<td>16.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" font-weight:bold;">u_pattern_gen/current_address_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>u_pattern_gen/current_address_5_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>u_pattern_gen/current_address_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.914, 53.059%; route: 6.543, 43.868%; tC2Q: 0.458, 3.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/timestep_counter_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.494</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>u_pattern_gen/n427_s3/I0</td>
</tr>
<tr>
<td>14.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n427_s3/F</td>
</tr>
<tr>
<td>15.969</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C18[1][B]</td>
<td>u_pattern_gen/n408_s2/I2</td>
</tr>
<tr>
<td>16.595</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C18[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n408_s2/F</td>
</tr>
<tr>
<td>16.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C18[1][B]</td>
<td style=" font-weight:bold;">u_pattern_gen/timestep_counter_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[1][B]</td>
<td>u_pattern_gen/timestep_counter_19_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C18[1][B]</td>
<td>u_pattern_gen/timestep_counter_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.718, 51.782%; route: 6.729, 45.143%; tC2Q: 0.458, 3.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_scarf_regmap_4_edge_counters/address_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf/rdata_spi_hold_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>u_scarf_2_edge_counters/u_scarf_regmap_4_edge_counters/address_1_s1/CLK</td>
</tr>
<tr>
<td>12.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R8C2[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_scarf_regmap_4_edge_counters/address_1_s1/Q</td>
</tr>
<tr>
<td>15.268</td>
<td>3.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[3][B]</td>
<td>read_data_in_7_s18/I2</td>
</tr>
<tr>
<td>15.894</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C14[3][B]</td>
<td style=" background: #97FFFF;">read_data_in_7_s18/F</td>
</tr>
<tr>
<td>17.689</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>read_data_in_1_s22/I2</td>
</tr>
<tr>
<td>18.788</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">read_data_in_1_s22/F</td>
</tr>
<tr>
<td>20.077</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][B]</td>
<td>read_data_in_0_s24/I3</td>
</tr>
<tr>
<td>21.109</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C12[3][B]</td>
<td style=" background: #97FFFF;">read_data_in_0_s24/F</td>
</tr>
<tr>
<td>22.579</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>read_data_in_0_s8/I0</td>
</tr>
<tr>
<td>23.611</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">read_data_in_0_s8/F</td>
</tr>
<tr>
<td>24.415</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td>read_data_in_0_s2/I2</td>
</tr>
<tr>
<td>25.041</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][A]</td>
<td style=" background: #97FFFF;">read_data_in_0_s2/F</td>
</tr>
<tr>
<td>26.180</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>read_data_in_0_s0/I1</td>
</tr>
<tr>
<td>27.212</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">read_data_in_0_s0/F</td>
</tr>
<tr>
<td>27.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">u_scarf/rdata_spi_hold_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>22.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>u_scarf/rdata_spi_hold_0_s0/CLK</td>
</tr>
<tr>
<td>22.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scarf/rdata_spi_hold_0_s0</td>
</tr>
<tr>
<td>21.913</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>u_scarf/rdata_spi_hold_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.447, 35.092%; route: 9.617, 61.955%; tC2Q: 0.458, 2.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/bit_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.672</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][B]</td>
<td>u_pattern_gen/reached_final_timestep_count_s0/I1</td>
</tr>
<tr>
<td>14.704</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R2C17[3][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s0/F</td>
</tr>
<tr>
<td>15.529</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>u_pattern_gen/n230_s2/I2</td>
</tr>
<tr>
<td>16.590</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n230_s2/F</td>
</tr>
<tr>
<td>16.926</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td style=" font-weight:bold;">u_pattern_gen/bit_count_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>u_pattern_gen/bit_count_2_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[2][B]</td>
<td>u_pattern_gen/bit_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.086, 53.071%; route: 6.692, 43.921%; tC2Q: 0.458, 3.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/timestep_counter_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.494</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>u_pattern_gen/n427_s3/I0</td>
</tr>
<tr>
<td>14.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n427_s3/F</td>
</tr>
<tr>
<td>15.469</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>u_pattern_gen/n414_s2/I2</td>
</tr>
<tr>
<td>16.568</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n414_s2/F</td>
</tr>
<tr>
<td>16.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" font-weight:bold;">u_pattern_gen/timestep_counter_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>u_pattern_gen/timestep_counter_13_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>u_pattern_gen/timestep_counter_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.191, 55.056%; route: 6.228, 41.863%; tC2Q: 0.458, 3.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_scarf_regmap_4_edge_counters/address_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf/rdata_spi_hold_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_scarf_2_edge_counters/u_scarf_regmap_4_edge_counters/address_3_s1/CLK</td>
</tr>
<tr>
<td>12.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_scarf_regmap_4_edge_counters/address_3_s1/Q</td>
</tr>
<tr>
<td>15.113</td>
<td>2.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>read_data_in_1_s32/I3</td>
</tr>
<tr>
<td>15.935</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">read_data_in_1_s32/F</td>
</tr>
<tr>
<td>17.901</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>read_data_in_3_s14/I2</td>
</tr>
<tr>
<td>19.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">read_data_in_3_s14/F</td>
</tr>
<tr>
<td>20.811</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>read_data_in_2_s20/I3</td>
</tr>
<tr>
<td>21.910</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">read_data_in_2_s20/F</td>
</tr>
<tr>
<td>23.198</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>read_data_in_2_s7/I3</td>
</tr>
<tr>
<td>24.297</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">read_data_in_2_s7/F</td>
</tr>
<tr>
<td>24.634</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][B]</td>
<td>read_data_in_2_s1/I2</td>
</tr>
<tr>
<td>25.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][B]</td>
<td style=" background: #97FFFF;">read_data_in_2_s1/F</td>
</tr>
<tr>
<td>26.156</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td>read_data_in_2_s0/I0</td>
</tr>
<tr>
<td>27.188</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td style=" background: #97FFFF;">read_data_in_2_s0/F</td>
</tr>
<tr>
<td>27.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td style=" font-weight:bold;">u_scarf/rdata_spi_hold_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>22.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td>u_scarf/rdata_spi_hold_2_s0/CLK</td>
</tr>
<tr>
<td>22.313</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scarf/rdata_spi_hold_2_s0</td>
</tr>
<tr>
<td>21.913</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C11[1][B]</td>
<td>u_scarf/rdata_spi_hold_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.183, 39.896%; route: 8.856, 57.146%; tC2Q: 0.458, 2.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/current_address_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.672</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][B]</td>
<td>u_pattern_gen/reached_final_timestep_count_s0/I1</td>
</tr>
<tr>
<td>14.698</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R2C17[3][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s0/F</td>
</tr>
<tr>
<td>15.126</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[3][A]</td>
<td>u_pattern_gen/current_address_12_s3/I1</td>
</tr>
<tr>
<td>15.751</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C18[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/current_address_12_s3/F</td>
</tr>
<tr>
<td>16.916</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td style=" font-weight:bold;">u_pattern_gen/current_address_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>u_pattern_gen/current_address_4_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>u_pattern_gen/current_address_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.644, 50.205%; route: 7.123, 46.785%; tC2Q: 0.458, 3.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/current_address_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>u_scarf_regmap_pattern_gen/registers[1]_4_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">u_scarf_regmap_pattern_gen/registers[1]_4_s0/Q</td>
</tr>
<tr>
<td>3.303</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_pattern_gen/final_stage1_count_0_s1/I1</td>
</tr>
<tr>
<td>4.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s1/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td>u_pattern_gen/final_stage1_count_0_s0/I1</td>
</tr>
<tr>
<td>5.843</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/final_stage1_count_0_s0/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[0][B]</td>
<td>u_pattern_gen/n248_s0/I1</td>
</tr>
<tr>
<td>7.224</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n248_s0/COUT</td>
</tr>
<tr>
<td>7.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][A]</td>
<td>u_pattern_gen/n249_s0/CIN</td>
</tr>
<tr>
<td>7.281</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n249_s0/COUT</td>
</tr>
<tr>
<td>7.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[1][B]</td>
<td>u_pattern_gen/n250_s0/CIN</td>
</tr>
<tr>
<td>7.338</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n250_s0/COUT</td>
</tr>
<tr>
<td>7.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R10C17[2][A]</td>
<td>u_pattern_gen/n251_s0/CIN</td>
</tr>
<tr>
<td>7.395</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R10C17[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n251_s0/COUT</td>
</tr>
<tr>
<td>8.774</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s33/I3</td>
</tr>
<tr>
<td>9.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s33/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s22/I3</td>
</tr>
<tr>
<td>10.207</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s22/F</td>
</tr>
<tr>
<td>10.626</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s9/I3</td>
</tr>
<tr>
<td>11.428</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s9/F</td>
</tr>
<tr>
<td>11.847</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>u_pattern_gen/reached_final_timestep_count_s2/I3</td>
</tr>
<tr>
<td>12.669</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s2/F</td>
</tr>
<tr>
<td>13.672</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[3][B]</td>
<td>u_pattern_gen/reached_final_timestep_count_s0/I1</td>
</tr>
<tr>
<td>14.698</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R2C17[3][B]</td>
<td style=" background: #97FFFF;">u_pattern_gen/reached_final_timestep_count_s0/F</td>
</tr>
<tr>
<td>15.126</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[3][A]</td>
<td>u_pattern_gen/current_address_12_s3/I1</td>
</tr>
<tr>
<td>15.751</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R2C18[3][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/current_address_12_s3/F</td>
</tr>
<tr>
<td>16.916</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" font-weight:bold;">u_pattern_gen/current_address_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>u_pattern_gen/current_address_5_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>u_pattern_gen/current_address_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.644, 50.205%; route: 7.123, 46.785%; tC2Q: 0.458, 3.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_bram/scarf_bram_write_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block_ram/bram_bram_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>u_scarf_bram/scarf_bram_write_data_7_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">u_scarf_bram/scarf_bram_write_data_7_s0/Q</td>
</tr>
<tr>
<td>2.195</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">u_block_ram/bram_bram_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>u_block_ram/bram_bram_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.717</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>u_block_ram/bram_bram_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_bram/scarf_bram_write_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block_ram/bram_bram_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>u_scarf_bram/scarf_bram_write_data_5_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">u_scarf_bram/scarf_bram_write_data_5_s0/Q</td>
</tr>
<tr>
<td>2.195</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">u_block_ram/bram_bram_0_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>u_block_ram/bram_bram_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.717</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>u_block_ram/bram_bram_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_bram/scarf_bram_write_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_block_ram/bram_bram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_scarf_bram/scarf_bram_write_data_2_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">u_scarf_bram/scarf_bram_write_data_2_s0/Q</td>
</tr>
<tr>
<td>2.229</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">u_block_ram/bram_bram_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>u_block_ram/bram_bram_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.717</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>u_block_ram/bram_bram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/u_synchronizer_gpio_in/ff_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/u_synchronizer_gpio_in/data_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/u_synchronizer_gpio_in/ff_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_0/u_synchronizer_gpio_in/ff_1_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_0/u_synchronizer_gpio_in/data_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/u_synchronizer_gpio_in/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/u_synchronizer_gpio_in/data_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_data_valid_clk/ff_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf/u_synchronizer_data_valid_clk/data_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scarf/u_synchronizer_data_valid_clk/ff_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_data_valid_clk/ff_1_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_data_valid_clk/data_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>u_scarf/u_synchronizer_data_valid_clk/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>u_scarf/u_synchronizer_data_valid_clk/data_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/ff_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/ff_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/ff_1_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_data_valid_ff_sclk/ff_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf/u_synchronizer_data_valid_ff_sclk/data_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>u_scarf/u_synchronizer_data_valid_ff_sclk/ff_1_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_data_valid_ff_sclk/ff_1_s0/Q</td>
</tr>
<tr>
<td>2.380</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_data_valid_ff_sclk/data_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>u_scarf/u_synchronizer_data_valid_ff_sclk/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>u_scarf/u_synchronizer_data_valid_ff_sclk/data_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/mosi_buffer_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf/mosi_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td>u_scarf/mosi_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C12[2][B]</td>
<td style=" font-weight:bold;">u_scarf/mosi_buffer_1_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td style=" font-weight:bold;">u_scarf/mosi_buffer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td>u_scarf/mosi_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[1][B]</td>
<td>u_scarf/mosi_buffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/mosi_buffer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf/mosi_buffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td>u_scarf/mosi_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C12[1][B]</td>
<td style=" font-weight:bold;">u_scarf/mosi_buffer_2_s0/Q</td>
</tr>
<tr>
<td>2.382</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">u_scarf/mosi_buffer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>u_scarf/mosi_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>u_scarf/mosi_buffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/spi_data_valid_sync_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf/u_synchronizer_data_valid_ff_sclk/ff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>u_scarf/spi_data_valid_sync_ff_s0/CLK</td>
</tr>
<tr>
<td>21.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">u_scarf/spi_data_valid_sync_ff_s0/Q</td>
</tr>
<tr>
<td>22.541</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_data_valid_ff_sclk/ff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOT17[A]</td>
<td>sclk_ibuf/O</td>
</tr>
<tr>
<td>21.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>u_scarf/u_synchronizer_data_valid_ff_sclk/ff_1_s0/CLK</td>
</tr>
<tr>
<td>21.841</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scarf/u_synchronizer_data_valid_ff_sclk/ff_1_s0</td>
</tr>
<tr>
<td>21.841</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>u_scarf/u_synchronizer_data_valid_ff_sclk/ff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 63.374%; tC2Q: 0.333, 36.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d2_count_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d2_count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d2_count_10_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d2_count_10_s1/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/n608_s5/I0</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td style=" background: #97FFFF;">u_scarf_2_edge_counters/u_edge_counter_1/n608_s5/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d2_count_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d2_count_10_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C9[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d2_count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d2_count_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d2_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d2_count_6_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_0/d2_count_6_s1/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/n612_s3/I2</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" background: #97FFFF;">u_scarf_2_edge_counters/u_edge_counter_0/n612_s3/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_0/d2_count_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d2_count_6_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d2_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_bram/scarf_bram_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_bram/scarf_bram_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>u_scarf_bram/scarf_bram_addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">u_scarf_bram/scarf_bram_addr_7_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>u_scarf_bram/n132_s1/I1</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">u_scarf_bram/n132_s1/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">u_scarf_bram/scarf_bram_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>u_scarf_bram/scarf_bram_addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>u_scarf_bram/scarf_bram_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pattern_gen/current_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pattern_gen/current_address_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>u_pattern_gen/current_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">u_pattern_gen/current_address_12_s1/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>u_pattern_gen/n119_s2/I2</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" background: #97FFFF;">u_pattern_gen/n119_s2/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">u_pattern_gen/current_address_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>u_pattern_gen/current_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>u_pattern_gen/current_address_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C6[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/n928_s3/I0</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">u_scarf_2_edge_counters/u_edge_counter_1/n928_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/n927_s3/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">u_scarf_2_edge_counters/u_edge_counter_1/n927_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/n919_s3/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" background: #97FFFF;">u_scarf_2_edge_counters/u_edge_counter_1/n919_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/n918_s3/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" background: #97FFFF;">u_scarf_2_edge_counters/u_edge_counter_1/n918_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_30_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_30_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/n909_s3/I0</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">u_scarf_2_edge_counters/u_edge_counter_1/n909_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_30_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d2_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d2_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d2_count_2_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C11[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d2_count_2_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/n616_s3/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td style=" background: #97FFFF;">u_scarf_2_edge_counters/u_edge_counter_1/n616_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d2_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d2_count_2_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C11[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d2_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_3_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d1_count_3_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/n294_s3/I0</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">u_scarf_2_edge_counters/u_edge_counter_1/n294_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d1_count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_3_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_12_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d1_count_12_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/n285_s3/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u_scarf_2_edge_counters/u_edge_counter_1/n285_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d1_count_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_12_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_25_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d1_count_25_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/n272_s3/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">u_scarf_2_edge_counters/u_edge_counter_1/n272_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d1_count_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_25_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d3_count_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d3_count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d3_count_14_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R10C5[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_0/d3_count_14_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/n925_s3/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td style=" background: #97FFFF;">u_scarf_2_edge_counters/u_edge_counter_0/n925_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_0/d3_count_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d3_count_14_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C5[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d3_count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d3_count_24_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d3_count_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d3_count_24_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_0/d3_count_24_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/n915_s3/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">u_scarf_2_edge_counters/u_edge_counter_0/n915_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_0/d3_count_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d3_count_24_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d3_count_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/ff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/ff_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/ff_1_s0/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/ff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/data_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/data_out_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/data_out_s0/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/data_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_31_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d1_count_31_s8/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_31_s8/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_31_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_0_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_1_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_2_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_3_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_4_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_5_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_6_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_7_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_8_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_9_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_10_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_13_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_14_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_15_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[2][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_16_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_17_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_18_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_19_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.977</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.828, 79.957%; tC2Q: 0.458, 20.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/ff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/ff_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/ff_1_s0/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/ff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/data_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/data_out_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/u_synchronizer_gpio_in/data_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_31_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d1_count_31_s8/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_31_s8/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d1_count_31_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_0_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_1_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_2_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_3_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_4_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_5_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_6_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_7_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_8_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_9_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_10_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_13_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_14_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_15_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C8[2][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_16_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_17_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_18_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_19_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>u_scarf/u_synchronizer_rst_n_sync/data_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>387</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">u_scarf/u_synchronizer_rst_n_sync/data_out_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>458</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_scarf_2_edge_counters/u_edge_counter_1/d3_count_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 78.404%; tC2Q: 0.333, 21.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scarf/spi_data_valid_sync_ff_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scarf/spi_data_valid_sync_ff_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scarf/spi_data_valid_sync_ff_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scarf/slave_id_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scarf/slave_id_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scarf/slave_id_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scarf/u_synchronizer_data_valid_clk/data_out_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scarf/u_synchronizer_data_valid_clk/data_out_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scarf/u_synchronizer_data_valid_clk/data_out_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scarf_regmap_pattern_gen/registers[4]_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scarf_regmap_pattern_gen/registers[4]_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scarf_regmap_pattern_gen/registers[4]_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scarf_regmap_pattern_gen/registers[4]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scarf_regmap_pattern_gen/registers[4]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scarf_regmap_pattern_gen/registers[4]_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scarf_regmap_pattern_gen/registers[4]_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scarf_regmap_pattern_gen/registers[4]_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scarf_regmap_pattern_gen/registers[4]_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pattern_gen/current_address_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_pattern_gen/current_address_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_pattern_gen/current_address_1_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d1_count_13_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d1_count_13_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d1_count_13_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d1_count_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d1_count_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_scarf_2_edge_counters/u_edge_counter_0/d1_count_14_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pattern_gen/current_address_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_pattern_gen/current_address_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_pattern_gen/current_address_2_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>458</td>
<td>clk_100mhz</td>
<td>-6.490</td>
<td>0.262</td>
</tr>
<tr>
<td>387</td>
<td>rst_n_100mhz_sync</td>
<td>5.009</td>
<td>2.313</td>
</tr>
<tr>
<td>109</td>
<td>enable[0]</td>
<td>4.274</td>
<td>3.769</td>
</tr>
<tr>
<td>109</td>
<td>enable[1]</td>
<td>5.369</td>
<td>2.169</td>
</tr>
<tr>
<td>58</td>
<td>address_4[0]</td>
<td>-5.856</td>
<td>3.774</td>
</tr>
<tr>
<td>58</td>
<td>address_4[1]</td>
<td>-6.164</td>
<td>3.610</td>
</tr>
<tr>
<td>56</td>
<td>bram_ren</td>
<td>5.913</td>
<td>2.312</td>
</tr>
<tr>
<td>32</td>
<td>d2_count_31_5</td>
<td>-1.172</td>
<td>1.824</td>
</tr>
<tr>
<td>32</td>
<td>d3_count_31_5</td>
<td>-1.412</td>
<td>1.514</td>
</tr>
<tr>
<td>32</td>
<td>d1_count_31_5</td>
<td>-2.702</td>
<td>2.136</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R3C12</td>
<td>87.50%</td>
</tr>
<tr>
<td>R4C14</td>
<td>87.50%</td>
</tr>
<tr>
<td>R4C13</td>
<td>81.94%</td>
</tr>
<tr>
<td>R4C17</td>
<td>77.78%</td>
</tr>
<tr>
<td>R5C14</td>
<td>76.39%</td>
</tr>
<tr>
<td>R3C14</td>
<td>72.22%</td>
</tr>
<tr>
<td>R3C13</td>
<td>70.83%</td>
</tr>
<tr>
<td>R5C13</td>
<td>70.83%</td>
</tr>
<tr>
<td>R4C12</td>
<td>70.83%</td>
</tr>
<tr>
<td>R2C12</td>
<td>68.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
