;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Jaw
Jaw__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Jaw__0__MASK EQU 0x04
Jaw__0__PC EQU CYREG_PRT1_PC2
Jaw__0__PORT EQU 1
Jaw__0__SHIFT EQU 2
Jaw__AG EQU CYREG_PRT1_AG
Jaw__AMUX EQU CYREG_PRT1_AMUX
Jaw__BIE EQU CYREG_PRT1_BIE
Jaw__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Jaw__BYP EQU CYREG_PRT1_BYP
Jaw__CTL EQU CYREG_PRT1_CTL
Jaw__DM0 EQU CYREG_PRT1_DM0
Jaw__DM1 EQU CYREG_PRT1_DM1
Jaw__DM2 EQU CYREG_PRT1_DM2
Jaw__DR EQU CYREG_PRT1_DR
Jaw__INP_DIS EQU CYREG_PRT1_INP_DIS
Jaw__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Jaw__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Jaw__LCD_EN EQU CYREG_PRT1_LCD_EN
Jaw__MASK EQU 0x04
Jaw__PORT EQU 1
Jaw__PRT EQU CYREG_PRT1_PRT
Jaw__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Jaw__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Jaw__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Jaw__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Jaw__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Jaw__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Jaw__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Jaw__PS EQU CYREG_PRT1_PS
Jaw__SHIFT EQU 2
Jaw__SLW EQU CYREG_PRT1_SLW

; Base
Base_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Base_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Base_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Base_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Base_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Base_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Base_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Base_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Base_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Base_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Base_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Base_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Base_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Base_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Base_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Base_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Base_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Base_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Base_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Base_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Base_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Base_PWMUDB_genblk8_stsreg__0__POS EQU 0
Base_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Base_PWMUDB_genblk8_stsreg__1__POS EQU 1
Base_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Base_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Base_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Base_PWMUDB_genblk8_stsreg__2__POS EQU 2
Base_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Base_PWMUDB_genblk8_stsreg__3__POS EQU 3
Base_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Base_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Base_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Base_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Base_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Base_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Base_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Base_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
Base_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Base_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Base_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Base_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Base_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Base_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Base_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Base_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Base_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Base_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Base_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Base_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Base_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Base_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Base_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Base_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Base_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Base_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Base_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Base_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Base_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Base_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Base_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Base_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Base_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Base_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Base_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Base_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Base_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Base_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Base_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Base_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Base_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Base_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Base_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Base_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; Neck
Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Neck_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Neck_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Neck_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Neck_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Neck_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Neck_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Neck_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Neck_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Neck_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Neck_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Neck_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Neck_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Neck_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Neck_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Neck_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Neck_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Neck_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
Neck_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Neck_PWMUDB_genblk8_stsreg__0__POS EQU 0
Neck_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Neck_PWMUDB_genblk8_stsreg__1__POS EQU 1
Neck_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Neck_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Neck_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Neck_PWMUDB_genblk8_stsreg__2__POS EQU 2
Neck_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Neck_PWMUDB_genblk8_stsreg__3__POS EQU 3
Neck_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Neck_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Neck_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Neck_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Neck_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Neck_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Neck_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Neck_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Neck_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Neck_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Neck_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Neck_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Neck_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Neck_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Neck_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Neck_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Neck_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Neck_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Neck_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Neck_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Neck_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Neck_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Neck_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Neck_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Neck_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Neck_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Neck_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Neck_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Neck_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Neck_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; Mouth
Mouth_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Mouth_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Mouth_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Mouth_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Mouth_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Mouth_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Mouth_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Mouth_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Mouth_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Mouth_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Mouth_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Mouth_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Mouth_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Mouth_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Mouth_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Mouth_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Mouth_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Mouth_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Mouth_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Mouth_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Mouth_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Mouth_PWMUDB_genblk8_stsreg__0__POS EQU 0
Mouth_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Mouth_PWMUDB_genblk8_stsreg__1__POS EQU 1
Mouth_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Mouth_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Mouth_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Mouth_PWMUDB_genblk8_stsreg__2__POS EQU 2
Mouth_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Mouth_PWMUDB_genblk8_stsreg__3__POS EQU 3
Mouth_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Mouth_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Mouth_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Mouth_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Mouth_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Mouth_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
Mouth_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
Mouth_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
Mouth_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Mouth_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Mouth_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Mouth_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Mouth_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Mouth_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Mouth_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Mouth_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Mouth_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Mouth_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Mouth_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Mouth_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Mouth_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Mouth_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Mouth_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Mouth_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Mouth_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Mouth_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Mouth_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Mouth_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Mouth_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Mouth_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Mouth_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Mouth_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Mouth_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Mouth_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Mouth_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Mouth_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Mouth_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Mouth_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Mouth_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Mouth_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Mouth_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Mouth_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Mouth_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Mouth_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; Pin_2
Pin_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_2__0__MASK EQU 0x80
Pin_2__0__PC EQU CYREG_PRT0_PC7
Pin_2__0__PORT EQU 0
Pin_2__0__SHIFT EQU 7
Pin_2__AG EQU CYREG_PRT0_AG
Pin_2__AMUX EQU CYREG_PRT0_AMUX
Pin_2__BIE EQU CYREG_PRT0_BIE
Pin_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_2__BYP EQU CYREG_PRT0_BYP
Pin_2__CTL EQU CYREG_PRT0_CTL
Pin_2__DM0 EQU CYREG_PRT0_DM0
Pin_2__DM1 EQU CYREG_PRT0_DM1
Pin_2__DM2 EQU CYREG_PRT0_DM2
Pin_2__DR EQU CYREG_PRT0_DR
Pin_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_2__MASK EQU 0x80
Pin_2__PORT EQU 0
Pin_2__PRT EQU CYREG_PRT0_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_2__PS EQU CYREG_PRT0_PS
Pin_2__SHIFT EQU 7
Pin_2__SLW EQU CYREG_PRT0_SLW

; TopLip
TopLip__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
TopLip__0__MASK EQU 0x10
TopLip__0__PC EQU CYREG_PRT1_PC4
TopLip__0__PORT EQU 1
TopLip__0__SHIFT EQU 4
TopLip__AG EQU CYREG_PRT1_AG
TopLip__AMUX EQU CYREG_PRT1_AMUX
TopLip__BIE EQU CYREG_PRT1_BIE
TopLip__BIT_MASK EQU CYREG_PRT1_BIT_MASK
TopLip__BYP EQU CYREG_PRT1_BYP
TopLip__CTL EQU CYREG_PRT1_CTL
TopLip__DM0 EQU CYREG_PRT1_DM0
TopLip__DM1 EQU CYREG_PRT1_DM1
TopLip__DM2 EQU CYREG_PRT1_DM2
TopLip__DR EQU CYREG_PRT1_DR
TopLip__INP_DIS EQU CYREG_PRT1_INP_DIS
TopLip__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
TopLip__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
TopLip__LCD_EN EQU CYREG_PRT1_LCD_EN
TopLip__MASK EQU 0x10
TopLip__PORT EQU 1
TopLip__PRT EQU CYREG_PRT1_PRT
TopLip__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
TopLip__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
TopLip__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
TopLip__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
TopLip__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
TopLip__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
TopLip__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
TopLip__PS EQU CYREG_PRT1_PS
TopLip__SHIFT EQU 4
TopLip__SLW EQU CYREG_PRT1_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x04
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x10
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x10

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x06
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x40
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x40

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x01
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x02
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x02

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x05
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x20
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x20

; Clock_5
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x02
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x04
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x04

; Clock_6
Clock_6__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_6__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_6__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_6__CFG2_SRC_SEL_MASK EQU 0x07
Clock_6__INDEX EQU 0x00
Clock_6__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_6__PM_ACT_MSK EQU 0x01
Clock_6__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_6__PM_STBY_MSK EQU 0x01

; Clock_7
Clock_7__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_7__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_7__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_7__CFG2_SRC_SEL_MASK EQU 0x07
Clock_7__INDEX EQU 0x03
Clock_7__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_7__PM_ACT_MSK EQU 0x08
Clock_7__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_7__PM_STBY_MSK EQU 0x08

; Clock_8
Clock_8__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Clock_8__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Clock_8__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Clock_8__CFG2_SRC_SEL_MASK EQU 0x07
Clock_8__INDEX EQU 0x07
Clock_8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_8__PM_ACT_MSK EQU 0x80
Clock_8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_8__PM_STBY_MSK EQU 0x80

; Eyelids
Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Eyelids_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Eyelids_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Eyelids_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Eyelids_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Eyelids_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Eyelids_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Eyelids_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Eyelids_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Eyelids_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Eyelids_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Eyelids_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Eyelids_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Eyelids_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Eyelids_PWMUDB_genblk8_stsreg__0__POS EQU 0
Eyelids_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Eyelids_PWMUDB_genblk8_stsreg__1__POS EQU 1
Eyelids_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Eyelids_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Eyelids_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Eyelids_PWMUDB_genblk8_stsreg__2__POS EQU 2
Eyelids_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Eyelids_PWMUDB_genblk8_stsreg__3__POS EQU 3
Eyelids_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Eyelids_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Eyelids_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Eyelids_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Eyelids_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Eyelids_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Eyelids_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Eyelids_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Eyelids_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Eyelids_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Eyelids_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Eyelids_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Eyelids_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Eyelids_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Eyelids_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Eyelids_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Eyelids_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Eyelids_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Eyelids_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Eyelids_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Eyelids_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Eyelids_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Eyelids_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Eyelids_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Eyelids_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Eyelids_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Eyelids_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Eyelids_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Eyelids_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Eyelids_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Eyelids_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Eyelids_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Eyelids_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Eyelids_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Eyelids_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Eyelids_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Eyelids_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Eyelids_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

; NeckLeft
NeckLeft__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
NeckLeft__0__MASK EQU 0x10
NeckLeft__0__PC EQU CYREG_PRT0_PC4
NeckLeft__0__PORT EQU 0
NeckLeft__0__SHIFT EQU 4
NeckLeft__AG EQU CYREG_PRT0_AG
NeckLeft__AMUX EQU CYREG_PRT0_AMUX
NeckLeft__BIE EQU CYREG_PRT0_BIE
NeckLeft__BIT_MASK EQU CYREG_PRT0_BIT_MASK
NeckLeft__BYP EQU CYREG_PRT0_BYP
NeckLeft__CTL EQU CYREG_PRT0_CTL
NeckLeft__DM0 EQU CYREG_PRT0_DM0
NeckLeft__DM1 EQU CYREG_PRT0_DM1
NeckLeft__DM2 EQU CYREG_PRT0_DM2
NeckLeft__DR EQU CYREG_PRT0_DR
NeckLeft__INP_DIS EQU CYREG_PRT0_INP_DIS
NeckLeft__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
NeckLeft__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
NeckLeft__LCD_EN EQU CYREG_PRT0_LCD_EN
NeckLeft__MASK EQU 0x10
NeckLeft__PORT EQU 0
NeckLeft__PRT EQU CYREG_PRT0_PRT
NeckLeft__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
NeckLeft__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
NeckLeft__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
NeckLeft__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
NeckLeft__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
NeckLeft__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
NeckLeft__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
NeckLeft__PS EQU CYREG_PRT0_PS
NeckLeft__SHIFT EQU 4
NeckLeft__SLW EQU CYREG_PRT0_SLW

; NeckRight
NeckRight__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
NeckRight__0__MASK EQU 0x20
NeckRight__0__PC EQU CYREG_PRT0_PC5
NeckRight__0__PORT EQU 0
NeckRight__0__SHIFT EQU 5
NeckRight__AG EQU CYREG_PRT0_AG
NeckRight__AMUX EQU CYREG_PRT0_AMUX
NeckRight__BIE EQU CYREG_PRT0_BIE
NeckRight__BIT_MASK EQU CYREG_PRT0_BIT_MASK
NeckRight__BYP EQU CYREG_PRT0_BYP
NeckRight__CTL EQU CYREG_PRT0_CTL
NeckRight__DM0 EQU CYREG_PRT0_DM0
NeckRight__DM1 EQU CYREG_PRT0_DM1
NeckRight__DM2 EQU CYREG_PRT0_DM2
NeckRight__DR EQU CYREG_PRT0_DR
NeckRight__INP_DIS EQU CYREG_PRT0_INP_DIS
NeckRight__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
NeckRight__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
NeckRight__LCD_EN EQU CYREG_PRT0_LCD_EN
NeckRight__MASK EQU 0x20
NeckRight__PORT EQU 0
NeckRight__PRT EQU CYREG_PRT0_PRT
NeckRight__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
NeckRight__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
NeckRight__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
NeckRight__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
NeckRight__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
NeckRight__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
NeckRight__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
NeckRight__PS EQU CYREG_PRT0_PS
NeckRight__SHIFT EQU 5
NeckRight__SLW EQU CYREG_PRT0_SLW

; EyelidTilt
EyelidTilt__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
EyelidTilt__0__MASK EQU 0x04
EyelidTilt__0__PC EQU CYREG_PRT0_PC2
EyelidTilt__0__PORT EQU 0
EyelidTilt__0__SHIFT EQU 2
EyelidTilt__AG EQU CYREG_PRT0_AG
EyelidTilt__AMUX EQU CYREG_PRT0_AMUX
EyelidTilt__BIE EQU CYREG_PRT0_BIE
EyelidTilt__BIT_MASK EQU CYREG_PRT0_BIT_MASK
EyelidTilt__BYP EQU CYREG_PRT0_BYP
EyelidTilt__CTL EQU CYREG_PRT0_CTL
EyelidTilt__DM0 EQU CYREG_PRT0_DM0
EyelidTilt__DM1 EQU CYREG_PRT0_DM1
EyelidTilt__DM2 EQU CYREG_PRT0_DM2
EyelidTilt__DR EQU CYREG_PRT0_DR
EyelidTilt__INP_DIS EQU CYREG_PRT0_INP_DIS
EyelidTilt__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
EyelidTilt__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
EyelidTilt__LCD_EN EQU CYREG_PRT0_LCD_EN
EyelidTilt__MASK EQU 0x04
EyelidTilt__PORT EQU 0
EyelidTilt__PRT EQU CYREG_PRT0_PRT
EyelidTilt__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
EyelidTilt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
EyelidTilt__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
EyelidTilt__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
EyelidTilt__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
EyelidTilt__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
EyelidTilt__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
EyelidTilt__PS EQU CYREG_PRT0_PS
EyelidTilt__SHIFT EQU 2
EyelidTilt__SLW EQU CYREG_PRT0_SLW

; EyelidClose
EyelidClose__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
EyelidClose__0__MASK EQU 0x08
EyelidClose__0__PC EQU CYREG_PRT0_PC3
EyelidClose__0__PORT EQU 0
EyelidClose__0__SHIFT EQU 3
EyelidClose__AG EQU CYREG_PRT0_AG
EyelidClose__AMUX EQU CYREG_PRT0_AMUX
EyelidClose__BIE EQU CYREG_PRT0_BIE
EyelidClose__BIT_MASK EQU CYREG_PRT0_BIT_MASK
EyelidClose__BYP EQU CYREG_PRT0_BYP
EyelidClose__CTL EQU CYREG_PRT0_CTL
EyelidClose__DM0 EQU CYREG_PRT0_DM0
EyelidClose__DM1 EQU CYREG_PRT0_DM1
EyelidClose__DM2 EQU CYREG_PRT0_DM2
EyelidClose__DR EQU CYREG_PRT0_DR
EyelidClose__INP_DIS EQU CYREG_PRT0_INP_DIS
EyelidClose__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
EyelidClose__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
EyelidClose__LCD_EN EQU CYREG_PRT0_LCD_EN
EyelidClose__MASK EQU 0x08
EyelidClose__PORT EQU 0
EyelidClose__PRT EQU CYREG_PRT0_PRT
EyelidClose__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
EyelidClose__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
EyelidClose__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
EyelidClose__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
EyelidClose__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
EyelidClose__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
EyelidClose__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
EyelidClose__PS EQU CYREG_PRT0_PS
EyelidClose__SHIFT EQU 3
EyelidClose__SLW EQU CYREG_PRT0_SLW

; LeftEyeball
LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
LeftEyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
LeftEyeball_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
LeftEyeball_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
LeftEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LeftEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
LeftEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
LeftEyeball_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
LeftEyeball_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
LeftEyeball_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
LeftEyeball_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LeftEyeball_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LeftEyeball_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
LeftEyeball_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
LeftEyeball_PWMUDB_genblk8_stsreg__0__POS EQU 0
LeftEyeball_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
LeftEyeball_PWMUDB_genblk8_stsreg__1__POS EQU 1
LeftEyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LeftEyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
LeftEyeball_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
LeftEyeball_PWMUDB_genblk8_stsreg__2__POS EQU 2
LeftEyeball_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
LeftEyeball_PWMUDB_genblk8_stsreg__3__POS EQU 3
LeftEyeball_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
LeftEyeball_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
LeftEyeball_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LeftEyeball_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LeftEyeball_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LeftEyeball_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
LeftEyeball_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
LeftEyeball_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
LeftEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
LeftEyeball_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
LeftEyeball_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
LeftEyeball_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
LeftEyeball_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
LeftEyeball_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
LeftEyeball_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
LeftEyeball_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
LeftEyeball_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
LeftEyeball_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
LeftEyeball_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
LeftEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
LeftEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
LeftEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
LeftEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
LeftEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LeftEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
LeftEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
LeftEyeball_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
LeftEyeball_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
LeftEyeball_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
LeftEyeball_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
LeftEyeball_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
LeftEyeball_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
LeftEyeball_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LeftEyeball_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
LeftEyeball_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
LeftEyeball_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
LeftEyeball_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LeftEyeball_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; LeftEyebrow
LeftEyebrow_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
LeftEyebrow_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
LeftEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
LeftEyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
LeftEyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
LeftEyebrow_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
LeftEyebrow_PWMUDB_genblk8_stsreg__0__POS EQU 0
LeftEyebrow_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
LeftEyebrow_PWMUDB_genblk8_stsreg__1__POS EQU 1
LeftEyebrow_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
LeftEyebrow_PWMUDB_genblk8_stsreg__2__POS EQU 2
LeftEyebrow_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
LeftEyebrow_PWMUDB_genblk8_stsreg__3__POS EQU 3
LeftEyebrow_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
LeftEyebrow_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
LeftEyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
LeftEyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
LeftEyebrow_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
LeftEyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
LeftEyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

; BaseRotation
BaseRotation__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
BaseRotation__0__MASK EQU 0x40
BaseRotation__0__PC EQU CYREG_PRT0_PC6
BaseRotation__0__PORT EQU 0
BaseRotation__0__SHIFT EQU 6
BaseRotation__AG EQU CYREG_PRT0_AG
BaseRotation__AMUX EQU CYREG_PRT0_AMUX
BaseRotation__BIE EQU CYREG_PRT0_BIE
BaseRotation__BIT_MASK EQU CYREG_PRT0_BIT_MASK
BaseRotation__BYP EQU CYREG_PRT0_BYP
BaseRotation__CTL EQU CYREG_PRT0_CTL
BaseRotation__DM0 EQU CYREG_PRT0_DM0
BaseRotation__DM1 EQU CYREG_PRT0_DM1
BaseRotation__DM2 EQU CYREG_PRT0_DM2
BaseRotation__DR EQU CYREG_PRT0_DR
BaseRotation__INP_DIS EQU CYREG_PRT0_INP_DIS
BaseRotation__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
BaseRotation__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
BaseRotation__LCD_EN EQU CYREG_PRT0_LCD_EN
BaseRotation__MASK EQU 0x40
BaseRotation__PORT EQU 0
BaseRotation__PRT EQU CYREG_PRT0_PRT
BaseRotation__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
BaseRotation__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
BaseRotation__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
BaseRotation__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
BaseRotation__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
BaseRotation__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
BaseRotation__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
BaseRotation__PS EQU CYREG_PRT0_PS
BaseRotation__SHIFT EQU 6
BaseRotation__SLW EQU CYREG_PRT0_SLW

; LeftEyebrow1
LeftEyebrow1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LeftEyebrow1__0__MASK EQU 0x01
LeftEyebrow1__0__PC EQU CYREG_PRT2_PC0
LeftEyebrow1__0__PORT EQU 2
LeftEyebrow1__0__SHIFT EQU 0
LeftEyebrow1__AG EQU CYREG_PRT2_AG
LeftEyebrow1__AMUX EQU CYREG_PRT2_AMUX
LeftEyebrow1__BIE EQU CYREG_PRT2_BIE
LeftEyebrow1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LeftEyebrow1__BYP EQU CYREG_PRT2_BYP
LeftEyebrow1__CTL EQU CYREG_PRT2_CTL
LeftEyebrow1__DM0 EQU CYREG_PRT2_DM0
LeftEyebrow1__DM1 EQU CYREG_PRT2_DM1
LeftEyebrow1__DM2 EQU CYREG_PRT2_DM2
LeftEyebrow1__DR EQU CYREG_PRT2_DR
LeftEyebrow1__INP_DIS EQU CYREG_PRT2_INP_DIS
LeftEyebrow1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LeftEyebrow1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LeftEyebrow1__LCD_EN EQU CYREG_PRT2_LCD_EN
LeftEyebrow1__MASK EQU 0x01
LeftEyebrow1__PORT EQU 2
LeftEyebrow1__PRT EQU CYREG_PRT2_PRT
LeftEyebrow1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LeftEyebrow1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LeftEyebrow1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LeftEyebrow1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LeftEyebrow1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LeftEyebrow1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LeftEyebrow1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LeftEyebrow1__PS EQU CYREG_PRT2_PS
LeftEyebrow1__SHIFT EQU 0
LeftEyebrow1__SLW EQU CYREG_PRT2_SLW

; LeftEyebrow2
LeftEyebrow2__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
LeftEyebrow2__0__MASK EQU 0x80
LeftEyebrow2__0__PC EQU CYREG_PRT1_PC7
LeftEyebrow2__0__PORT EQU 1
LeftEyebrow2__0__SHIFT EQU 7
LeftEyebrow2__AG EQU CYREG_PRT1_AG
LeftEyebrow2__AMUX EQU CYREG_PRT1_AMUX
LeftEyebrow2__BIE EQU CYREG_PRT1_BIE
LeftEyebrow2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LeftEyebrow2__BYP EQU CYREG_PRT1_BYP
LeftEyebrow2__CTL EQU CYREG_PRT1_CTL
LeftEyebrow2__DM0 EQU CYREG_PRT1_DM0
LeftEyebrow2__DM1 EQU CYREG_PRT1_DM1
LeftEyebrow2__DM2 EQU CYREG_PRT1_DM2
LeftEyebrow2__DR EQU CYREG_PRT1_DR
LeftEyebrow2__INP_DIS EQU CYREG_PRT1_INP_DIS
LeftEyebrow2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LeftEyebrow2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LeftEyebrow2__LCD_EN EQU CYREG_PRT1_LCD_EN
LeftEyebrow2__MASK EQU 0x80
LeftEyebrow2__PORT EQU 1
LeftEyebrow2__PRT EQU CYREG_PRT1_PRT
LeftEyebrow2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LeftEyebrow2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LeftEyebrow2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LeftEyebrow2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LeftEyebrow2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LeftEyebrow2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LeftEyebrow2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LeftEyebrow2__PS EQU CYREG_PRT1_PS
LeftEyebrow2__SHIFT EQU 7
LeftEyebrow2__SLW EQU CYREG_PRT1_SLW

; RightEyeball
RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
RightEyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
RightEyeball_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RightEyeball_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RightEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
RightEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
RightEyeball_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
RightEyeball_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
RightEyeball_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
RightEyeball_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RightEyeball_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
RightEyeball_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
RightEyeball_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
RightEyeball_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
RightEyeball_PWMUDB_genblk8_stsreg__0__POS EQU 0
RightEyeball_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
RightEyeball_PWMUDB_genblk8_stsreg__1__POS EQU 1
RightEyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
RightEyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
RightEyeball_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
RightEyeball_PWMUDB_genblk8_stsreg__2__POS EQU 2
RightEyeball_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
RightEyeball_PWMUDB_genblk8_stsreg__3__POS EQU 3
RightEyeball_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
RightEyeball_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
RightEyeball_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
RightEyeball_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
RightEyeball_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
RightEyeball_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
RightEyeball_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
RightEyeball_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
RightEyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
RightEyeball_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
RightEyeball_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
RightEyeball_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
RightEyeball_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
RightEyeball_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
RightEyeball_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
RightEyeball_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
RightEyeball_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
RightEyeball_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
RightEyeball_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
RightEyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
RightEyeball_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
RightEyeball_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
RightEyeball_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
RightEyeball_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
RightEyeball_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
RightEyeball_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
RightEyeball_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
RightEyeball_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
RightEyeball_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
RightEyeball_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
RightEyeball_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
RightEyeball_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

; RightEyebrow
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
RightEyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
RightEyebrow_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
RightEyebrow_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
RightEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
RightEyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
RightEyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
RightEyebrow_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
RightEyebrow_PWMUDB_genblk8_stsreg__0__POS EQU 0
RightEyebrow_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
RightEyebrow_PWMUDB_genblk8_stsreg__1__POS EQU 1
RightEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
RightEyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
RightEyebrow_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
RightEyebrow_PWMUDB_genblk8_stsreg__2__POS EQU 2
RightEyebrow_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
RightEyebrow_PWMUDB_genblk8_stsreg__3__POS EQU 3
RightEyebrow_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
RightEyebrow_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
RightEyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
RightEyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
RightEyebrow_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
RightEyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
RightEyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
RightEyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
RightEyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
RightEyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
RightEyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
RightEyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
RightEyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
RightEyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
RightEyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
RightEyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
RightEyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
RightEyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
RightEyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
RightEyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
RightEyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
RightEyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
RightEyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; RightEyebrow1
RightEyebrow1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
RightEyebrow1__0__MASK EQU 0x02
RightEyebrow1__0__PC EQU CYREG_PRT2_PC1
RightEyebrow1__0__PORT EQU 2
RightEyebrow1__0__SHIFT EQU 1
RightEyebrow1__AG EQU CYREG_PRT2_AG
RightEyebrow1__AMUX EQU CYREG_PRT2_AMUX
RightEyebrow1__BIE EQU CYREG_PRT2_BIE
RightEyebrow1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RightEyebrow1__BYP EQU CYREG_PRT2_BYP
RightEyebrow1__CTL EQU CYREG_PRT2_CTL
RightEyebrow1__DM0 EQU CYREG_PRT2_DM0
RightEyebrow1__DM1 EQU CYREG_PRT2_DM1
RightEyebrow1__DM2 EQU CYREG_PRT2_DM2
RightEyebrow1__DR EQU CYREG_PRT2_DR
RightEyebrow1__INP_DIS EQU CYREG_PRT2_INP_DIS
RightEyebrow1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RightEyebrow1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RightEyebrow1__LCD_EN EQU CYREG_PRT2_LCD_EN
RightEyebrow1__MASK EQU 0x02
RightEyebrow1__PORT EQU 2
RightEyebrow1__PRT EQU CYREG_PRT2_PRT
RightEyebrow1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RightEyebrow1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RightEyebrow1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RightEyebrow1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RightEyebrow1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RightEyebrow1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RightEyebrow1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RightEyebrow1__PS EQU CYREG_PRT2_PS
RightEyebrow1__SHIFT EQU 1
RightEyebrow1__SLW EQU CYREG_PRT2_SLW

; RightEyebrow2
RightEyebrow2__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
RightEyebrow2__0__MASK EQU 0x04
RightEyebrow2__0__PC EQU CYREG_PRT2_PC2
RightEyebrow2__0__PORT EQU 2
RightEyebrow2__0__SHIFT EQU 2
RightEyebrow2__AG EQU CYREG_PRT2_AG
RightEyebrow2__AMUX EQU CYREG_PRT2_AMUX
RightEyebrow2__BIE EQU CYREG_PRT2_BIE
RightEyebrow2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RightEyebrow2__BYP EQU CYREG_PRT2_BYP
RightEyebrow2__CTL EQU CYREG_PRT2_CTL
RightEyebrow2__DM0 EQU CYREG_PRT2_DM0
RightEyebrow2__DM1 EQU CYREG_PRT2_DM1
RightEyebrow2__DM2 EQU CYREG_PRT2_DM2
RightEyebrow2__DR EQU CYREG_PRT2_DR
RightEyebrow2__INP_DIS EQU CYREG_PRT2_INP_DIS
RightEyebrow2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RightEyebrow2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RightEyebrow2__LCD_EN EQU CYREG_PRT2_LCD_EN
RightEyebrow2__MASK EQU 0x04
RightEyebrow2__PORT EQU 2
RightEyebrow2__PRT EQU CYREG_PRT2_PRT
RightEyebrow2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RightEyebrow2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RightEyebrow2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RightEyebrow2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RightEyebrow2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RightEyebrow2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RightEyebrow2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RightEyebrow2__PS EQU CYREG_PRT2_PS
RightEyebrow2__SHIFT EQU 2
RightEyebrow2__SLW EQU CYREG_PRT2_SLW

; LeftEyeballTop
LeftEyeballTop__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
LeftEyeballTop__0__MASK EQU 0x01
LeftEyeballTop__0__PC EQU CYREG_PRT0_PC0
LeftEyeballTop__0__PORT EQU 0
LeftEyeballTop__0__SHIFT EQU 0
LeftEyeballTop__AG EQU CYREG_PRT0_AG
LeftEyeballTop__AMUX EQU CYREG_PRT0_AMUX
LeftEyeballTop__BIE EQU CYREG_PRT0_BIE
LeftEyeballTop__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LeftEyeballTop__BYP EQU CYREG_PRT0_BYP
LeftEyeballTop__CTL EQU CYREG_PRT0_CTL
LeftEyeballTop__DM0 EQU CYREG_PRT0_DM0
LeftEyeballTop__DM1 EQU CYREG_PRT0_DM1
LeftEyeballTop__DM2 EQU CYREG_PRT0_DM2
LeftEyeballTop__DR EQU CYREG_PRT0_DR
LeftEyeballTop__INP_DIS EQU CYREG_PRT0_INP_DIS
LeftEyeballTop__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LeftEyeballTop__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LeftEyeballTop__LCD_EN EQU CYREG_PRT0_LCD_EN
LeftEyeballTop__MASK EQU 0x01
LeftEyeballTop__PORT EQU 0
LeftEyeballTop__PRT EQU CYREG_PRT0_PRT
LeftEyeballTop__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LeftEyeballTop__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LeftEyeballTop__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LeftEyeballTop__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LeftEyeballTop__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LeftEyeballTop__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LeftEyeballTop__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LeftEyeballTop__PS EQU CYREG_PRT0_PS
LeftEyeballTop__SHIFT EQU 0
LeftEyeballTop__SLW EQU CYREG_PRT0_SLW

; RightEyeballTop
RightEyeballTop__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
RightEyeballTop__0__MASK EQU 0x40
RightEyeballTop__0__PC EQU CYREG_PRT1_PC6
RightEyeballTop__0__PORT EQU 1
RightEyeballTop__0__SHIFT EQU 6
RightEyeballTop__AG EQU CYREG_PRT1_AG
RightEyeballTop__AMUX EQU CYREG_PRT1_AMUX
RightEyeballTop__BIE EQU CYREG_PRT1_BIE
RightEyeballTop__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RightEyeballTop__BYP EQU CYREG_PRT1_BYP
RightEyeballTop__CTL EQU CYREG_PRT1_CTL
RightEyeballTop__DM0 EQU CYREG_PRT1_DM0
RightEyeballTop__DM1 EQU CYREG_PRT1_DM1
RightEyeballTop__DM2 EQU CYREG_PRT1_DM2
RightEyeballTop__DR EQU CYREG_PRT1_DR
RightEyeballTop__INP_DIS EQU CYREG_PRT1_INP_DIS
RightEyeballTop__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RightEyeballTop__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RightEyeballTop__LCD_EN EQU CYREG_PRT1_LCD_EN
RightEyeballTop__MASK EQU 0x40
RightEyeballTop__PORT EQU 1
RightEyeballTop__PRT EQU CYREG_PRT1_PRT
RightEyeballTop__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RightEyeballTop__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RightEyeballTop__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RightEyeballTop__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RightEyeballTop__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RightEyeballTop__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RightEyeballTop__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RightEyeballTop__PS EQU CYREG_PRT1_PS
RightEyeballTop__SHIFT EQU 6
RightEyeballTop__SLW EQU CYREG_PRT1_SLW

; LeftEyeballBottom
LeftEyeballBottom__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
LeftEyeballBottom__0__MASK EQU 0x02
LeftEyeballBottom__0__PC EQU CYREG_PRT0_PC1
LeftEyeballBottom__0__PORT EQU 0
LeftEyeballBottom__0__SHIFT EQU 1
LeftEyeballBottom__AG EQU CYREG_PRT0_AG
LeftEyeballBottom__AMUX EQU CYREG_PRT0_AMUX
LeftEyeballBottom__BIE EQU CYREG_PRT0_BIE
LeftEyeballBottom__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LeftEyeballBottom__BYP EQU CYREG_PRT0_BYP
LeftEyeballBottom__CTL EQU CYREG_PRT0_CTL
LeftEyeballBottom__DM0 EQU CYREG_PRT0_DM0
LeftEyeballBottom__DM1 EQU CYREG_PRT0_DM1
LeftEyeballBottom__DM2 EQU CYREG_PRT0_DM2
LeftEyeballBottom__DR EQU CYREG_PRT0_DR
LeftEyeballBottom__INP_DIS EQU CYREG_PRT0_INP_DIS
LeftEyeballBottom__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LeftEyeballBottom__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LeftEyeballBottom__LCD_EN EQU CYREG_PRT0_LCD_EN
LeftEyeballBottom__MASK EQU 0x02
LeftEyeballBottom__PORT EQU 0
LeftEyeballBottom__PRT EQU CYREG_PRT0_PRT
LeftEyeballBottom__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LeftEyeballBottom__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LeftEyeballBottom__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LeftEyeballBottom__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LeftEyeballBottom__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LeftEyeballBottom__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LeftEyeballBottom__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LeftEyeballBottom__PS EQU CYREG_PRT0_PS
LeftEyeballBottom__SHIFT EQU 1
LeftEyeballBottom__SLW EQU CYREG_PRT0_SLW

; RightEyeballBottom
RightEyeballBottom__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
RightEyeballBottom__0__MASK EQU 0x20
RightEyeballBottom__0__PC EQU CYREG_PRT1_PC5
RightEyeballBottom__0__PORT EQU 1
RightEyeballBottom__0__SHIFT EQU 5
RightEyeballBottom__AG EQU CYREG_PRT1_AG
RightEyeballBottom__AMUX EQU CYREG_PRT1_AMUX
RightEyeballBottom__BIE EQU CYREG_PRT1_BIE
RightEyeballBottom__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RightEyeballBottom__BYP EQU CYREG_PRT1_BYP
RightEyeballBottom__CTL EQU CYREG_PRT1_CTL
RightEyeballBottom__DM0 EQU CYREG_PRT1_DM0
RightEyeballBottom__DM1 EQU CYREG_PRT1_DM1
RightEyeballBottom__DM2 EQU CYREG_PRT1_DM2
RightEyeballBottom__DR EQU CYREG_PRT1_DR
RightEyeballBottom__INP_DIS EQU CYREG_PRT1_INP_DIS
RightEyeballBottom__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RightEyeballBottom__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RightEyeballBottom__LCD_EN EQU CYREG_PRT1_LCD_EN
RightEyeballBottom__MASK EQU 0x20
RightEyeballBottom__PORT EQU 1
RightEyeballBottom__PRT EQU CYREG_PRT1_PRT
RightEyeballBottom__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RightEyeballBottom__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RightEyeballBottom__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RightEyeballBottom__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RightEyeballBottom__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RightEyeballBottom__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RightEyeballBottom__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RightEyeballBottom__PS EQU CYREG_PRT1_PS
RightEyeballBottom__SHIFT EQU 5
RightEyeballBottom__SLW EQU CYREG_PRT1_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
