INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'lars' on host 'lars-GS65' (Linux_x86_64 version 5.15.0-87-generic) on Thu Nov 02 08:55:48 CET 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/lars/Documents/MPsocGroup/HLSVitis/Project'
Sourcing Tcl script '/home/lars/Documents/MPsocGroup/HLSVitis/Project/Inverter/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project Inverter 
INFO: [HLS 200-10] Opening project '/home/lars/Documents/MPsocGroup/HLSVitis/Project/Inverter'.
INFO: [HLS 200-1510] Running: set_top inverter 
INFO: [HLS 200-1510] Running: add_files ../inverter_hls.cpp 
INFO: [HLS 200-10] Adding design file '../inverter_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../inverter_hls_tb.cpp 
INFO: [HLS 200-10] Adding test bench file '../inverter_hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/lars/Documents/MPsocGroup/HLSVitis/Project/Inverter/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.098 MB.
INFO: [HLS 200-10] Analyzing design file '../inverter_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.57 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.45 seconds; current allocated memory: 94.274 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.94 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.21 seconds; current allocated memory: 95.905 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 95.906 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 97.030 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 96.322 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (../inverter_hls.cpp:12) in function 'inverter' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_12_1' (../inverter_hls.cpp:12) in function 'inverter' partially with a factor of 500.
WARNING: [XFORM 203-561] Updating loop upper bound from 615 to 614 for loop 'VITIS_LOOP_12_1' in function 'inverter'.
WARNING: [XFORM 203-561] Updating loop lower bound from 615 to 614 for loop 'VITIS_LOOP_12_1' in function 'inverter'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 123.436 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.56 seconds; current allocated memory: 132.555 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverter' ...
WARNING: [SYN 201-107] Renaming port name 'inverter/in' to 'inverter/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'inverter/out' to 'inverter/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('in_load_1', ../inverter_hls.cpp:14) on array 'in_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'in_r'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_12_1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 26.79 seconds; current allocated memory: 143.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.02 seconds; current allocated memory: 156.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverter/in_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverter/out_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverter' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r' and 'return' to AXI-Lite port AXI_CPU.
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.17 seconds; current allocated memory: 183.981 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.21 seconds. CPU system time: 0.16 seconds. Elapsed time: 8.38 seconds; current allocated memory: 241.026 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for inverter.
INFO: [VLOG 209-307] Generating Verilog RTL for inverter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 323.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 50.6 seconds. CPU system time: 0.88 seconds. Elapsed time: 51.09 seconds; current allocated memory: 241.175 MB.
INFO: [HLS 200-112] Total CPU user time: 53.05 seconds. Total CPU system time: 1.29 seconds. Total elapsed time: 52.94 seconds; peak allocated memory: 241.026 MB.
