
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../ipc1_public/server_001.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000001 cycles: 4039551 heartbeat IPC: 2.47552 cumulative IPC: 2.47552 (Simulation time: 0 hr 0 min 12 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 8192915 heartbeat IPC: 2.40769 cumulative IPC: 2.44113 (Simulation time: 0 hr 0 min 23 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 10226119 (Simulation time: 0 hr 0 min 29 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 15875031 heartbeat IPC: 1.30173 cumulative IPC: 0.885126 (Simulation time: 0 hr 0 min 37 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 27973629 heartbeat IPC: 0.826542 cumulative IPC: 0.845189 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 39654908 heartbeat IPC: 0.856071 cumulative IPC: 0.849508 (Simulation time: 0 hr 1 min 6 sec) 
Finished CPU 0 instructions: 25000001 cycles: 29428790 cumulative IPC: 0.849508 (Simulation time: 0 hr 1 min 6 sec) 

CPU 0 Branch Prediction Accuracy: 95.5367% MPKI: 7.61552

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.849508 instructions: 25000001 cycles: 29428790
L1D TOTAL     ACCESS:    6428894  HIT:    6218816  MISS:     210078
L1D LOAD      ACCESS:    3790009  HIT:    3632217  MISS:     157792
L1D RFO       ACCESS:    2638885  HIT:    2586599  MISS:      52286
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    5451587  HIT:    5350695  MISS:     100892
L1I LOAD      ACCESS:    5451587  HIT:    5350695  MISS:     100892
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:     600514  HIT:     470520  MISS:     129994
LLC LOAD      ACCESS:     258683  HIT:     218734  MISS:      39949
LLC RFO       ACCESS:      52286  HIT:      13619  MISS:      38667
LLC PREFETCH  ACCESS:     185369  HIT:     133991  MISS:      51378
LLC WRITEBACK ACCESS:     104176  HIT:     104176  MISS:          0
LLC PREFETCH  REQUESTED:     458624  ISSUED:     344938  USEFUL:      84286  USELESS:      15956
Major fault: 0 Minor fault: 10188

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 258684
* CPU 0 Total Misses: 39950
* CPU 0 Total Prefetches: 51378
* CPU 0 Total Prefetch Hits: 42794
* CPU 0 Total Non-useful Prefetches: 7284
* CPU 0 Total Undecided Prefetches: 1300

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 258684
* CPU 0 ROI Misses: 39950
* CPU 0 ROI Prefetches: 51378
* CPU 0 ROI Prefetch Hits: 42794
* CPU 0 ROI Non-useful Prefetches: 7284
* CPU 0 ROI Undecided Prefetches: 1300

