fdtd_2d_refsrc_15_Isrc_9_0_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else Isrc0)
fdtd_2d_refsrc_15_Isrc_9_0_refsnk_10.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else Isrc0)
fdtd_2d_refsrc_4_Isrc_1_1_refsnk_7.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_4_Isrc_1_1_refsnk_7.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_6_Isrc_13_8_refsnk_9.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_6_Isrc_13_8_refsnk_9.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_10_Isrc_13_13_refsnk_15.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B2) && (Isrc1 < B1)) then 0 else Isrc1)
fdtd_2d_refsrc_10_Isrc_13_13_refsnk_15.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B2) && (Isrc1 < B1)) then 0 else Isrc1)
fdtd_2d_refsrc_7_Isrc_13_13_refsnk_8.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B2) && (Isrc1 < B1)) then 0 else Isrc1)
fdtd_2d_refsrc_7_Isrc_13_13_refsnk_8.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B2) && (Isrc1 < B1)) then 0 else Isrc1)
fdtd_2d_refsrc_6_Isrc_11_3_refsnk_9.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else Isrc0)
fdtd_2d_refsrc_6_Isrc_11_3_refsnk_9.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B1) then 0 else Isrc0)
fdtd_2d_refsrc_5_Isrc_7_12_refsnk_2.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_5_Isrc_7_12_refsnk_2.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_14_Isrc_10_12_refsnk_14.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_14_Isrc_10_12_refsnk_14.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_9_Isrc_13_10_refsnk_6.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_9_Isrc_13_10_refsnk_6.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_3_Isrc_7_12_refsnk_3.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_3_Isrc_7_12_refsnk_3.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_3_Isrc_5_16_refsnk_3.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else 5)
fdtd_2d_refsrc_3_Isrc_5_16_refsnk_3.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else 5)
fdtd_2d_refsrc_4_Isrc_3_6_refsnk_4.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B2) then 0 else 3)
fdtd_2d_refsrc_4_Isrc_3_6_refsnk_4.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B2) then 0 else 3)
fdtd_2d_refsrc_2_Isrc_17_18_refsnk_5.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B2) && (Isrc0 < B1)) then 0 else Isrc0)
fdtd_2d_refsrc_2_Isrc_17_18_refsnk_5.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B2) && (Isrc0 < B1)) then 0 else Isrc0)
fdtd_2d_refsrc_2_Isrc_14_11_refsnk_5.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_2_Isrc_14_11_refsnk_5.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_10_Isrc_12_12_refsnk_15.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B2) && (Isrc1 < B1)) then 0 else Isrc1)
fdtd_2d_refsrc_10_Isrc_12_12_refsnk_15.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc1 < B2) && (Isrc1 < B1)) then 0 else Isrc1)
fdtd_2d_refsrc_5_Isrc_8_12_refsnk_2.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_5_Isrc_8_12_refsnk_2.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_13_Isrc_14_8_refsnk_13.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_13_Isrc_14_8_refsnk_13.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_3_Isrc_15_14_refsnk_3.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B2) && (Isrc0 < B1)) then 0 else Isrc0)
fdtd_2d_refsrc_3_Isrc_15_14_refsnk_3.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B2) && (Isrc0 < B1)) then 0 else Isrc0)
fdtd_2d_refsrc_4_Isrc_9_12_refsnk_4.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
fdtd_2d_refsrc_4_Isrc_9_12_refsnk_4.Isnk0.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B2)) then 0 else Isrc0)
