==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/APP/Vivado/2019.2/common/technology/xilinx/artix7l/artix7l.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/artix7l/artix7l'.
INFO: [HLS 200-10] Setting target device to 'xc7a35tl-cpg236-2L'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/APP/Vivado/2019.2/common/technology/xilinx/artix7l/artix7l.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/artix7l/artix7l'.
INFO: [HLS 200-10] Setting target device to 'xc7a35tl-cpg236-2L'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/APP/Vivado/2019.2/common/technology/xilinx/artix7l/artix7l.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/artix7l/artix7l'.
INFO: [HLS 200-10] Setting target device to 'xc7a35tl-cpg236-2L'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/APP/Vivado/2019.2/common/technology/xilinx/artix7l/artix7l.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/artix7l/artix7l'.
INFO: [HLS 200-10] Setting target device to 'xc7a35tl-cpg236-2L'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/APP/Vivado/2019.2/common/technology/xilinx/artix7l/artix7l.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/artix7l/artix7l'.
INFO: [HLS 200-10] Setting target device to 'xc7a35tl-cpg236-2L'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/APP/Vivado/2019.2/common/technology/xilinx/artix7l/artix7l.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/artix7l/artix7l'.
INFO: [HLS 200-10] Setting target device to 'xc7a35tl-cpg236-2L'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 172.793 ; gain = 80.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 172.793 ; gain = 80.262
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'conv' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/APP/Vivado/2019.2/common/technology/xilinx/artix7l/artix7l.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/artix7l/artix7l'.
INFO: [HLS 200-10] Setting target device to 'xc7a35tl-cpg236-2L'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/APP/Vivado/2019.2/common/technology/xilinx/artix7l/artix7l.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/artix7l/artix7l'.
INFO: [HLS 200-10] Setting target device to 'xc7a35tl-cpg236-2L'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 173.109 ; gain = 80.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 173.109 ; gain = 80.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 173.109 ; gain = 80.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 173.109 ; gain = 80.496
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 173.109 ; gain = 80.496
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 173.109 ; gain = 80.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.814 seconds; current allocated memory: 103.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 103.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/img_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/feature_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Conv_mac_muladd_8s_8s_8ns_8_1_1' to 'Conv_mac_muladd_8bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Conv_mac_muladd_8bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 104.032 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.38 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:45 . Memory (MB): peak = 179.992 ; gain = 87.379
INFO: [VHDL 208-304] Generating VHDL RTL for Conv.
INFO: [VLOG 209-307] Generating Verilog RTL for Conv.
INFO: [HLS 200-112] Total elapsed time: 44.995 seconds; peak allocated memory: 104.032 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/APP/Vivado/2019.2/common/technology/xilinx/artix7l/artix7l.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/artix7l/artix7l'.
INFO: [HLS 200-10] Setting target device to 'xc7a35tl-cpg236-2L'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 173.355 ; gain = 80.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 173.355 ; gain = 80.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 173.355 ; gain = 80.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 173.355 ; gain = 80.777
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 173.355 ; gain = 80.777
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv_label2' (conv/conv.cpp:12:14) in function 'Conv' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv_label1' (conv/conv.cpp:9:10) in function 'Conv' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Conv_label0' (conv/conv.cpp:6:6) in function 'Conv' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 173.355 ; gain = 80.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.723 seconds; current allocated memory: 103.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 103.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/img_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/feature_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Conv_mac_muladd_8s_8s_8ns_8_1_1' to 'Conv_mac_muladd_8bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Conv_mac_muladd_8bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 104.069 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.38 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:47 . Memory (MB): peak = 179.656 ; gain = 87.078
INFO: [VHDL 208-304] Generating VHDL RTL for Conv.
INFO: [VLOG 209-307] Generating Verilog RTL for Conv.
INFO: [HLS 200-112] Total elapsed time: 47.342 seconds; peak allocated memory: 104.069 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/APP/Vivado/2019.2/common/technology/xilinx/artix7l/artix7l.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/artix7l/artix7l'.
INFO: [HLS 200-10] Setting target device to 'xc7a35tl-cpg236-2L'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 172.938 ; gain = 80.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 172.938 ; gain = 80.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 172.938 ; gain = 80.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 172.938 ; gain = 80.355
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv_label0' (conv/conv.cpp:6) in function 'Conv' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Conv_label1' (conv/conv.cpp:10) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Conv_label2' (conv/conv.cpp:15) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.1.1' (conv/conv.cpp:18) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Conv_label1' (conv/conv.cpp:10) in function 'Conv' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Conv_label2' (conv/conv.cpp:15) in function 'Conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (conv/conv.cpp:18) in function 'Conv' completely with a factor of 3.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv' (conv/conv.cpp:3)...54 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 172.938 ; gain = 80.355
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 172.938 ; gain = 80.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv_label0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_V_load_4', conv/conv.cpp:22) on array 'img_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
WARNING: [SCHED 204-21] Estimated clock period (9.88ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Conv' consists of the following:
	'mul' operation of DSP[133] ('mul_ln700_12', conv/conv.cpp:25) [118]  (2.82 ns)
	'add' operation of DSP[133] ('add_ln700_10', conv/conv.cpp:25) [133]  (3.53 ns)
	'add' operation of DSP[134] ('add_ln700_11', conv/conv.cpp:25) [134]  (3.53 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.359 seconds; current allocated memory: 105.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 106.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/img_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/weight_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Conv/feature_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Conv_mac_muladd_8s_8s_8ns_8_1_1' to 'Conv_mac_muladd_8bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_mac_muladd_8s_8s_8s_8_1_1' to 'Conv_mac_muladd_8cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Conv_mac_muladd_8bkb': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Conv_mac_muladd_8cud': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv'.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 108.659 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.21 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:48 . Memory (MB): peak = 172.938 ; gain = 80.355
INFO: [VHDL 208-304] Generating VHDL RTL for Conv.
INFO: [VLOG 209-307] Generating Verilog RTL for Conv.
INFO: [HLS 200-112] Total elapsed time: 48.48 seconds; peak allocated memory: 108.659 MB.
