name: PPB
description: Fused peripheral template for PPB (RP2040) and PPB (RP2350).
parameters: []
variants:
  RP2040: {}
  RP2350: {}
registers:
- name: AIRCR
  description: 'Use the Application Interrupt and Reset Control Register to: determine
    data endianness, clear all active state information from debug halt mode, request
    a system reset.'
  resetValue: 0
  fields:
  - name: VECTCLRACTIVE
    description: 'Clears all active state information for fixed and configurable exceptions.
      This bit: is self-clearing, can only be set by the DAP when the core is halted.  When
      set: clears all active exception status of the processor, forces a return to
      Thread mode, forces an IPSR of 0. A debugger must re-initialize the stack.'
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: SYSRESETREQ
    description: Writing 1 to this bit causes the SYSRESETREQ signal to the outer
      system to be asserted to request a reset. The intention is to force a large
      system reset of all major components except for debug. The C_HALT bit in the
      DHCSR is cleared as a result of the system reset requested. The debugger does
      not lose contact with the device.
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: ENDIANESS
    description: "Data endianness implemented: \n                            0 = Little-endian."
    access: read-only
    bitOffset: 15
    bitWidth: 1
  - name: VECTKEY
    description: "Register key: \n                            Reads as Unknown \n\
      \                            On writes, write 0x05FA to VECTKEY, otherwise the\
      \ write is ignored."
    access: read-write
    bitOffset: 16
    bitWidth: 16
  - name: SYSRESETREQS
    description: "System reset request, Secure state only. \n                    \
      \        0\tSYSRESETREQ functionality is available to both Security states.\
      \ \n                            1 SYSRESETREQ functionality is only available\
      \ to Secure state."
    access: read-write
    bitOffset: 3
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: PRIGROUP
    description: "Interrupt priority grouping field. This field determines the split\
      \ of group priority from subpriority. \n                            See https://developer.arm.com/documentation/100235/0004/the-cortex-m33-peripherals/system-control-block/application-interrupt-and-reset-control-register?lang=en"
    access: read-write
    bitOffset: 8
    bitWidth: 3
    present_when: variant == 'RP2350'
  - name: BFHFNMINS
    description: "BusFault, HardFault, and NMI Non-secure enable. \n             \
      \               0\tBusFault, HardFault, and NMI are Secure. \n             \
      \               1\tBusFault and NMI are Non-secure and exceptions can target\
      \ Non-secure HardFault."
    access: read-write
    bitOffset: 13
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: PRIS
    description: "Prioritize Secure exceptions. The value of this bit defines whether\
      \ Secure exception priority boosting is enabled. \n                        \
      \    0\tPriority ranges of Secure and Non-secure exceptions are identical. \n\
      \                            1\tNon-secure exceptions are de-prioritized."
    access: read-write
    bitOffset: 14
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 60684
- name: CCR
  description: The Configuration and Control Register permanently enables stack alignment
    and causes unaligned accesses to result in a Hard Fault.
  resetValue: 0
  fields:
  - name: UNALIGN_TRP
    description: Always reads as one, indicates that all unaligned accesses generate
      a HardFault.
    access: read-only
    bitOffset: 3
    bitWidth: 1
  - name: STKALIGN
    description: Always reads as one, indicates 8-byte stack alignment on exception
      entry. On exception entry, the processor uses bit[9] of the stacked PSR to indicate
      the stack alignment. On return from the exception it uses this stacked bit to
      restore the correct stack alignment.
    access: read-only
    bitOffset: 9
    bitWidth: 1
    present_when: variant == 'RP2040'
  - name: RES1_1
    description: Reserved, RES1
    access: read-only
    bitOffset: 0
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: USERSETMPEND
    description: Determines whether unprivileged accesses are permitted to pend interrupts
      via the STIR
    access: read-write
    bitOffset: 1
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: DIV_0_TRP
    description: Controls the generation of a DIVBYZERO UsageFault when attempting
      to perform integer division by zero
    access: read-write
    bitOffset: 4
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: BFHFNMIGN
    description: Determines the effect of precise BusFaults on handlers running at
      a requested priority less than 0
    access: read-write
    bitOffset: 8
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: RES1
    description: Reserved, RES1
    access: read-only
    bitOffset: 9
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: STKOFHFNMIGN
    description: Controls the effect of a stack limit violation while executing at
      a requested priority less than 0
    access: read-write
    bitOffset: 10
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: DC
    description: Enables data caching of all data accesses to Normal memory `FTSSS
    access: read-only
    bitOffset: 16
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: IC
    description: This is a global enable bit for instruction caches in the selected
      Security state
    access: read-only
    bitOffset: 17
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: BP
    description: Enables program flow prediction `FTSSS
    access: read-only
    bitOffset: 18
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 60692
- name: CPUID
  description: 'Read the CPU ID Base Register to determine: the ID number of the processor
    core, the version number of the processor core, the implementation details of
    the processor core.'
  resetValue: 1091356161
  fields:
  - name: REVISION
    description: "Minor revision number m in the rnpm revision status: \n        \
      \                    0x1 = Patch 1."
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: PARTNO
    description: 'Number of processor within family: 0xC60 = Cortex-M0+'
    access: read-only
    bitOffset: 4
    bitWidth: 12
  - name: ARCHITECTURE
    description: "Constant that defines the architecture of the processor: \n    \
      \                        0xC = ARMv6-M architecture."
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: VARIANT
    description: "Major revision number n in the rnpm revision status: \n        \
      \                    0x0 = Revision 0."
    access: read-only
    bitOffset: 20
    bitWidth: 4
  - name: IMPLEMENTER
    description: 'Implementor code: 0x41 = ARM'
    access: read-only
    bitOffset: 24
    bitWidth: 8
  addressOffset: 60672
- name: ICSR
  description: Use the Interrupt Control State Register to set a pending Non-Maskable
    Interrupt (NMI), set or clear a pending PendSV, set or clear a pending SysTick,
    check for pending exceptions, check the vector number of the highest priority
    pended exception, check the vector number of the active exception.
  resetValue: 0
  fields:
  - name: VECTACTIVE
    description: Active exception number field. Reset clears the VECTACTIVE field.
    access: read-only
    bitOffset: 0
    bitWidth: 9
  - name: VECTPENDING
    description: 'Indicates the exception number for the highest priority pending
      exception: 0 = no pending exceptions. Non zero = The pending state includes
      the effect of memory-mapped enable and mask registers. It does not include the
      PRIMASK special-purpose register qualifier.'
    access: read-only
    bitOffset: 12
    bitWidth: 9
  - name: ISRPENDING
    description: External interrupt pending flag
    access: read-only
    bitOffset: 22
    bitWidth: 1
  - name: ISRPREEMPT
    description: The system can only access this bit when the core is halted. It indicates
      that a pending interrupt is to be taken in the next running cycle. If C_MASKINTS
      is clear in the Debug Halting Control and Status Register, the interrupt is
      serviced.
    access: read-only
    bitOffset: 23
    bitWidth: 1
  - name: PENDSTCLR
    description: "SysTick exception clear-pending bit. \n                        \
      \    Write: \n                            0 = No effect. \n                \
      \            1 = Removes the pending state from the SysTick exception. \n  \
      \                          This bit is WO. On a register read its value is Unknown."
    access: read-write
    bitOffset: 25
    bitWidth: 1
  - name: PENDSTSET
    description: "SysTick exception set-pending bit. \n                          \
      \  Write: \n                            0 = No effect. \n                  \
      \          1 = Changes SysTick exception state to pending. \n              \
      \              Read: \n                            0 = SysTick exception is\
      \ not pending. \n                            1 = SysTick exception is pending."
    access: read-write
    bitOffset: 26
    bitWidth: 1
  - name: PENDSVCLR
    description: "PendSV clear-pending bit. \n                            Write: \n\
      \                            0 = No effect. \n                            1\
      \ = Removes the pending state from the PendSV exception."
    access: read-write
    bitOffset: 27
    bitWidth: 1
  - name: PENDSVSET
    description: "PendSV set-pending bit. \n                            Write: \n\
      \                            0 = No effect. \n                            1\
      \ = Changes PendSV exception state to pending. \n                          \
      \  Read: \n                            0 = PendSV exception is not pending.\
      \ \n                            1 = PendSV exception is pending. \n        \
      \                    Writing 1 to this bit is the only way to set the PendSV\
      \ exception state to pending."
    access: read-write
    bitOffset: 28
    bitWidth: 1
  - name: NMIPENDSET
    description: "Setting this bit will activate an NMI. Since NMI is the highest\
      \ priority exception, it will activate as soon as it is registered. \n     \
      \                       NMI set-pending bit. \n                            Write:\
      \ \n                            0 = No effect. \n                          \
      \  1 = Changes NMI exception state to pending. \n                          \
      \  Read: \n                            0 = NMI exception is not pending. \n\
      \                            1 = NMI exception is pending. \n              \
      \              Because NMI is the highest-priority exception, normally the processor\
      \ enters the NMI \n                            exception handler as soon as\
      \ it detects a write of 1 to this bit. Entering the handler then clears \n \
      \                           this bit to 0. This means a read of this bit by\
      \ the NMI exception handler returns 1 only if the \n                       \
      \     NMI signal is reasserted while the processor is executing that handler."
    access: read-write
    bitOffset: 31
    bitWidth: 1
    present_when: variant == 'RP2040'
  - name: RETTOBASE
    description: In Handler mode, indicates whether there is more than one active
      exception
    access: read-only
    bitOffset: 11
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: STTNS
    description: Controls whether in a single SysTick implementation, the SysTick
      is Secure or Non-secure
    access: read-write
    bitOffset: 24
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: PENDNMICLR
    description: Allows the NMI exception pend state to be cleared
    access: read-write
    bitOffset: 30
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: PENDNMISET
    description: Indicates whether the NMI exception is pending
    access: read-only
    bitOffset: 31
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 60676
- name: MPU_CTRL
  description: Use the MPU Control Register to enable and disable the MPU, and to
    control whether the default memory map is enabled as a background region for privileged
    accesses, and whether the MPU is enabled for HardFaults and NMIs.
  resetValue: 0
  fields:
  - name: ENABLE
    description: "Enables the MPU. If the MPU is disabled, privileged and unprivileged\
      \ accesses use the default memory map. \n                            0 = MPU\
      \ disabled. \n                            1 = MPU enabled."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: HFNMIENA
    description: "Controls the use of the MPU for HardFaults and NMIs. Setting this\
      \ bit when ENABLE is clear results in UNPREDICTABLE behaviour. \n          \
      \                  When the MPU is enabled: \n                            0\
      \ = MPU is disabled during HardFault and NMI handlers, regardless of the value\
      \ of the ENABLE bit. \n                            1 = the MPU is enabled during\
      \ HardFault and NMI handlers."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: PRIVDEFENA
    description: "Controls whether the default memory map is enabled as a background\
      \ region for privileged accesses. This bit is ignored when ENABLE is clear.\
      \ \n                            0 = If the MPU is enabled, disables use of the\
      \ default memory map. Any memory access to a location not \n               \
      \             covered by any enabled region causes a fault. \n             \
      \               1 = If the MPU is enabled, enables use of the default memory\
      \ map as a background region for privileged software accesses. \n          \
      \                  When enabled, the background region acts as if it is region\
      \ number -1. Any region that is defined and enabled has priority over this default\
      \ map."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  addressOffset: 60820
- name: MPU_RBAR
  description: Read the MPU Region Base Address Register to determine the base address
    of the region identified by MPU_RNR. Write to update the base address of said
    region or that of a specified region, with whose number MPU_RNR will also be updated.
  resetValue: 0
  fields:
  - name: REGION
    description: On writes, specifies the number of the region whose base address
      to update provided VALID is set written as 1. On reads, returns bits [3:0] of
      MPU_RNR.
    access: read-write
    bitOffset: 0
    bitWidth: 4
    present_when: variant == 'RP2040'
  - name: VALID
    description: "On writes, indicates whether the write must update the base address\
      \ of the region identified by the REGION field, updating the MPU_RNR to indicate\
      \ this new region. \n                            Write: \n                 \
      \           0 = MPU_RNR not changed, and the processor: \n                 \
      \           Updates the base address for the region specified in the MPU_RNR.\
      \ \n                            Ignores the value of the REGION field. \n  \
      \                          1 = The processor: \n                           \
      \ Updates the value of the MPU_RNR to the value of the REGION field. \n    \
      \                        Updates the base address for the region specified in\
      \ the REGION field. \n                            Always reads as zero."
    access: read-write
    bitOffset: 4
    bitWidth: 1
    present_when: variant == 'RP2040'
  - name: ADDR
    description: Base address of the region.
    access: read-write
    bitOffset: 8
    bitWidth: 24
    present_when: variant == 'RP2040'
  - name: XN
    description: Defines whether code can be executed from this region
    access: read-write
    bitOffset: 0
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: AP
    description: Defines the access permissions for this region
    access: read-write
    bitOffset: 1
    bitWidth: 2
    present_when: variant == 'RP2350'
  - name: SH
    description: Defines the Shareability domain of this region for Normal memory
    access: read-write
    bitOffset: 3
    bitWidth: 2
    present_when: variant == 'RP2350'
  - name: BASE
    description: Contains bits [31:5] of the lower inclusive limit of the selected
      MPU memory region. This value is zero extended to provide the base address to
      be checked against
    access: read-write
    bitOffset: 5
    bitWidth: 27
    present_when: variant == 'RP2350'
  addressOffset: 60828
- name: MPU_RNR
  description: Use the MPU Region Number Register to select the region currently accessed
    by MPU_RBAR and MPU_RASR.
  resetValue: 0
  fields:
  - name: REGION
    description: "Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR\
      \ registers. \n                            The MPU supports 8 memory regions,\
      \ so the permitted values of this field are 0-7."
    access: read-write
    bitOffset: 0
    bitWidth: 4
  addressOffset: 60824
- name: MPU_TYPE
  description: Read the MPU Type Register to determine if the processor implements
    an MPU, and how many regions the MPU supports.
  resetValue: 2048
  fields:
  - name: SEPARATE
    description: Indicates support for separate instruction and data address maps.
      Reads as 0 as ARMv6-M only supports a unified MPU.
    access: read-only
    bitOffset: 0
    bitWidth: 1
  - name: DREGION
    description: Number of regions supported by the MPU.
    access: read-only
    bitOffset: 8
    bitWidth: 8
  - name: IREGION
    description: Instruction region. Reads as zero as ARMv6-M only supports a unified
      MPU.
    access: read-only
    bitOffset: 16
    bitWidth: 8
    present_when: variant == 'RP2040'
  addressOffset: 60816
- name: NVIC_IPR0
  description: "Use the Interrupt Priority Registers to assign a priority from 0 to\
    \ 3 to each of the available interrupts. 0 is the highest priority, and 3 is the\
    \ lowest. \n                    Note: Writing 1 to an NVIC_ICPR bit does not affect\
    \ the active state of the corresponding interrupt. \n                    These\
    \ registers are only word-accessible"
  resetValue: 0
  fields:
  - name: IP_0
    description: Priority of interrupt 0
    access: read-write
    bitOffset: 6
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_1
    description: Priority of interrupt 1
    access: read-write
    bitOffset: 14
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_2
    description: Priority of interrupt 2
    access: read-write
    bitOffset: 22
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_3
    description: Priority of interrupt 3
    access: read-write
    bitOffset: 30
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: PRI_N0
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+0, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 4
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N1
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+1, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 12
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N2
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+2, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 20
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N3
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+3, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 58368
- name: NVIC_IPR1
  description: Use the Interrupt Priority Registers to assign a priority from 0 to
    3 to each of the available interrupts. 0 is the highest priority, and 3 is the
    lowest.
  resetValue: 0
  fields:
  - name: IP_4
    description: Priority of interrupt 4
    access: read-write
    bitOffset: 6
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_5
    description: Priority of interrupt 5
    access: read-write
    bitOffset: 14
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_6
    description: Priority of interrupt 6
    access: read-write
    bitOffset: 22
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_7
    description: Priority of interrupt 7
    access: read-write
    bitOffset: 30
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: PRI_N0
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+0, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 4
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N1
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+1, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 12
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N2
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+2, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 20
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N3
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+3, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 58372
- name: NVIC_IPR2
  description: Use the Interrupt Priority Registers to assign a priority from 0 to
    3 to each of the available interrupts. 0 is the highest priority, and 3 is the
    lowest.
  resetValue: 0
  fields:
  - name: IP_8
    description: Priority of interrupt 8
    access: read-write
    bitOffset: 6
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_9
    description: Priority of interrupt 9
    access: read-write
    bitOffset: 14
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_10
    description: Priority of interrupt 10
    access: read-write
    bitOffset: 22
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_11
    description: Priority of interrupt 11
    access: read-write
    bitOffset: 30
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: PRI_N0
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+0, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 4
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N1
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+1, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 12
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N2
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+2, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 20
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N3
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+3, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 58376
- name: NVIC_IPR3
  description: Use the Interrupt Priority Registers to assign a priority from 0 to
    3 to each of the available interrupts. 0 is the highest priority, and 3 is the
    lowest.
  resetValue: 0
  fields:
  - name: IP_12
    description: Priority of interrupt 12
    access: read-write
    bitOffset: 6
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_13
    description: Priority of interrupt 13
    access: read-write
    bitOffset: 14
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_14
    description: Priority of interrupt 14
    access: read-write
    bitOffset: 22
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_15
    description: Priority of interrupt 15
    access: read-write
    bitOffset: 30
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: PRI_N0
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+0, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 4
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N1
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+1, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 12
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N2
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+2, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 20
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N3
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+3, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 58380
- name: NVIC_IPR4
  description: Use the Interrupt Priority Registers to assign a priority from 0 to
    3 to each of the available interrupts. 0 is the highest priority, and 3 is the
    lowest.
  resetValue: 0
  fields:
  - name: IP_16
    description: Priority of interrupt 16
    access: read-write
    bitOffset: 6
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_17
    description: Priority of interrupt 17
    access: read-write
    bitOffset: 14
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_18
    description: Priority of interrupt 18
    access: read-write
    bitOffset: 22
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_19
    description: Priority of interrupt 19
    access: read-write
    bitOffset: 30
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: PRI_N0
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+0, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 4
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N1
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+1, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 12
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N2
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+2, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 20
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N3
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+3, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 58384
- name: NVIC_IPR5
  description: Use the Interrupt Priority Registers to assign a priority from 0 to
    3 to each of the available interrupts. 0 is the highest priority, and 3 is the
    lowest.
  resetValue: 0
  fields:
  - name: IP_20
    description: Priority of interrupt 20
    access: read-write
    bitOffset: 6
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_21
    description: Priority of interrupt 21
    access: read-write
    bitOffset: 14
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_22
    description: Priority of interrupt 22
    access: read-write
    bitOffset: 22
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_23
    description: Priority of interrupt 23
    access: read-write
    bitOffset: 30
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: PRI_N0
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+0, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 4
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N1
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+1, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 12
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N2
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+2, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 20
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N3
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+3, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 58388
- name: NVIC_IPR6
  description: Use the Interrupt Priority Registers to assign a priority from 0 to
    3 to each of the available interrupts. 0 is the highest priority, and 3 is the
    lowest.
  resetValue: 0
  fields:
  - name: IP_24
    description: Priority of interrupt 24
    access: read-write
    bitOffset: 6
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_25
    description: Priority of interrupt 25
    access: read-write
    bitOffset: 14
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_26
    description: Priority of interrupt 26
    access: read-write
    bitOffset: 22
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_27
    description: Priority of interrupt 27
    access: read-write
    bitOffset: 30
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: PRI_N0
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+0, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 4
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N1
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+1, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 12
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N2
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+2, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 20
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N3
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+3, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 58392
- name: NVIC_IPR7
  description: Use the Interrupt Priority Registers to assign a priority from 0 to
    3 to each of the available interrupts. 0 is the highest priority, and 3 is the
    lowest.
  resetValue: 0
  fields:
  - name: IP_28
    description: Priority of interrupt 28
    access: read-write
    bitOffset: 6
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_29
    description: Priority of interrupt 29
    access: read-write
    bitOffset: 14
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_30
    description: Priority of interrupt 30
    access: read-write
    bitOffset: 22
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: IP_31
    description: Priority of interrupt 31
    access: read-write
    bitOffset: 30
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: PRI_N0
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+0, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 4
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N1
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+1, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 12
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N2
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+2, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 20
    bitWidth: 4
    present_when: variant == 'RP2350'
  - name: PRI_N3
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+3, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 28
    bitWidth: 4
    present_when: variant == 'RP2350'
  addressOffset: 58396
- name: SCR
  description: 'System Control Register. Use the System Control Register for power-management
    functions: signal to the system when the processor can enter a low power state,
    control how the processor enters and exits low power states.'
  resetValue: 0
  fields:
  - name: SLEEPONEXIT
    description: "Indicates sleep-on-exit when returning from Handler mode to Thread\
      \ mode: \n                            0 = Do not sleep when returning to Thread\
      \ mode. \n                            1 = Enter sleep, or deep sleep, on return\
      \ from an ISR to Thread mode. \n                            Setting this bit\
      \ to 1 enables an interrupt driven application to avoid returning to an empty\
      \ main application."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: SLEEPDEEP
    description: "Controls whether the processor uses sleep or deep sleep as its low\
      \ power mode: \n                            0 = Sleep. \n                  \
      \          1 = Deep sleep."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: SEVONPEND
    description: "Send Event on Pending bit: \n                            0 = Only\
      \ enabled interrupts or events can wakeup the processor, disabled interrupts\
      \ are excluded. \n                            1 = Enabled events and all interrupts,\
      \ including disabled interrupts, can wakeup the processor. \n              \
      \              When an event or interrupt becomes pending, the event signal\
      \ wakes up the processor from WFE. If the \n                            processor\
      \ is not waiting for an event, the event is registered and affects the next\
      \ WFE. \n                            The processor also wakes up on execution\
      \ of an SEV instruction or an external event."
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: SLEEPDEEPS
    description: "0 SLEEPDEEP is available to both security states \n            \
      \                1 SLEEPDEEP is only available to Secure state"
    access: read-write
    bitOffset: 3
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 60688
- name: SHCSR
  description: Use the System Handler Control and State Register to determine or clear
    the pending status of SVCall.
  resetValue: 0
  fields:
  - name: SVCALLPENDED
    description: Reads as 1 if SVCall is Pending.  Write 1 to set pending SVCall,
      write 0 to clear pending SVCall.
    access: read-write
    bitOffset: 15
    bitWidth: 1
  - name: MEMFAULTACT
    description: '`IAAMO the active state of the MemManage exception `FTSSS'
    access: read-write
    bitOffset: 0
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: BUSFAULTACT
    description: '`IAAMO the active state of the BusFault exception'
    access: read-write
    bitOffset: 1
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: HARDFAULTACT
    description: Indicates and allows limited modification of the active state of
      the HardFault exception `FTSSS
    access: read-write
    bitOffset: 2
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: USGFAULTACT
    description: '`IAAMO the active state of the UsageFault exception `FTSSS'
    access: read-write
    bitOffset: 3
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: SECUREFAULTACT
    description: '`IAAMO the active state of the SecureFault exception'
    access: read-write
    bitOffset: 4
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: NMIACT
    description: '`IAAMO the active state of the NMI exception'
    access: read-write
    bitOffset: 5
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: SVCALLACT
    description: '`IAAMO the active state of the SVCall exception `FTSSS'
    access: read-write
    bitOffset: 7
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: MONITORACT
    description: '`IAAMO the active state of the DebugMonitor exception'
    access: read-write
    bitOffset: 8
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: PENDSVACT
    description: '`IAAMO the active state of the PendSV exception `FTSSS'
    access: read-write
    bitOffset: 10
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: SYSTICKACT
    description: '`IAAMO the active state of the SysTick exception `FTSSS'
    access: read-write
    bitOffset: 11
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: USGFAULTPENDED
    description: The UsageFault exception is banked between Security states, `IAAMO
      the pending state of the UsageFault exception `FTSSS
    access: read-write
    bitOffset: 12
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: MEMFAULTPENDED
    description: '`IAAMO the pending state of the MemManage exception `FTSSS'
    access: read-write
    bitOffset: 13
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: BUSFAULTPENDED
    description: '`IAAMO the pending state of the BusFault exception'
    access: read-write
    bitOffset: 14
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: MEMFAULTENA
    description: '`DW the MemManage exception is enabled `FTSSS'
    access: read-write
    bitOffset: 16
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: BUSFAULTENA
    description: '`DW the BusFault exception is enabled'
    access: read-write
    bitOffset: 17
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: USGFAULTENA
    description: '`DW the UsageFault exception is enabled `FTSSS'
    access: read-write
    bitOffset: 18
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: SECUREFAULTENA
    description: '`DW the SecureFault exception is enabled'
    access: read-write
    bitOffset: 19
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: SECUREFAULTPENDED
    description: '`IAAMO the pending state of the SecureFault exception'
    access: read-write
    bitOffset: 20
    bitWidth: 1
    present_when: variant == 'RP2350'
  - name: HARDFAULTPENDED
    description: '`IAAMO the pending state of the HardFault exception `CTTSSS'
    access: read-write
    bitOffset: 21
    bitWidth: 1
    present_when: variant == 'RP2350'
  addressOffset: 60708
- name: SHPR2
  description: System handlers are a special class of exception handler that can have
    their priority set to any of the priority levels. Use the System Handler Priority
    Register 2 to set the priority of SVCall.
  resetValue: 0
  fields:
  - name: PRI_11
    description: Priority of system handler 11, SVCall
    access: read-write
    bitOffset: 30
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: PRI_8
    description: Reserved, RES0
    access: read-only
    bitOffset: 0
    bitWidth: 8
    present_when: variant == 'RP2350'
  - name: PRI_9
    description: Reserved, RES0
    access: read-only
    bitOffset: 8
    bitWidth: 8
    present_when: variant == 'RP2350'
  - name: PRI_10
    description: Reserved, RES0
    access: read-only
    bitOffset: 16
    bitWidth: 8
    present_when: variant == 'RP2350'
  - name: PRI_11_3
    description: Priority of system handler 11, SecureFault
    access: read-write
    bitOffset: 29
    bitWidth: 3
    present_when: variant == 'RP2350'
  addressOffset: 60700
- name: SHPR3
  description: System handlers are a special class of exception handler that can have
    their priority set to any of the priority levels. Use the System Handler Priority
    Register 3 to set the priority of PendSV and SysTick.
  resetValue: 0
  fields:
  - name: PRI_14
    description: Priority of system handler 14, PendSV
    access: read-write
    bitOffset: 22
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: PRI_15
    description: Priority of system handler 15, SysTick
    access: read-write
    bitOffset: 30
    bitWidth: 2
    present_when: variant == 'RP2040'
  - name: PRI_12_3
    description: Priority of system handler 12, SecureFault
    access: read-write
    bitOffset: 5
    bitWidth: 3
    present_when: variant == 'RP2350'
  - name: PRI_13
    description: Reserved, RES0
    access: read-only
    bitOffset: 8
    bitWidth: 8
    present_when: variant == 'RP2350'
  - name: PRI_14_3
    description: Priority of system handler 14, SecureFault
    access: read-write
    bitOffset: 21
    bitWidth: 3
    present_when: variant == 'RP2350'
  - name: PRI_15_3
    description: Priority of system handler 15, SecureFault
    access: read-write
    bitOffset: 29
    bitWidth: 3
    present_when: variant == 'RP2350'
  addressOffset: 60704
- name: SYST_CALIB
  description: Use the SysTick Calibration Value Register to enable software to scale
    to any required speed using divide and multiply.
  resetValue: 0
  fields:
  - name: TENMS
    description: An optional Reload value to be used for 10ms (100Hz) timing, subject
      to system clock skew errors. If the value reads as 0, the calibration value
      is not known.
    access: read-only
    bitOffset: 0
    bitWidth: 24
  - name: SKEW
    description: If reads as 1, the calibration value for 10ms is inexact (due to
      clock frequency).
    access: read-only
    bitOffset: 30
    bitWidth: 1
  - name: NOREF
    description: If reads as 1, the Reference clock is not provided - the CLKSOURCE
      bit of the SysTick Control and Status register will be forced to 1 and cannot
      be cleared to 0.
    access: read-only
    bitOffset: 31
    bitWidth: 1
  addressOffset: 57372
- name: SYST_CSR
  description: Use the SysTick Control and Status Register to enable the SysTick features.
  resetValue: 0
  fields:
  - name: ENABLE
    description: "Enable SysTick counter: \n                            0 = Counter\
      \ disabled. \n                            1 = Counter enabled."
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: TICKINT
    description: "Enables SysTick exception request: \n                          \
      \  0 = Counting down to zero does not assert the SysTick exception request.\
      \ \n                            1 = Counting down to zero to asserts the SysTick\
      \ exception request."
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: CLKSOURCE
    description: "SysTick clock source. Always reads as one if SYST_CALIB reports\
      \ NOREF. \n                            Selects the SysTick timer clock source:\
      \ \n                            0 = External reference clock. \n           \
      \                 1 = Processor clock."
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: COUNTFLAG
    description: Returns 1 if timer counted to 0 since last time this was read. Clears
      on read by application or debugger.
    access: read-only
    bitOffset: 16
    bitWidth: 1
  addressOffset: 57360
- name: SYST_CVR
  description: Use the SysTick Current Value Register to find the current value in
    the register. The reset value of this register is UNKNOWN.
  resetValue: 0
  fields:
  - name: CURRENT
    description: Reads return the current value of the SysTick counter. This register
      is write-clear. Writing to it with any value clears the register to 0. Clearing
      this register also clears the COUNTFLAG bit of the SysTick Control and Status
      Register.
    access: read-write
    bitOffset: 0
    bitWidth: 24
  addressOffset: 57368
- name: SYST_RVR
  description: "Use the SysTick Reload Value Register to specify the start value to\
    \ load into the current value register when the counter reaches 0. It can be any\
    \ value between 0 and 0x00FFFFFF. A start value of 0 is possible, but has no effect\
    \ because the SysTick interrupt and COUNTFLAG are activated when counting from\
    \ 1 to 0. The reset value of this register is UNKNOWN. \n                    To\
    \ generate a multi-shot timer with a period of N processor clock cycles, use a\
    \ RELOAD value of N-1. For example, if the SysTick interrupt is required every\
    \ 100 clock pulses, set RELOAD to 99."
  resetValue: 0
  fields:
  - name: RELOAD
    description: Value to load into the SysTick Current Value Register when the counter
      reaches 0.
    access: read-write
    bitOffset: 0
    bitWidth: 24
  addressOffset: 57364
- name: VTOR
  description: The VTOR holds the vector table offset address.
  resetValue: 0
  fields:
  - name: TBLOFF
    description: Bits [31:8] of the indicate the vector table offset address.
    access: read-write
    bitOffset: 8
    bitWidth: 24
  addressOffset: 60680
- name: MPU_RASR
  description: Use the MPU Region Attribute and Size Register to define the size,
    access behaviour and memory type of the region identified by MPU_RNR, and enable
    that region.
  resetValue: 0
  fields:
  - name: ENABLE
    description: Enables the region.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: SIZE
    description: Indicates the region size. Region size in bytes = 2^(SIZE+1). The
      minimum permitted value is 7 (b00111) = 256Bytes
    access: read-write
    bitOffset: 1
    bitWidth: 5
  - name: SRD
    description: Subregion Disable. For regions of 256 bytes or larger, each bit of
      this field controls whether one of the eight equal subregions is enabled.
    access: read-write
    bitOffset: 8
    bitWidth: 8
  - name: ATTRS
    description: "The MPU Region Attribute field. Use to define the region attribute\
      \ control. \n                            28 = XN: Instruction access disable\
      \ bit: \n                            0 = Instruction fetches enabled. \n   \
      \                         1 = Instruction fetches disabled. \n             \
      \               26:24 = AP: Access permission field \n                     \
      \       18 = S: Shareable bit \n                            17 = C: Cacheable\
      \ bit \n                            16 = B: Bufferable bit"
    access: read-write
    bitOffset: 16
    bitWidth: 16
  present_when: variant == 'RP2040'
  addressOffset: 60832
- name: NVIC_ICER
  description: Use the Interrupt Clear-Enable Registers to disable interrupts and
    determine which interrupts are currently enabled.
  resetValue: 0
  fields:
  - name: CLRENA
    description: "Interrupt clear-enable bits. \n                            Write:\
      \ \n                            0 = No effect. \n                          \
      \  1 = Disable interrupt. \n                            Read: \n           \
      \                 0 = Interrupt disabled. \n                            1 =\
      \ Interrupt enabled."
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2040'
  addressOffset: 57728
- name: NVIC_ICPR
  description: Use the Interrupt Clear-Pending Register to clear pending interrupts
    and determine which interrupts are currently pending.
  resetValue: 0
  fields:
  - name: CLRPEND
    description: "Interrupt clear-pending bits. \n                            Write:\
      \ \n                            0 = No effect. \n                          \
      \  1 = Removes pending state and interrupt. \n                            Read:\
      \ \n                            0 = Interrupt is not pending. \n           \
      \                 1 = Interrupt is pending."
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2040'
  addressOffset: 57984
- name: NVIC_ISER
  description: "Use the Interrupt Set-Enable Register to enable interrupts and determine\
    \ which interrupts are currently enabled. \n                    If a pending interrupt\
    \ is enabled, the NVIC activates the interrupt based on its priority. If an interrupt\
    \ is not enabled, asserting its interrupt signal changes the interrupt state to\
    \ pending, but the NVIC never activates the interrupt, regardless of its priority."
  resetValue: 0
  fields:
  - name: SETENA
    description: "Interrupt set-enable bits. \n                            Write:\
      \ \n                            0 = No effect. \n                          \
      \  1 = Enable interrupt. \n                            Read: \n            \
      \                0 = Interrupt disabled. \n                            1 = Interrupt\
      \ enabled."
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2040'
  addressOffset: 57600
- name: NVIC_ISPR
  description: The NVIC_ISPR forces interrupts into the pending state, and shows which
    interrupts are pending.
  resetValue: 0
  fields:
  - name: SETPEND
    description: "Interrupt set-pending bits. \n                            Write:\
      \ \n                            0 = No effect. \n                          \
      \  1 = Changes interrupt state to pending. \n                            Read:\
      \ \n                            0 = Interrupt is not pending. \n           \
      \                 1 = Interrupt is pending. \n                            Note:\
      \ Writing 1 to the NVIC_ISPR bit corresponding to: \n                      \
      \      An interrupt that is pending has no effect. \n                      \
      \      A disabled interrupt sets the state of that interrupt to pending."
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2040'
  addressOffset: 57856
- name: ACTLR
  description: Provides IMPLEMENTATION DEFINED configuration and control options
  resetValue: 0
  fields:
  - name: DISMCYCINT
    description: Disable dual-issue.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: DISFOLD
    description: Disable dual-issue.
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: DISOOFP
    description: Disable out-of-order FP instruction completion
    access: read-write
    bitOffset: 9
    bitWidth: 1
  - name: FPEXCODIS
    description: Disable FPU exception outputs
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: DISITMATBFLUSH
    description: Disable ATB Flush
    access: read-write
    bitOffset: 12
    bitWidth: 1
  - name: EXTEXCLALL
    description: External Exclusives Allowed with no MPU
    access: read-write
    bitOffset: 29
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 57352
- name: ASICCTL
  description: External Multiplexer Control register
  resetValue: 0
  fields:
  - name: ASICCTL
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 270660
- name: BFAR
  description: Shows the address associated with a precise data access BusFault
  resetValue: 0
  fields:
  - name: ADDRESS
    description: This register is updated with the address of a location that produced
      a BusFault. The BFSR shows the reason for the fault. This field is valid only
      when BFSR.BFARVALID is set, otherwise it is UNKNOWN
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 60728
- name: CFSR
  description: "Contains the three Configurable Fault Status Registers.\n\n      \
    \              31:16 UFSR: Provides information on UsageFault exceptions\n\n \
    \                   15:8 BFSR: Provides information on BusFault exceptions\n\n\
    \                    7:0 MMFSR: Provides information on MemManage exceptions"
  resetValue: 0
  fields:
  - name: MMFSR
    description: Provides information on MemManage exceptions
    access: read-write
    bitOffset: 0
    bitWidth: 8
  - name: BFSR_IBUSERR
    description: Records whether a BusFault on an instruction prefetch has occurred
    access: read-write
    bitOffset: 8
    bitWidth: 1
  - name: BFSR_PRECISERR
    description: Records whether a precise data access error has occurred
    access: read-write
    bitOffset: 9
    bitWidth: 1
  - name: BFSR_IMPRECISERR
    description: Records whether an imprecise data access error has occurred
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: BFSR_UNSTKERR
    description: Records whether a derived BusFault occurred during exception return
      unstacking
    access: read-write
    bitOffset: 11
    bitWidth: 1
  - name: BFSR_STKERR
    description: Records whether a derived BusFault occurred during exception entry
      stacking
    access: read-write
    bitOffset: 12
    bitWidth: 1
  - name: BFSR_LSPERR
    description: Records whether a BusFault occurred during FP lazy state preservation
    access: read-write
    bitOffset: 13
    bitWidth: 1
  - name: BFSR_BFARVALID
    description: Indicates validity of the contents of the BFAR register
    access: read-write
    bitOffset: 15
    bitWidth: 1
  - name: UFSR_UNDEFINSTR
    description: Sticky flag indicating whether an undefined instruction error has
      occurred
    access: read-write
    bitOffset: 16
    bitWidth: 1
  - name: UFSR_INVSTATE
    description: Sticky flag indicating whether an EPSR.T or EPSR.IT validity error
      has occurred
    access: read-write
    bitOffset: 17
    bitWidth: 1
  - name: UFSR_INVPC
    description: Sticky flag indicating whether an integrity check error has occurred
    access: read-write
    bitOffset: 18
    bitWidth: 1
  - name: UFSR_NOCP
    description: Sticky flag indicating whether a coprocessor disabled or not present
      error has occurred
    access: read-write
    bitOffset: 19
    bitWidth: 1
  - name: UFSR_STKOF
    description: Sticky flag indicating whether a stack overflow error has occurred
    access: read-write
    bitOffset: 20
    bitWidth: 1
  - name: UFSR_UNALIGNED
    description: Sticky flag indicating whether an unaligned access error has occurred
    access: read-write
    bitOffset: 24
    bitWidth: 1
  - name: UFSR_DIVBYZERO
    description: Sticky flag indicating whether an integer division by zero error
      has occurred
    access: read-write
    bitOffset: 25
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 60712
- name: CIDR0
  description: CoreSight Component ID0
  resetValue: 13
  fields:
  - name: PRMBL_0
    description: Preamble[0]. Contains bits[7:0] of the component identification code
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 274416
- name: CIDR1
  description: CoreSight Component ID1
  resetValue: 144
  fields:
  - name: PRMBL_1
    description: Preamble[1]. Contains bits[11:8] of the component identification
      code.
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: CLASS
    description: Class of the component, for example, whether the component is a ROM
      table or a generic CoreSight component. Contains bits[15:12] of the component
      identification code.
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 274420
- name: CIDR2
  description: CoreSight Component ID2
  resetValue: 5
  fields:
  - name: PRMBL_2
    description: Preamble[2]. Contains bits[23:16] of the component identification
      code.
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 274424
- name: CIDR3
  description: CoreSight Component ID3
  resetValue: 177
  fields:
  - name: PRMBL_3
    description: Preamble[3]. Contains bits[31:24] of the component identification
      code.
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 274428
- name: CPACR
  description: Specifies the access privileges for coprocessors and the FP Extension
  resetValue: 0
  fields:
  - name: CP0
    description: Controls access privileges for coprocessor 0
    access: read-write
    bitOffset: 0
    bitWidth: 2
  - name: CP1
    description: Controls access privileges for coprocessor 1
    access: read-write
    bitOffset: 2
    bitWidth: 2
  - name: CP2
    description: Controls access privileges for coprocessor 2
    access: read-write
    bitOffset: 4
    bitWidth: 2
  - name: CP3
    description: Controls access privileges for coprocessor 3
    access: read-write
    bitOffset: 6
    bitWidth: 2
  - name: CP4
    description: Controls access privileges for coprocessor 4
    access: read-write
    bitOffset: 8
    bitWidth: 2
  - name: CP5
    description: Controls access privileges for coprocessor 5
    access: read-write
    bitOffset: 10
    bitWidth: 2
  - name: CP6
    description: Controls access privileges for coprocessor 6
    access: read-write
    bitOffset: 12
    bitWidth: 2
  - name: CP7
    description: Controls access privileges for coprocessor 7
    access: read-write
    bitOffset: 14
    bitWidth: 2
  - name: CP10
    description: Defines the access rights for the floating-point functionality
    access: read-write
    bitOffset: 20
    bitWidth: 2
  - name: CP11
    description: The value in this field is ignored. If the implementation does not
      include the FP Extension, this field is RAZ/WI. If the value of this bit is
      not programmed to the same value as the CP10 field, then the value is UNKNOWN
    access: read-write
    bitOffset: 22
    bitWidth: 2
  present_when: variant == 'RP2350'
  addressOffset: 60808
- name: CTIAPPCLEAR
  description: CTI Application Trigger Clear Register
  resetValue: 0
  fields:
  - name: APPCLEAR
    description: Sets the corresponding bits in the CTIAPPSET to 0. There is one bit
      of the register for each channel.
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270360
- name: CTIAPPPULSE
  description: CTI Application Pulse Register
  resetValue: 0
  fields:
  - name: APPULSE
    description: Setting a bit HIGH generates a channel event pulse for the selected
      channel. There is one bit of the register for each channel.
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270364
- name: CTIAPPSET
  description: CTI Application Trigger Set Register
  resetValue: 0
  fields:
  - name: APPSET
    description: Setting a bit HIGH generates a channel event for the selected channel.
      There is one bit of the register for each channel
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270356
- name: CTICHINSTATUS
  description: CTI Channel In Status Register
  resetValue: 0
  fields:
  - name: CTICHOUTSTATUS
    description: Shows the status of the ctichout outputs. There is one bit of the
      field for each channel output
    access: read-only
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270648
- name: CTICONTROL
  description: CTI Control Register
  resetValue: 0
  fields:
  - name: GLBEN
    description: Enables or disables the CTI
    access: read-write
    bitOffset: 0
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 270336
- name: CTIGATE
  description: Enable CTI Channel Gate register
  resetValue: 15
  fields:
  - name: CTIGATEEN0
    description: Enable ctichout0. Set to 0 to disable channel propagation.
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: CTIGATEEN1
    description: Enable ctichout1. Set to 0 to disable channel propagation.
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: CTIGATEEN2
    description: Enable ctichout2. Set to 0 to disable channel propagation.
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: CTIGATEEN3
    description: Enable ctichout3. Set to 0 to disable channel propagation.
    access: read-write
    bitOffset: 3
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 270656
- name: CTIINEN0
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGINEN
    description: Enables a cross trigger event to the corresponding channel when a
      ctitrigin input is activated. There is one bit of the field for each of the
      four channels
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270368
- name: CTIINEN1
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGINEN
    description: Enables a cross trigger event to the corresponding channel when a
      ctitrigin input is activated. There is one bit of the field for each of the
      four channels
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270372
- name: CTIINEN2
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGINEN
    description: Enables a cross trigger event to the corresponding channel when a
      ctitrigin input is activated. There is one bit of the field for each of the
      four channels
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270376
- name: CTIINEN3
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGINEN
    description: Enables a cross trigger event to the corresponding channel when a
      ctitrigin input is activated. There is one bit of the field for each of the
      four channels
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270380
- name: CTIINEN4
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGINEN
    description: Enables a cross trigger event to the corresponding channel when a
      ctitrigin input is activated. There is one bit of the field for each of the
      four channels
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270384
- name: CTIINEN5
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGINEN
    description: Enables a cross trigger event to the corresponding channel when a
      ctitrigin input is activated. There is one bit of the field for each of the
      four channels
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270388
- name: CTIINEN6
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGINEN
    description: Enables a cross trigger event to the corresponding channel when a
      ctitrigin input is activated. There is one bit of the field for each of the
      four channels
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270392
- name: CTIINEN7
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGINEN
    description: Enables a cross trigger event to the corresponding channel when a
      ctitrigin input is activated. There is one bit of the field for each of the
      four channels
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270396
- name: CTIINTACK
  description: CTI Interrupt Acknowledge Register
  resetValue: 0
  fields:
  - name: INTACK
    description: Acknowledges the corresponding ctitrigout output. There is one bit
      of the register for each ctitrigout output. When a 1 is written to a bit in
      this register, the corresponding ctitrigout is acknowledged, causing it to be
      cleared.
    access: read-write
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 270352
- name: CTIOUTEN0
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGOUTEN
    description: Enables a cross trigger event to ctitrigout when the corresponding
      channel is activated. There is one bit of the field for each of the four channels.
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270496
- name: CTIOUTEN1
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGOUTEN
    description: Enables a cross trigger event to ctitrigout when the corresponding
      channel is activated. There is one bit of the field for each of the four channels.
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270500
- name: CTIOUTEN2
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGOUTEN
    description: Enables a cross trigger event to ctitrigout when the corresponding
      channel is activated. There is one bit of the field for each of the four channels.
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270504
- name: CTIOUTEN3
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGOUTEN
    description: Enables a cross trigger event to ctitrigout when the corresponding
      channel is activated. There is one bit of the field for each of the four channels.
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270508
- name: CTIOUTEN4
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGOUTEN
    description: Enables a cross trigger event to ctitrigout when the corresponding
      channel is activated. There is one bit of the field for each of the four channels.
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270512
- name: CTIOUTEN5
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGOUTEN
    description: Enables a cross trigger event to ctitrigout when the corresponding
      channel is activated. There is one bit of the field for each of the four channels.
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270516
- name: CTIOUTEN6
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGOUTEN
    description: Enables a cross trigger event to ctitrigout when the corresponding
      channel is activated. There is one bit of the field for each of the four channels.
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270520
- name: CTIOUTEN7
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGOUTEN
    description: Enables a cross trigger event to ctitrigout when the corresponding
      channel is activated. There is one bit of the field for each of the four channels.
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270524
- name: CTITRIGINSTATUS
  description: CTI Trigger to Channel Enable Registers
  resetValue: 0
  fields:
  - name: TRIGINSTATUS
    description: Shows the status of the ctitrigin inputs. There is one bit of the
      field for each trigger input.Because the register provides a view of the raw
      ctitrigin inputs, the reset value is UNKNOWN.
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 270640
- name: CTITRIGOUTSTATUS
  description: CTI Trigger In Status Register
  resetValue: 0
  fields:
  - name: TRIGOUTSTATUS
    description: Shows the status of the ctitrigout outputs. There is one bit of the
      field for each trigger output.
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 270644
- name: CTR
  description: Provides information about the architecture of the caches. CTR is RES0
    if CLIDR is zero.
  resetValue: 2147532800
  fields:
  - name: IMINLINE
    description: Log2 of the number of words in the smallest cache line of all the
      instruction caches that are controlled by the PE
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: RES1_1
    description: Reserved, RES1
    access: read-only
    bitOffset: 14
    bitWidth: 2
  - name: DMINLINE
    description: Log2 of the number of words in the smallest cache line of all the
      data caches and unified caches that are controlled by the PE
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: ERG
    description: Log2 of the number of words of the maximum size of the reservation
      granule that has been implemented for the Load-Exclusive and Store-Exclusive
      instructions
    access: read-only
    bitOffset: 20
    bitWidth: 4
  - name: CWG
    description: Log2 of the number of words of the maximum size of memory that can
      be overwritten as a result of the eviction of a cache entry that has had a memory
      location in it modified
    access: read-only
    bitOffset: 24
    bitWidth: 4
  - name: RES1
    description: Reserved, RES1
    access: read-only
    bitOffset: 31
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 60796
- name: DCIDR0
  description: Provides CoreSight discovery information for the SCS
  resetValue: 13
  fields:
  - name: PRMBL_0
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 61424
- name: DCIDR1
  description: Provides CoreSight discovery information for the SCS
  resetValue: 144
  fields:
  - name: PRMBL_1
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: CLASS
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 61428
- name: DCIDR2
  description: Provides CoreSight discovery information for the SCS
  resetValue: 5
  fields:
  - name: PRMBL_2
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 61432
- name: DCIDR3
  description: Provides CoreSight discovery information for the SCS
  resetValue: 177
  fields:
  - name: PRMBL_3
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 61436
- name: DCRDR
  description: With the DCRSR, provides debug access to the general-purpose registers,
    special-purpose registers, and the FP Extension registers. If the Main Extension
    is implemented, it can also be used for message passing between an external debugger
    and a debug agent running on the PE
  resetValue: 0
  fields:
  - name: DBGTMP
    description: Provides debug access for reading and writing the general-purpose
      registers, special-purpose registers, and Floating-point Extension registers
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 60920
- name: DCRSR
  description: With the DCRDR, provides debug access to the general-purpose registers,
    special-purpose registers, and the FP extension registers. A write to the DCRSR
    specifies the register to transfer, whether the transfer is a read or write, and
    starts the transfer
  resetValue: 0
  fields:
  - name: REGSEL
    description: Specifies the general-purpose register, special-purpose register,
      or FP register to transfer
    access: read-write
    bitOffset: 0
    bitWidth: 7
  - name: REGWNR
    description: Specifies the access type for the transfer
    access: read-write
    bitOffset: 16
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 60916
- name: DDEVARCH
  description: Provides CoreSight discovery information for the SCS
  resetValue: 1198533124
  fields:
  - name: ARCHPART
    description: Defines the architecture of the component
    access: read-only
    bitOffset: 0
    bitWidth: 12
  - name: ARCHVER
    description: Defines the architecture version of the component
    access: read-only
    bitOffset: 12
    bitWidth: 4
  - name: REVISION
    description: Defines the architecture revision of the component
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: PRESENT
    description: Defines that the DEVARCH register is present
    access: read-only
    bitOffset: 20
    bitWidth: 1
  - name: ARCHITECT
    description: Defines the architect of the component. Bits [31:28] are the JEP106
      continuation code (JEP106 bank ID, minus 1) and bits [27:21] are the JEP106
      ID code.
    access: read-only
    bitOffset: 21
    bitWidth: 11
  present_when: variant == 'RP2350'
  addressOffset: 61372
- name: DDEVTYPE
  description: Provides CoreSight discovery information for the SCS
  resetValue: 0
  fields:
  - name: MAJOR
    description: CoreSight major type
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: SUB
    description: Component sub-type
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 61388
- name: DEMCR
  description: Manages vector catch behavior and DebugMonitor handling when debugging
  resetValue: 0
  fields:
  - name: VC_CORERESET
    description: Enable Reset Vector Catch. This causes a warm reset to halt a running
      system
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: VC_MMERR
    description: Enable halting debug trap on a MemManage exception
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: VC_NOCPERR
    description: Enable halting debug trap on a UsageFault caused by an access to
      a coprocessor
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: VC_CHKERR
    description: Enable halting debug trap on a UsageFault exception caused by a checking
      error, for example an alignment check error
    access: read-write
    bitOffset: 6
    bitWidth: 1
  - name: VC_STATERR
    description: Enable halting debug trap on a UsageFault exception caused by a state
      information error, for example an Undefined Instruction exception
    access: read-write
    bitOffset: 7
    bitWidth: 1
  - name: VC_BUSERR
    description: BusFault exception halting debug vector catch enable
    access: read-write
    bitOffset: 8
    bitWidth: 1
  - name: VC_INTERR
    description: Enable halting debug vector catch for faults during exception entry
      and return
    access: read-write
    bitOffset: 9
    bitWidth: 1
  - name: VC_HARDERR
    description: HardFault exception halting debug vector catch enable
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: VC_SFERR
    description: SecureFault exception halting debug vector catch enable
    access: read-write
    bitOffset: 11
    bitWidth: 1
  - name: MON_EN
    description: Enable the DebugMonitor exception
    access: read-write
    bitOffset: 16
    bitWidth: 1
  - name: MON_PEND
    description: Sets or clears the pending state of the DebugMonitor exception
    access: read-write
    bitOffset: 17
    bitWidth: 1
  - name: MON_STEP
    description: Enable DebugMonitor stepping
    access: read-write
    bitOffset: 18
    bitWidth: 1
  - name: MON_REQ
    description: DebugMonitor semaphore bit
    access: read-write
    bitOffset: 19
    bitWidth: 1
  - name: SDME
    description: Indicates whether the DebugMonitor targets the Secure or the Non-secure
      state and whether debug events are allowed in Secure state
    access: read-only
    bitOffset: 20
    bitWidth: 1
  - name: TRCENA
    description: Global enable for all DWT and ITM features
    access: read-write
    bitOffset: 24
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 60924
- name: DEVARCH
  description: Device Architecture register
  resetValue: 1198529044
  fields:
  - name: ARCHID
    description: Indicates the component
    access: read-only
    bitOffset: 0
    bitWidth: 16
  - name: REVISION
    description: Indicates the architecture revision
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: PRESENT
    description: Indicates whether the DEVARCH register is present
    access: read-only
    bitOffset: 20
    bitWidth: 1
  - name: ARCHITECT
    description: Indicates the component architect
    access: read-only
    bitOffset: 21
    bitWidth: 11
  present_when: variant == 'RP2350'
  addressOffset: 274364
- name: DEVID
  description: Device Configuration register
  resetValue: 264192
  fields:
  - name: EXTMUXNUM
    description: Indicates the number of multiplexers available on Trigger Inputs
      and Trigger Outputs that are using asicctl. The default value of 0b00000 indicates
      that no multiplexing is present. This value of this bit depends on the Verilog
      define EXTMUXNUM that you must change accordingly.
    access: read-only
    bitOffset: 0
    bitWidth: 5
  - name: NUMTRIG
    description: Number of ECT triggers available.
    access: read-only
    bitOffset: 8
    bitWidth: 8
  - name: NUMCH
    description: Number of ECT channels available
    access: read-only
    bitOffset: 16
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 274376
- name: DEVTYPE
  description: Device Type Identifier register
  resetValue: 20
  fields:
  - name: MAJOR
    description: Major classification of the type of the debug component as specified
      in the ARM Architecture Specification for this debug and trace component.
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: SUB
    description: Sub-classification of the type of the debug component as specified
      in the ARM Architecture Specification within the major classification as specified
      in the MAJOR field.
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 274380
- name: DFSR
  description: Shows which debug event occurred
  resetValue: 0
  fields:
  - name: HALTED
    description: Sticky flag indicating that a Halt request debug event or Step debug
      event has occurred
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: BKPT
    description: Sticky flag indicating whether a Breakpoint debug event has occurred
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: DWTTRAP
    description: Sticky flag indicating whether a Watchpoint debug event has occurred
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: VCATCH
    description: Sticky flag indicating whether a Vector catch debug event has occurred
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: EXTERNAL
    description: Sticky flag indicating whether an External debug request debug event
      has occurred
    access: read-write
    bitOffset: 4
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 60720
- name: DHCSR
  description: Controls halting debug
  resetValue: 0
  fields:
  - name: C_DEBUGEN
    description: Enable Halting debug
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: C_HALT
    description: PE enter Debug state halt request
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: C_STEP
    description: Enable single instruction step
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: C_MASKINTS
    description: When debug is enabled, the debugger can write to this bit to mask
      PendSV, SysTick and external configurable interrupts
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: C_SNAPSTALL
    description: Allow imprecise entry to Debug state
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: S_REGRDY
    description: Handshake flag to transfers through the DCRDR
    access: read-only
    bitOffset: 16
    bitWidth: 1
  - name: S_HALT
    description: Indicates whether the PE is in Debug state
    access: read-only
    bitOffset: 17
    bitWidth: 1
  - name: S_SLEEP
    description: Indicates whether the PE is sleeping
    access: read-only
    bitOffset: 18
    bitWidth: 1
  - name: S_LOCKUP
    description: Indicates whether the PE is in Lockup state
    access: read-only
    bitOffset: 19
    bitWidth: 1
  - name: S_SDE
    description: Indicates whether Secure invasive debug is allowed
    access: read-only
    bitOffset: 20
    bitWidth: 1
  - name: S_RETIRE_ST
    description: Set to 1 every time the PE retires one of more instructions
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: S_RESET_ST
    description: Indicates whether the PE has been reset since the last read of the
      DHCSR
    access: read-only
    bitOffset: 25
    bitWidth: 1
  - name: S_RESTART_ST
    description: Indicates the PE has processed a request to clear DHCSR.C_HALT to
      0. That is, either a write to DHCSR that clears DHCSR.C_HALT from 1 to 0, or
      an External Restart Request
    access: read-only
    bitOffset: 26
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 60912
- name: DPIDR0
  description: Provides CoreSight discovery information for the SCS
  resetValue: 33
  fields:
  - name: PART_0
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 61408
- name: DPIDR1
  description: Provides CoreSight discovery information for the SCS
  resetValue: 189
  fields:
  - name: PART_1
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: DES_0
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 61412
- name: DPIDR2
  description: Provides CoreSight discovery information for the SCS
  resetValue: 11
  fields:
  - name: DES_1
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 3
  - name: JEDEC
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 3
    bitWidth: 1
  - name: REVISION
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 61416
- name: DPIDR3
  description: Provides CoreSight discovery information for the SCS
  resetValue: 0
  fields:
  - name: CMOD
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: REVAND
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 61420
- name: DPIDR4
  description: Provides CoreSight discovery information for the SCS
  resetValue: 4
  fields:
  - name: DES_2
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: SIZE
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 61392
- name: DPIDR5
  description: Provides CoreSight discovery information for the SCS
  resetValue: 0
  fields:
  - name: DPIDR5
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 61396
- name: DPIDR6
  description: Provides CoreSight discovery information for the SCS
  resetValue: 0
  fields:
  - name: DPIDR6
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 61400
- name: DPIDR7
  description: Provides CoreSight discovery information for the SCS
  resetValue: 0
  fields:
  - name: DPIDR7
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 61404
- name: DSCSR
  description: Provides control and status information for Secure debug
  resetValue: 0
  fields:
  - name: SBRSELEN
    description: Controls whether the SBRSEL field or the current Security state of
      the processor selects which version of the memory-mapped Banked registers are
      accessed to the debugger
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: SBRSEL
    description: If SBRSELEN is 1 this bit selects whether the Non-secure or the Secure
      version of the memory-mapped Banked registers are accessible to the debugger
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: CDS
    description: This field indicates the current Security state of the processor
    access: read-write
    bitOffset: 16
    bitWidth: 1
  - name: CDSKEY
    description: Writes to the CDS bit are ignored unless CDSKEY is concurrently written
      to zero
    access: read-write
    bitOffset: 17
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 60936
- name: DWT_CIDR0
  description: Provides CoreSight discovery information for the DWT
  resetValue: 13
  fields:
  - name: PRMBL_0
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 8176
- name: DWT_CIDR1
  description: Provides CoreSight discovery information for the DWT
  resetValue: 144
  fields:
  - name: PRMBL_1
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: CLASS
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 8180
- name: DWT_CIDR2
  description: Provides CoreSight discovery information for the DWT
  resetValue: 5
  fields:
  - name: PRMBL_2
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 8184
- name: DWT_CIDR3
  description: Provides CoreSight discovery information for the DWT
  resetValue: 177
  fields:
  - name: PRMBL_3
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 8188
- name: DWT_COMP0
  description: Provides a reference value for use by watchpoint comparator 0
  resetValue: 0
  fields:
  - name: DWT_COMP0
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 4128
- name: DWT_COMP1
  description: Provides a reference value for use by watchpoint comparator 1
  resetValue: 0
  fields:
  - name: DWT_COMP1
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 4144
- name: DWT_COMP2
  description: Provides a reference value for use by watchpoint comparator 2
  resetValue: 0
  fields:
  - name: DWT_COMP2
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 4160
- name: DWT_COMP3
  description: Provides a reference value for use by watchpoint comparator 3
  resetValue: 0
  fields:
  - name: DWT_COMP3
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 4176
- name: DWT_CTRL
  description: Provides configuration and status information for the DWT unit, and
    used to control features of the unit
  resetValue: 1936988196
  fields:
  - name: CYCCNTENA
    description: Enables CYCCNT
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: POSTPRESET
    description: Reload value for the POSTCNT counter
    access: read-write
    bitOffset: 1
    bitWidth: 4
  - name: POSTINIT
    description: Initial value for the POSTCNT counter
    access: read-write
    bitOffset: 5
    bitWidth: 4
  - name: CYCTAP
    description: Selects the position of the POSTCNT tap on the CYCCNT counter
    access: read-write
    bitOffset: 9
    bitWidth: 1
  - name: SYNCTAP
    description: Selects the position of the synchronization packet counter tap on
      the CYCCNT counter. This determines the Synchronization packet rate
    access: read-write
    bitOffset: 10
    bitWidth: 2
  - name: PCSAMPLENA
    description: Enables use of POSTCNT counter as a timer for Periodic PC Sample
      packet generation
    access: read-write
    bitOffset: 12
    bitWidth: 1
  - name: EXTTRCENA
    description: Enables generation of Exception Trace packets
    access: read-write
    bitOffset: 16
    bitWidth: 1
  - name: CPIEVTENA
    description: Enables DWT_CPICNT counter
    access: read-write
    bitOffset: 17
    bitWidth: 1
  - name: EXCEVTENA
    description: Enables DWT_EXCCNT counter
    access: read-write
    bitOffset: 18
    bitWidth: 1
  - name: SLEEPEVTENA
    description: Enable DWT_SLEEPCNT counter
    access: read-write
    bitOffset: 19
    bitWidth: 1
  - name: LSUEVTENA
    description: Enables DWT_LSUCNT counter
    access: read-write
    bitOffset: 20
    bitWidth: 1
  - name: FOLDEVTENA
    description: Enables DWT_FOLDCNT counter
    access: read-write
    bitOffset: 21
    bitWidth: 1
  - name: CYCEVTENA
    description: Enables Event Counter packet generation on POSTCNT underflow
    access: read-write
    bitOffset: 22
    bitWidth: 1
  - name: CYCDISS
    description: Controls whether the cycle counter is disabled in Secure state
    access: read-write
    bitOffset: 23
    bitWidth: 1
  - name: NOPRFCNT
    description: Indicates whether the implementation does not include the profiling
      counters
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: NOCYCCNT
    description: Indicates whether the implementation does not include a cycle counter
    access: read-only
    bitOffset: 25
    bitWidth: 1
  - name: NOEXTTRIG
    description: Reserved, RAZ
    access: read-only
    bitOffset: 26
    bitWidth: 1
  - name: NOTRCPKT
    description: Indicates whether the implementation does not support trace
    access: read-only
    bitOffset: 27
    bitWidth: 1
  - name: NUMCOMP
    description: Number of DWT comparators implemented
    access: read-only
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 4096
- name: DWT_CYCCNT
  description: Shows or sets the value of the processor cycle counter, CYCCNT
  resetValue: 0
  fields:
  - name: CYCCNT
    description: Increments one on each processor clock cycle when DWT_CTRL.CYCCNTENA
      == 1 and DEMCR.TRCENA == 1. On overflow, CYCCNT wraps to zero
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 4100
- name: DWT_DEVARCH
  description: Provides CoreSight discovery information for the DWT
  resetValue: 1198529026
  fields:
  - name: ARCHPART
    description: Defines the architecture of the component
    access: read-only
    bitOffset: 0
    bitWidth: 12
  - name: ARCHVER
    description: Defines the architecture version of the component
    access: read-only
    bitOffset: 12
    bitWidth: 4
  - name: REVISION
    description: Defines the architecture revision of the component
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: PRESENT
    description: Defines that the DEVARCH register is present
    access: read-only
    bitOffset: 20
    bitWidth: 1
  - name: ARCHITECT
    description: Defines the architect of the component. Bits [31:28] are the JEP106
      continuation code (JEP106 bank ID, minus 1) and bits [27:21] are the JEP106
      ID code.
    access: read-only
    bitOffset: 21
    bitWidth: 11
  present_when: variant == 'RP2350'
  addressOffset: 8124
- name: DWT_DEVTYPE
  description: Provides CoreSight discovery information for the DWT
  resetValue: 0
  fields:
  - name: MAJOR
    description: Component major type
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: SUB
    description: Component sub-type
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 8140
- name: DWT_EXCCNT
  description: Counts the total cycles spent in exception processing
  resetValue: 0
  fields:
  - name: EXCCNT
    description: 'Counts one on each cycle when all of the following are true: - DWT_CTRL.EXCEVTENA
      == 1 and DEMCR.TRCENA == 1. - No instruction is executed, see DWT_CPICNT. -
      An exception-entry or exception-exit related operation is in progress. - Either
      SecureNoninvasiveDebugAllowed() == TRUE, or NS-Req for the operation is set
      to Non-secure and NoninvasiveDebugAllowed() == TRUE.'
    access: read-write
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 4108
- name: DWT_FOLDCNT
  description: Increments on the additional cycles required to execute all load or
    store instructions
  resetValue: 0
  fields:
  - name: FOLDCNT
    description: 'Counts on each cycle when all of the following are true: - DWT_CTRL.FOLDEVTENA
      == 1 and DEMCR.TRCENA == 1. - At least two instructions are executed, see DWT_CPICNT.
      - Either SecureNoninvasiveDebugAllowed() == TRUE, or the PE is in Non-secure
      state and NoninvasiveDebugAllowed() == TRUE. The counter is incremented by the
      number of instructions executed, minus one'
    access: read-write
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 4120
- name: DWT_FUNCTION0
  description: Controls the operation of watchpoint comparator 0
  resetValue: 1476395008
  fields:
  - name: MATCH
    description: Controls the type of match generated by this comparator
    access: read-write
    bitOffset: 0
    bitWidth: 4
  - name: ACTION
    description: Defines the action on a match. This field is ignored and the comparator
      generates no actions if it is disabled by MATCH
    access: read-write
    bitOffset: 4
    bitWidth: 2
  - name: DATAVSIZE
    description: Defines the size of the object being watched for by Data Value and
      Data Address comparators
    access: read-write
    bitOffset: 10
    bitWidth: 2
  - name: MATCHED
    description: Set to 1 when the comparator matches
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: ID
    description: Identifies the capabilities for MATCH for comparator *n
    access: read-only
    bitOffset: 27
    bitWidth: 5
  present_when: variant == 'RP2350'
  addressOffset: 4136
- name: DWT_FUNCTION1
  description: Controls the operation of watchpoint comparator 1
  resetValue: 2298480680
  fields:
  - name: MATCH
    description: Controls the type of match generated by this comparator
    access: read-write
    bitOffset: 0
    bitWidth: 4
  - name: ACTION
    description: Defines the action on a match. This field is ignored and the comparator
      generates no actions if it is disabled by MATCH
    access: read-write
    bitOffset: 4
    bitWidth: 2
  - name: DATAVSIZE
    description: Defines the size of the object being watched for by Data Value and
      Data Address comparators
    access: read-write
    bitOffset: 10
    bitWidth: 2
  - name: MATCHED
    description: Set to 1 when the comparator matches
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: ID
    description: Identifies the capabilities for MATCH for comparator *n
    access: read-only
    bitOffset: 27
    bitWidth: 5
  present_when: variant == 'RP2350'
  addressOffset: 4152
- name: DWT_FUNCTION2
  description: Controls the operation of watchpoint comparator 2
  resetValue: 1342177280
  fields:
  - name: MATCH
    description: Controls the type of match generated by this comparator
    access: read-write
    bitOffset: 0
    bitWidth: 4
  - name: ACTION
    description: Defines the action on a match. This field is ignored and the comparator
      generates no actions if it is disabled by MATCH
    access: read-write
    bitOffset: 4
    bitWidth: 2
  - name: DATAVSIZE
    description: Defines the size of the object being watched for by Data Value and
      Data Address comparators
    access: read-write
    bitOffset: 10
    bitWidth: 2
  - name: MATCHED
    description: Set to 1 when the comparator matches
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: ID
    description: Identifies the capabilities for MATCH for comparator *n
    access: read-only
    bitOffset: 27
    bitWidth: 5
  present_when: variant == 'RP2350'
  addressOffset: 4168
- name: DWT_FUNCTION3
  description: Controls the operation of watchpoint comparator 3
  resetValue: 536872960
  fields:
  - name: MATCH
    description: Controls the type of match generated by this comparator
    access: read-write
    bitOffset: 0
    bitWidth: 4
  - name: ACTION
    description: Defines the action on a match. This field is ignored and the comparator
      generates no actions if it is disabled by MATCH
    access: read-write
    bitOffset: 4
    bitWidth: 2
  - name: DATAVSIZE
    description: Defines the size of the object being watched for by Data Value and
      Data Address comparators
    access: read-write
    bitOffset: 10
    bitWidth: 2
  - name: MATCHED
    description: Set to 1 when the comparator matches
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: ID
    description: Identifies the capabilities for MATCH for comparator *n
    access: read-only
    bitOffset: 27
    bitWidth: 5
  present_when: variant == 'RP2350'
  addressOffset: 4184
- name: DWT_LSUCNT
  description: Increments on the additional cycles required to execute all load or
    store instructions
  resetValue: 0
  fields:
  - name: LSUCNT
    description: 'Counts one on each cycle when all of the following are true: - DWT_CTRL.LSUEVTENA
      == 1 and DEMCR.TRCENA == 1. - No instruction is executed, see DWT_CPICNT. -
      No exception-entry or exception-exit operation is in progress, see DWT_EXCCNT.
      - A load-store operation is in progress. - Either SecureNoninvasiveDebugAllowed()
      == TRUE, or NS-Req for the operation is set to Non-secure and NoninvasiveDebugAllowed()
      == TRUE.'
    access: read-write
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 4116
- name: DWT_PIDR0
  description: Provides CoreSight discovery information for the DWT
  resetValue: 33
  fields:
  - name: PART_0
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 8160
- name: DWT_PIDR1
  description: Provides CoreSight discovery information for the DWT
  resetValue: 189
  fields:
  - name: PART_1
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: DES_0
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 8164
- name: DWT_PIDR2
  description: Provides CoreSight discovery information for the DWT
  resetValue: 11
  fields:
  - name: DES_1
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 3
  - name: JEDEC
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 3
    bitWidth: 1
  - name: REVISION
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 8168
- name: DWT_PIDR3
  description: Provides CoreSight discovery information for the DWT
  resetValue: 0
  fields:
  - name: CMOD
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: REVAND
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 8172
- name: DWT_PIDR4
  description: Provides CoreSight discovery information for the DWT
  resetValue: 4
  fields:
  - name: DES_2
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: SIZE
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 8144
- name: DWT_PIDR5
  description: Provides CoreSight discovery information for the DWT
  resetValue: 0
  fields:
  - name: DWT_PIDR5
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 8148
- name: DWT_PIDR6
  description: Provides CoreSight discovery information for the DWT
  resetValue: 0
  fields:
  - name: DWT_PIDR6
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 8152
- name: DWT_PIDR7
  description: Provides CoreSight discovery information for the DWT
  resetValue: 0
  fields:
  - name: DWT_PIDR7
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 8156
- name: FPCAR
  description: Holds the location of the unpopulated floating-point register space
    allocated on an exception stack frame
  resetValue: 0
  fields:
  - name: ADDRESS
    description: The location of the unpopulated floating-point register space allocated
      on an exception stack frame
    access: read-write
    bitOffset: 3
    bitWidth: 29
  present_when: variant == 'RP2350'
  addressOffset: 61240
- name: FPCCR
  description: Holds control data for the Floating-point extension
  resetValue: 536872050
  fields:
  - name: LSPACT
    description: Indicates whether lazy preservation of the floating-point state is
      active
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: USER
    description: Indicates the privilege level of the software executing when the
      PE allocated the floating-point stack frame
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: S
    description: Security status of the floating-point context. This bit is only present
      in the Secure version of the register, and behaves as RAZ/WI when accessed from
      the Non-secure state. This bit is updated whenever lazy state preservation is
      activated, or when a floating-point instruction is executed
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: THREAD
    description: Indicates the PE mode when it allocated the floating-point stack
      frame
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: HFRDY
    description: Indicates whether the software executing when the PE allocated the
      floating-point stack frame was able to set the HardFault exception to pending
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: MMRDY
    description: Indicates whether the software executing when the PE allocated the
      floating-point stack frame was able to set the MemManage exception to pending
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: BFRDY
    description: Indicates whether the software executing when the PE allocated the
      floating-point stack frame was able to set the BusFault exception to pending
    access: read-write
    bitOffset: 6
    bitWidth: 1
  - name: SFRDY
    description: Indicates whether the software executing when the PE allocated the
      floating-point stack frame was able to set the SecureFault exception to pending.
      This bit is only present in the Secure version of the register, and behaves
      as RAZ/WI when accessed from the Non-secure state
    access: read-write
    bitOffset: 7
    bitWidth: 1
  - name: MONRDY
    description: Indicates whether the software executing when the PE allocated the
      floating-point stack frame was able to set the DebugMonitor exception to pending
    access: read-write
    bitOffset: 8
    bitWidth: 1
  - name: SPLIMVIOL
    description: This bit is banked between the Security states and indicates whether
      the floating-point context violates the stack pointer limit that was active
      when lazy state preservation was activated. SPLIMVIOL modifies the lazy floating-point
      state preservation behavior
    access: read-write
    bitOffset: 9
    bitWidth: 1
  - name: UFRDY
    description: Indicates whether the software executing when the PE allocated the
      floating-point stack frame was able to set the UsageFault exception to pending
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: TS
    description: Treat floating-point registers as Secure enable
    access: read-write
    bitOffset: 26
    bitWidth: 1
  - name: CLRONRETS
    description: This bit controls whether the CLRONRET bit is writeable from the
      Non-secure state
    access: read-write
    bitOffset: 27
    bitWidth: 1
  - name: CLRONRET
    description: Clear floating-point caller saved registers on exception return
    access: read-write
    bitOffset: 28
    bitWidth: 1
  - name: LSPENS
    description: This bit controls whether the LSPEN bit is writeable from the Non-secure
      state
    access: read-write
    bitOffset: 29
    bitWidth: 1
  - name: LSPEN
    description: Enables lazy context save of floating-point state
    access: read-write
    bitOffset: 30
    bitWidth: 1
  - name: ASPEN
    description: When this bit is set to 1, execution of a floating-point instruction
      sets the CONTROL.FPCA bit to 1
    access: read-write
    bitOffset: 31
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 61236
- name: FPDSCR
  description: Holds the default values for the floating-point status control data
    that the PE assigns to the FPSCR when it creates a new floating-point context
  resetValue: 0
  fields:
  - name: RMODE
    description: Default value for FPSCR.RMode
    access: read-write
    bitOffset: 22
    bitWidth: 2
  - name: FZ
    description: Default value for FPSCR.FZ
    access: read-write
    bitOffset: 24
    bitWidth: 1
  - name: DN
    description: Default value for FPSCR.DN
    access: read-write
    bitOffset: 25
    bitWidth: 1
  - name: AHP
    description: Default value for FPSCR.AHP
    access: read-write
    bitOffset: 26
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 61244
- name: FP_CIDR0
  description: Provides CoreSight discovery information for the FP
  resetValue: 13
  fields:
  - name: PRMBL_0
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 12272
- name: FP_CIDR1
  description: Provides CoreSight discovery information for the FP
  resetValue: 144
  fields:
  - name: PRMBL_1
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: CLASS
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 12276
- name: FP_CIDR2
  description: Provides CoreSight discovery information for the FP
  resetValue: 5
  fields:
  - name: PRMBL_2
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 12280
- name: FP_CIDR3
  description: Provides CoreSight discovery information for the FP
  resetValue: 177
  fields:
  - name: PRMBL_3
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 12284
- name: FP_COMP0
  description: Holds an address for comparison. The effect of the match depends on
    the configuration of the FPB and whether the comparator is an instruction address
    comparator or a literal address comparator
  resetValue: 0
  fields:
  - name: BE
    description: Selects between flashpatch and breakpoint functionality
    access: read-write
    bitOffset: 0
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 8200
- name: FP_COMP1
  description: Holds an address for comparison. The effect of the match depends on
    the configuration of the FPB and whether the comparator is an instruction address
    comparator or a literal address comparator
  resetValue: 0
  fields:
  - name: BE
    description: Selects between flashpatch and breakpoint functionality
    access: read-write
    bitOffset: 0
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 8204
- name: FP_COMP2
  description: Holds an address for comparison. The effect of the match depends on
    the configuration of the FPB and whether the comparator is an instruction address
    comparator or a literal address comparator
  resetValue: 0
  fields:
  - name: BE
    description: Selects between flashpatch and breakpoint functionality
    access: read-write
    bitOffset: 0
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 8208
- name: FP_COMP3
  description: Holds an address for comparison. The effect of the match depends on
    the configuration of the FPB and whether the comparator is an instruction address
    comparator or a literal address comparator
  resetValue: 0
  fields:
  - name: BE
    description: Selects between flashpatch and breakpoint functionality
    access: read-write
    bitOffset: 0
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 8212
- name: FP_COMP4
  description: Holds an address for comparison. The effect of the match depends on
    the configuration of the FPB and whether the comparator is an instruction address
    comparator or a literal address comparator
  resetValue: 0
  fields:
  - name: BE
    description: Selects between flashpatch and breakpoint functionality
    access: read-write
    bitOffset: 0
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 8216
- name: FP_COMP5
  description: Holds an address for comparison. The effect of the match depends on
    the configuration of the FPB and whether the comparator is an instruction address
    comparator or a literal address comparator
  resetValue: 0
  fields:
  - name: BE
    description: Selects between flashpatch and breakpoint functionality
    access: read-write
    bitOffset: 0
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 8220
- name: FP_COMP6
  description: Holds an address for comparison. The effect of the match depends on
    the configuration of the FPB and whether the comparator is an instruction address
    comparator or a literal address comparator
  resetValue: 0
  fields:
  - name: BE
    description: Selects between flashpatch and breakpoint functionality
    access: read-write
    bitOffset: 0
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 8224
- name: FP_COMP7
  description: Holds an address for comparison. The effect of the match depends on
    the configuration of the FPB and whether the comparator is an instruction address
    comparator or a literal address comparator
  resetValue: 0
  fields:
  - name: BE
    description: Selects between flashpatch and breakpoint functionality
    access: read-write
    bitOffset: 0
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 8228
- name: FP_CTRL
  description: Provides FPB implementation information, and the global enable for
    the FPB unit
  resetValue: 1610634624
  fields:
  - name: ENABLE
    description: Enables the FPB
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: KEY
    description: Writes to the FP_CTRL are ignored unless KEY is concurrently written
      to one
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: NUM_CODE_7_4_
    description: Indicates the number of implemented instruction address comparators.
      Zero indicates no Instruction Address comparators are implemented. The Instruction
      Address comparators are numbered from 0 to NUM_CODE - 1
    access: read-only
    bitOffset: 4
    bitWidth: 4
  - name: NUM_LIT
    description: Indicates the number of implemented literal address comparators.
      The Literal Address comparators are numbered from NUM_CODE to NUM_CODE + NUM_LIT
      - 1
    access: read-only
    bitOffset: 8
    bitWidth: 4
  - name: NUM_CODE_14_12_
    description: Indicates the number of implemented instruction address comparators.
      Zero indicates no Instruction Address comparators are implemented. The Instruction
      Address comparators are numbered from 0 to NUM_CODE - 1
    access: read-only
    bitOffset: 12
    bitWidth: 3
  - name: REV
    description: Flash Patch and Breakpoint Unit architecture revision
    access: read-only
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 8192
- name: FP_DEVARCH
  description: Provides CoreSight discovery information for the FPB
  resetValue: 1198529027
  fields:
  - name: ARCHPART
    description: Defines the architecture of the component
    access: read-only
    bitOffset: 0
    bitWidth: 12
  - name: ARCHVER
    description: Defines the architecture version of the component
    access: read-only
    bitOffset: 12
    bitWidth: 4
  - name: REVISION
    description: Defines the architecture revision of the component
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: PRESENT
    description: Defines that the DEVARCH register is present
    access: read-only
    bitOffset: 20
    bitWidth: 1
  - name: ARCHITECT
    description: Defines the architect of the component. Bits [31:28] are the JEP106
      continuation code (JEP106 bank ID, minus 1) and bits [27:21] are the JEP106
      ID code.
    access: read-only
    bitOffset: 21
    bitWidth: 11
  present_when: variant == 'RP2350'
  addressOffset: 12220
- name: FP_DEVTYPE
  description: Provides CoreSight discovery information for the FPB
  resetValue: 0
  fields:
  - name: MAJOR
    description: Component major type
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: SUB
    description: Component sub-type
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 12236
- name: FP_PIDR0
  description: Provides CoreSight discovery information for the FP
  resetValue: 33
  fields:
  - name: PART_0
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 12256
- name: FP_PIDR1
  description: Provides CoreSight discovery information for the FP
  resetValue: 189
  fields:
  - name: PART_1
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: DES_0
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 12260
- name: FP_PIDR2
  description: Provides CoreSight discovery information for the FP
  resetValue: 11
  fields:
  - name: DES_1
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 3
  - name: JEDEC
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 3
    bitWidth: 1
  - name: REVISION
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 12264
- name: FP_PIDR3
  description: Provides CoreSight discovery information for the FP
  resetValue: 0
  fields:
  - name: CMOD
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: REVAND
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 12268
- name: FP_PIDR4
  description: Provides CoreSight discovery information for the FP
  resetValue: 4
  fields:
  - name: DES_2
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: SIZE
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 12240
- name: FP_PIDR5
  description: Provides CoreSight discovery information for the FP
  resetValue: 0
  fields:
  - name: FP_PIDR5
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 12244
- name: FP_PIDR6
  description: Provides CoreSight discovery information for the FP
  resetValue: 0
  fields:
  - name: FP_PIDR6
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 12248
- name: FP_PIDR7
  description: Provides CoreSight discovery information for the FP
  resetValue: 0
  fields:
  - name: FP_PIDR7
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 12252
- name: FP_REMAP
  description: Indicates whether the implementation supports Flash Patch remap and,
    if it does, holds the target address for remap
  resetValue: 0
  fields:
  - name: REMAP
    description: Holds the bits[28:5] of the Flash Patch remap address
    access: read-only
    bitOffset: 5
    bitWidth: 24
  - name: RMPSPT
    description: Indicates whether the FPB unit supports the Flash Patch remap function
    access: read-only
    bitOffset: 29
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 8196
- name: HFSR
  description: Shows the cause of any HardFaults
  resetValue: 0
  fields:
  - name: VECTTBL
    description: Indicates when a fault has occurred because of a vector table read
      error on exception processing
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: FORCED
    description: Indicates that a fault with configurable priority has been escalated
      to a HardFault exception, because it could not be made active, because of priority,
      or because it was disabled
    access: read-write
    bitOffset: 30
    bitWidth: 1
  - name: DEBUGEVT
    description: Indicates when a Debug event has occurred
    access: read-write
    bitOffset: 31
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 60716
- name: ICTR
  description: Provides information about the interrupt controller
  resetValue: 1
  fields:
  - name: INTLINESNUM
    description: "Indicates the number of the highest implemented register in each\
      \ of the NVIC control register sets, or in the case of NVIC_IPR*n, 4\xD7INTLINESNUM"
    access: read-only
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 57348
- name: ID_AFR0
  description: Provides information about the IMPLEMENTATION DEFINED features of the
    PE
  resetValue: 0
  fields:
  - name: IMPDEF0
    description: IMPLEMENTATION DEFINED meaning
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: IMPDEF1
    description: IMPLEMENTATION DEFINED meaning
    access: read-only
    bitOffset: 4
    bitWidth: 4
  - name: IMPDEF2
    description: IMPLEMENTATION DEFINED meaning
    access: read-only
    bitOffset: 8
    bitWidth: 4
  - name: IMPDEF3
    description: IMPLEMENTATION DEFINED meaning
    access: read-only
    bitOffset: 12
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 60748
- name: ID_DFR0
  description: Provides top level information about the debug system
  resetValue: 2097152
  fields:
  - name: MPROFDBG
    description: Indicates the supported M-profile debug architecture
    access: read-only
    bitOffset: 20
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 60744
- name: ID_ISAR0
  description: Provides information about the instruction set implemented by the PE
  resetValue: 134816512
  fields:
  - name: BITCOUNT
    description: Indicates the supported bit count instructions
    access: read-only
    bitOffset: 4
    bitWidth: 4
  - name: BITFIELD
    description: Indicates the supported bit field instructions
    access: read-only
    bitOffset: 8
    bitWidth: 4
  - name: CMPBRANCH
    description: Indicates the supported combined Compare and Branch instructions
    access: read-only
    bitOffset: 12
    bitWidth: 4
  - name: COPROC
    description: Indicates the supported Coprocessor instructions
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: DEBUG
    description: Indicates the implemented Debug instructions
    access: read-only
    bitOffset: 20
    bitWidth: 4
  - name: DIVIDE
    description: Indicates the supported Divide instructions
    access: read-only
    bitOffset: 24
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 60768
- name: ID_ISAR1
  description: Provides information about the instruction set implemented by the PE
  resetValue: 91377664
  fields:
  - name: EXTEND
    description: Indicates the implemented Extend instructions
    access: read-only
    bitOffset: 12
    bitWidth: 4
  - name: IFTHEN
    description: Indicates the implemented If-Then instructions
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: IMMEDIATE
    description: Indicates the implemented for data-processing instructions with long
      immediates
    access: read-only
    bitOffset: 20
    bitWidth: 4
  - name: INTERWORK
    description: Indicates the implemented Interworking instructions
    access: read-only
    bitOffset: 24
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 60772
- name: ID_ISAR2
  description: Provides information about the instruction set implemented by the PE
  resetValue: 806827046
  fields:
  - name: LOADSTORE
    description: Indicates the implemented additional load/store instructions
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: MEMHINT
    description: Indicates the implemented Memory Hint instructions
    access: read-only
    bitOffset: 4
    bitWidth: 4
  - name: MULTIACCESSINT
    description: Indicates the support for interruptible multi-access instructions
    access: read-only
    bitOffset: 8
    bitWidth: 4
  - name: MULT
    description: Indicates the implemented additional Multiply instructions
    access: read-only
    bitOffset: 12
    bitWidth: 4
  - name: MULTS
    description: Indicates the implemented advanced signed Multiply instructions
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: MULTU
    description: Indicates the implemented advanced unsigned Multiply instructions
    access: read-only
    bitOffset: 20
    bitWidth: 4
  - name: REVERSAL
    description: Indicates the implemented Reversal instructions
    access: read-only
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 60776
- name: ID_ISAR3
  description: Provides information about the instruction set implemented by the PE
  resetValue: 126441257
  fields:
  - name: SATURATE
    description: Indicates the implemented saturating instructions
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: SIMD
    description: Indicates the implemented SIMD instructions
    access: read-only
    bitOffset: 4
    bitWidth: 4
  - name: SVC
    description: Indicates the implemented SVC instructions
    access: read-only
    bitOffset: 8
    bitWidth: 4
  - name: SYNCHPRIM
    description: Used in conjunction with ID_ISAR4.SynchPrim_frac to indicate the
      implemented Synchronization Primitive instructions
    access: read-only
    bitOffset: 12
    bitWidth: 4
  - name: TABBRANCH
    description: Indicates the implemented Table Branch instructions
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: T32COPY
    description: Indicates the support for T32 non flag-setting MOV instructions
    access: read-only
    bitOffset: 20
    bitWidth: 4
  - name: TRUENOP
    description: Indicates the implemented true NOP instructions
    access: read-only
    bitOffset: 24
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 60780
- name: ID_ISAR4
  description: Provides information about the instruction set implemented by the PE
  resetValue: 19988786
  fields:
  - name: UNPRIV
    description: Indicates the implemented unprivileged instructions
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: WITHSHIFTS
    description: Indicates the support for writeback addressing modes
    access: read-only
    bitOffset: 4
    bitWidth: 4
  - name: WRITEBACK
    description: Indicates the support for writeback addressing modes
    access: read-only
    bitOffset: 8
    bitWidth: 4
  - name: BARRIER
    description: Indicates the implemented Barrier instructions
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: SYNCPRIM_FRAC
    description: Used in conjunction with ID_ISAR3.SynchPrim to indicate the implemented
      Synchronization Primitive instructions
    access: read-only
    bitOffset: 20
    bitWidth: 4
  - name: PSR_M
    description: Indicates the implemented M profile instructions to modify the PSRs
    access: read-only
    bitOffset: 24
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 60784
- name: ID_ISAR5
  description: Provides information about the instruction set implemented by the PE
  resetValue: 0
  fields:
  - name: ID_ISAR5
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 60788
- name: ID_MMFR0
  description: Provides information about the implemented memory model and memory
    management support
  resetValue: 1056576
  fields:
  - name: PMSA
    description: Indicates support for the protected memory system architecture (PMSA)
    access: read-only
    bitOffset: 4
    bitWidth: 4
  - name: OUTERSHR
    description: Indicates the outermost shareability domain implemented
    access: read-only
    bitOffset: 8
    bitWidth: 4
  - name: SHARELVL
    description: Indicates the number of shareability levels implemented
    access: read-only
    bitOffset: 12
    bitWidth: 4
  - name: TCM
    description: Indicates support for tightly coupled memories (TCMs)
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: AUXREG
    description: Indicates support for Auxiliary Control Registers
    access: read-only
    bitOffset: 20
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 60752
- name: ID_MMFR1
  description: Provides information about the implemented memory model and memory
    management support
  resetValue: 0
  fields:
  - name: ID_MMFR1
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 60756
- name: ID_MMFR2
  description: Provides information about the implemented memory model and memory
    management support
  resetValue: 16777216
  fields:
  - name: WFISTALL
    description: Indicates the support for Wait For Interrupt (WFI) stalling
    access: read-only
    bitOffset: 24
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 60760
- name: ID_MMFR3
  description: Provides information about the implemented memory model and memory
    management support
  resetValue: 0
  fields:
  - name: CMAINTVA
    description: Indicates the supported cache maintenance operations by address
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: CMAINTSW
    description: Indicates the supported cache maintenance operations by set/way
    access: read-only
    bitOffset: 4
    bitWidth: 4
  - name: BPMAINT
    description: Indicates the supported branch predictor maintenance
    access: read-only
    bitOffset: 8
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 60764
- name: ID_PFR0
  description: Gives top-level information about the instruction set supported by
    the PE
  resetValue: 48
  fields:
  - name: STATE0
    description: A32 instruction set support
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: STATE1
    description: T32 instruction set support
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 60736
- name: ID_PFR1
  description: Gives information about the programmers' model and Extensions support
  resetValue: 1312
  fields:
  - name: SECURITY
    description: Identifies whether the Security Extension is implemented
    access: read-only
    bitOffset: 4
    bitWidth: 4
  - name: MPROGMOD
    description: Identifies support for the M-Profile programmers' model support
    access: read-only
    bitOffset: 8
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 60740
- name: INT_ATREADY
  description: 'Integration Mode: Read ATB Ready'
  resetValue: 0
  fields:
  - name: ATREADY
    description: A read of this bit returns the value of ATREADY
    access: read-only
    bitOffset: 0
    bitWidth: 1
  - name: AFVALID
    description: A read of this bit returns the value of AFVALID
    access: read-only
    bitOffset: 1
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 3824
- name: INT_ATVALID
  description: 'Integration Mode: Write ATB Valid'
  resetValue: 0
  fields:
  - name: ATREADY
    description: A write to this bit gives the value of ATVALID
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: AFREADY
    description: A write to this bit gives the value of AFREADY
    access: read-write
    bitOffset: 1
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 3832
- name: ITCHIN
  description: Integration Test Channel Input register
  resetValue: 0
  fields:
  - name: CTCHIN
    description: Reads the value of the ctichin inputs.
    access: read-only
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 274164
- name: ITCHOUT
  description: Integration Test Channel Output register
  resetValue: 0
  fields:
  - name: CTCHOUT
    description: Sets the value of the ctichout outputs
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 274148
- name: ITCTRL
  description: Integration Mode Control register
  resetValue: 0
  fields:
  - name: IME
    description: Integration Mode Enable
    access: read-write
    bitOffset: 0
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 274176
- name: ITM_CIDR0
  description: Provides CoreSight discovery information for the ITM
  resetValue: 13
  fields:
  - name: PRMBL_0
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 4080
- name: ITM_CIDR1
  description: Provides CoreSight discovery information for the ITM
  resetValue: 144
  fields:
  - name: PRMBL_1
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: CLASS
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 4084
- name: ITM_CIDR2
  description: Provides CoreSight discovery information for the ITM
  resetValue: 5
  fields:
  - name: PRMBL_2
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 4088
- name: ITM_CIDR3
  description: Provides CoreSight discovery information for the ITM
  resetValue: 177
  fields:
  - name: PRMBL_3
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 4092
- name: ITM_DEVARCH
  description: Provides CoreSight discovery information for the ITM
  resetValue: 1198529025
  fields:
  - name: ARCHPART
    description: Defines the architecture of the component
    access: read-only
    bitOffset: 0
    bitWidth: 12
  - name: ARCHVER
    description: Defines the architecture version of the component
    access: read-only
    bitOffset: 12
    bitWidth: 4
  - name: REVISION
    description: Defines the architecture revision of the component
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: PRESENT
    description: Defines that the DEVARCH register is present
    access: read-only
    bitOffset: 20
    bitWidth: 1
  - name: ARCHITECT
    description: Defines the architect of the component. Bits [31:28] are the JEP106
      continuation code (JEP106 bank ID, minus 1) and bits [27:21] are the JEP106
      ID code.
    access: read-only
    bitOffset: 21
    bitWidth: 11
  present_when: variant == 'RP2350'
  addressOffset: 4028
- name: ITM_DEVTYPE
  description: Provides CoreSight discovery information for the ITM
  resetValue: 67
  fields:
  - name: MAJOR
    description: Component major type
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: SUB
    description: Component sub-type
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 4044
- name: ITM_ITCTRL
  description: Integration Mode Control Register
  resetValue: 0
  fields:
  - name: IME
    description: 'Integration mode enable bit - The possible values are:  0 - The
      trace unit is not in integration mode. 1 - The trace unit is in integration
      mode. This mode enables: A debug agent to perform topology detection. SoC test
      software to perform integration testing.'
    access: read-write
    bitOffset: 0
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 3840
- name: ITM_PIDR0
  description: Provides CoreSight discovery information for the ITM
  resetValue: 33
  fields:
  - name: PART_0
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 4064
- name: ITM_PIDR1
  description: Provides CoreSight discovery information for the ITM
  resetValue: 189
  fields:
  - name: PART_1
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: DES_0
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 4068
- name: ITM_PIDR2
  description: Provides CoreSight discovery information for the ITM
  resetValue: 11
  fields:
  - name: DES_1
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 3
  - name: JEDEC
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 3
    bitWidth: 1
  - name: REVISION
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 4072
- name: ITM_PIDR3
  description: Provides CoreSight discovery information for the ITM
  resetValue: 0
  fields:
  - name: CMOD
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: REVAND
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 4076
- name: ITM_PIDR4
  description: Provides CoreSight discovery information for the ITM
  resetValue: 4
  fields:
  - name: DES_2
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: SIZE
    description: See CoreSight Architecture Specification
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 4048
- name: ITM_PIDR5
  description: Provides CoreSight discovery information for the ITM
  resetValue: 0
  fields:
  - name: ITM_PIDR5
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 4052
- name: ITM_PIDR6
  description: Provides CoreSight discovery information for the ITM
  resetValue: 0
  fields:
  - name: ITM_PIDR6
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 4056
- name: ITM_PIDR7
  description: Provides CoreSight discovery information for the ITM
  resetValue: 0
  fields:
  - name: ITM_PIDR7
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 4060
- name: ITM_STIM0
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 0
- name: ITM_STIM1
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 4
- name: ITM_STIM10
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 40
- name: ITM_STIM11
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 44
- name: ITM_STIM12
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 48
- name: ITM_STIM13
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 52
- name: ITM_STIM14
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 56
- name: ITM_STIM15
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 60
- name: ITM_STIM16
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 64
- name: ITM_STIM17
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 68
- name: ITM_STIM18
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 72
- name: ITM_STIM19
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 76
- name: ITM_STIM2
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 8
- name: ITM_STIM20
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 80
- name: ITM_STIM21
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 84
- name: ITM_STIM22
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 88
- name: ITM_STIM23
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 92
- name: ITM_STIM24
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 96
- name: ITM_STIM25
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 100
- name: ITM_STIM26
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 104
- name: ITM_STIM27
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 108
- name: ITM_STIM28
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 112
- name: ITM_STIM29
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 116
- name: ITM_STIM3
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 12
- name: ITM_STIM30
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 120
- name: ITM_STIM31
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 124
- name: ITM_STIM4
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 16
- name: ITM_STIM5
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 20
- name: ITM_STIM6
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 24
- name: ITM_STIM7
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 28
- name: ITM_STIM8
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 32
- name: ITM_STIM9
  description: Provides the interface for generating Instrumentation packets
  resetValue: 0
  fields:
  - name: STIMULUS
    description: Data to write to the Stimulus Port FIFO, for forwarding as an Instrumentation
      packet. The size of write access determines the type of Instrumentation packet
      generated.
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 36
- name: ITM_TCR
  description: Configures and controls transfers through the ITM interface
  resetValue: 0
  fields:
  - name: ITMENA
    description: Enables the ITM
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: TSENA
    description: Enables Local timestamp generation
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: SYNCENA
    description: Enables Synchronization packet transmission for a synchronous TPIU
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: TXENA
    description: Enables forwarding of hardware event packet from the DWT unit to
      the ITM for output to the TPIU
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: SWOENA
    description: Enables asynchronous clocking of the timestamp counter
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: STALLENA
    description: Stall the PE to guarantee delivery of Data Trace packets.
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: TSPRESCALE
    description: Local timestamp prescaler, used with the trace packet reference clock
    access: read-write
    bitOffset: 8
    bitWidth: 2
  - name: GTSFREQ
    description: Defines how often the ITM generates a global timestamp, based on
      the global timestamp clock frequency, or disables generation of global timestamps
    access: read-write
    bitOffset: 10
    bitWidth: 2
  - name: TRACEBUSID
    description: Identifier for multi-source trace stream formatting. If multi-source
      trace is in use, the debugger must write a unique non-zero trace ID value to
      this field
    access: read-write
    bitOffset: 16
    bitWidth: 7
  - name: BUSY
    description: Indicates whether the ITM is currently processing events
    access: read-only
    bitOffset: 23
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 3712
- name: ITM_TER0
  description: Provide an individual enable bit for each ITM_STIM register
  resetValue: 0
  fields:
  - name: STIMENA
    description: For STIMENA[m] in ITM_TER*n, controls whether ITM_STIM(32*n + m)
      is enabled
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 3584
- name: ITM_TPR
  description: Controls which stimulus ports can be accessed by unprivileged code
  resetValue: 0
  fields:
  - name: PRIVMASK
    description: Bit mask to enable tracing on ITM stimulus ports
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 3648
- name: ITTRIGOUT
  description: Integration Test Trigger Output register
  resetValue: 0
  fields:
  - name: CTTRIGOUT
    description: Sets the value of the ctitrigout outputs
    access: read-write
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 274152
- name: MMFAR
  description: Shows the address of the memory location that caused an MPU fault
  resetValue: 0
  fields:
  - name: ADDRESS
    description: This register is updated with the address of a location that produced
      a MemManage fault. The MMFSR shows the cause of the fault, and whether this
      field is valid. This field is valid only when MMFSR.MMARVALID is set, otherwise
      it is UNKNOWN
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 60724
- name: MPU_MAIR0
  description: Along with MPU_MAIR1, provides the memory attribute encodings corresponding
    to the AttrIndex values
  resetValue: 0
  fields:
  - name: ATTR0
    description: Memory attribute encoding for MPU regions with an AttrIndex of 0
    access: read-write
    bitOffset: 0
    bitWidth: 8
  - name: ATTR1
    description: Memory attribute encoding for MPU regions with an AttrIndex of 1
    access: read-write
    bitOffset: 8
    bitWidth: 8
  - name: ATTR2
    description: Memory attribute encoding for MPU regions with an AttrIndex of 2
    access: read-write
    bitOffset: 16
    bitWidth: 8
  - name: ATTR3
    description: Memory attribute encoding for MPU regions with an AttrIndex of 3
    access: read-write
    bitOffset: 24
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 60864
- name: MPU_MAIR1
  description: Along with MPU_MAIR0, provides the memory attribute encodings corresponding
    to the AttrIndex values
  resetValue: 0
  fields:
  - name: ATTR4
    description: Memory attribute encoding for MPU regions with an AttrIndex of 4
    access: read-write
    bitOffset: 0
    bitWidth: 8
  - name: ATTR5
    description: Memory attribute encoding for MPU regions with an AttrIndex of 5
    access: read-write
    bitOffset: 8
    bitWidth: 8
  - name: ATTR6
    description: Memory attribute encoding for MPU regions with an AttrIndex of 6
    access: read-write
    bitOffset: 16
    bitWidth: 8
  - name: ATTR7
    description: Memory attribute encoding for MPU regions with an AttrIndex of 7
    access: read-write
    bitOffset: 24
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 60868
- name: MPU_RBAR_A1
  description: Provides indirect read and write access to the base address of the
    MPU region selected by MPU_RNR[7:2]:(1[1:0]) `FTSSS
  resetValue: 0
  fields:
  - name: XN
    description: Defines whether code can be executed from this region
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: AP
    description: Defines the access permissions for this region
    access: read-write
    bitOffset: 1
    bitWidth: 2
  - name: SH
    description: Defines the Shareability domain of this region for Normal memory
    access: read-write
    bitOffset: 3
    bitWidth: 2
  - name: BASE
    description: Contains bits [31:5] of the lower inclusive limit of the selected
      MPU memory region. This value is zero extended to provide the base address to
      be checked against
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 60836
- name: MPU_RBAR_A2
  description: Provides indirect read and write access to the base address of the
    MPU region selected by MPU_RNR[7:2]:(2[1:0]) `FTSSS
  resetValue: 0
  fields:
  - name: XN
    description: Defines whether code can be executed from this region
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: AP
    description: Defines the access permissions for this region
    access: read-write
    bitOffset: 1
    bitWidth: 2
  - name: SH
    description: Defines the Shareability domain of this region for Normal memory
    access: read-write
    bitOffset: 3
    bitWidth: 2
  - name: BASE
    description: Contains bits [31:5] of the lower inclusive limit of the selected
      MPU memory region. This value is zero extended to provide the base address to
      be checked against
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 60844
- name: MPU_RBAR_A3
  description: Provides indirect read and write access to the base address of the
    MPU region selected by MPU_RNR[7:2]:(3[1:0]) `FTSSS
  resetValue: 0
  fields:
  - name: XN
    description: Defines whether code can be executed from this region
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: AP
    description: Defines the access permissions for this region
    access: read-write
    bitOffset: 1
    bitWidth: 2
  - name: SH
    description: Defines the Shareability domain of this region for Normal memory
    access: read-write
    bitOffset: 3
    bitWidth: 2
  - name: BASE
    description: Contains bits [31:5] of the lower inclusive limit of the selected
      MPU memory region. This value is zero extended to provide the base address to
      be checked against
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 60852
- name: MPU_RLAR
  description: Provides indirect read and write access to the limit address of the
    currently selected MPU region `FTSSS
  resetValue: 0
  fields:
  - name: EN
    description: Region enable
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: ATTRINDX
    description: Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields
    access: read-write
    bitOffset: 1
    bitWidth: 3
  - name: LIMIT
    description: Contains bits [31:5] of the upper inclusive limit of the selected
      MPU memory region. This value is postfixed with 0x1F to provide the limit address
      to be checked against
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 60832
- name: MPU_RLAR_A1
  description: Provides indirect read and write access to the limit address of the
    currently selected MPU region selected by MPU_RNR[7:2]:(1[1:0]) `FTSSS
  resetValue: 0
  fields:
  - name: EN
    description: Region enable
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: ATTRINDX
    description: Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields
    access: read-write
    bitOffset: 1
    bitWidth: 3
  - name: LIMIT
    description: Contains bits [31:5] of the upper inclusive limit of the selected
      MPU memory region. This value is postfixed with 0x1F to provide the limit address
      to be checked against
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 60840
- name: MPU_RLAR_A2
  description: Provides indirect read and write access to the limit address of the
    currently selected MPU region selected by MPU_RNR[7:2]:(2[1:0]) `FTSSS
  resetValue: 0
  fields:
  - name: EN
    description: Region enable
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: ATTRINDX
    description: Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields
    access: read-write
    bitOffset: 1
    bitWidth: 3
  - name: LIMIT
    description: Contains bits [31:5] of the upper inclusive limit of the selected
      MPU memory region. This value is postfixed with 0x1F to provide the limit address
      to be checked against
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 60848
- name: MPU_RLAR_A3
  description: Provides indirect read and write access to the limit address of the
    currently selected MPU region selected by MPU_RNR[7:2]:(3[1:0]) `FTSSS
  resetValue: 0
  fields:
  - name: EN
    description: Region enable
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: ATTRINDX
    description: Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields
    access: read-write
    bitOffset: 1
    bitWidth: 3
  - name: LIMIT
    description: Contains bits [31:5] of the upper inclusive limit of the selected
      MPU memory region. This value is postfixed with 0x1F to provide the limit address
      to be checked against
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 60856
- name: MVFR0
  description: Describes the features provided by the Floating-point Extension
  resetValue: 1616119297
  fields:
  - name: SIMDREG
    description: Indicates size of FP register file
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: FPSP
    description: Indicates support for FP single-precision operations
    access: read-only
    bitOffset: 4
    bitWidth: 4
  - name: FPDP
    description: Indicates support for FP double-precision operations
    access: read-only
    bitOffset: 8
    bitWidth: 4
  - name: FPDIVIDE
    description: Indicates the support for FP divide operations
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: FPSQRT
    description: Indicates the support for FP square root operations
    access: read-only
    bitOffset: 20
    bitWidth: 4
  - name: FPROUND
    description: Indicates the rounding modes supported by the FP Extension
    access: read-only
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 61248
- name: MVFR1
  description: Describes the features provided by the Floating-point Extension
  resetValue: 2231369865
  fields:
  - name: FPFTZ
    description: Indicates whether subnormals are always flushed-to-zero
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: FPDNAN
    description: Indicates whether the FP hardware implementation supports NaN propagation
    access: read-only
    bitOffset: 4
    bitWidth: 4
  - name: FPHP
    description: Indicates whether the FP Extension implements half-precision FP conversion
      instructions
    access: read-only
    bitOffset: 24
    bitWidth: 4
  - name: FMAC
    description: Indicates whether the FP Extension implements the fused multiply
      accumulate instructions
    access: read-only
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 61252
- name: MVFR2
  description: Describes the features provided by the Floating-point Extension
  resetValue: 96
  fields:
  - name: FPMISC
    description: Indicates support for miscellaneous FP features
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 61256
- name: NSACR
  description: Defines the Non-secure access permissions for both the FP Extension
    and coprocessors CP0 to CP7
  resetValue: 0
  fields:
  - name: CP0
    description: Enables Non-secure access to coprocessor CP0
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: CP1
    description: Enables Non-secure access to coprocessor CP1
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: CP2
    description: Enables Non-secure access to coprocessor CP2
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: CP3
    description: Enables Non-secure access to coprocessor CP3
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: CP4
    description: Enables Non-secure access to coprocessor CP4
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: CP5
    description: Enables Non-secure access to coprocessor CP5
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: CP6
    description: Enables Non-secure access to coprocessor CP6
    access: read-write
    bitOffset: 6
    bitWidth: 1
  - name: CP7
    description: Enables Non-secure access to coprocessor CP7
    access: read-write
    bitOffset: 7
    bitWidth: 1
  - name: CP10
    description: Enables Non-secure access to the Floating-point Extension
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: CP11
    description: Enables Non-secure access to the Floating-point Extension
    access: read-write
    bitOffset: 11
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 60812
- name: NVIC_IABR0
  description: For each group of 32 interrupts, shows the active state of each interrupt
  resetValue: 0
  fields:
  - name: ACTIVE
    description: For ACTIVE[m] in NVIC_IABR*n, indicates the active state for interrupt
      32*n+m
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 58112
- name: NVIC_IABR1
  description: For each group of 32 interrupts, shows the active state of each interrupt
  resetValue: 0
  fields:
  - name: ACTIVE
    description: For ACTIVE[m] in NVIC_IABR*n, indicates the active state for interrupt
      32*n+m
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 58116
- name: NVIC_ICER0
  description: Clears or reads the enabled state of each group of 32 interrupts
  resetValue: 0
  fields:
  - name: CLRENA
    description: For CLRENA[m] in NVIC_ICER*n, indicates whether interrupt 32*n +
      m is enabled
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 57728
- name: NVIC_ICER1
  description: Clears or reads the enabled state of each group of 32 interrupts
  resetValue: 0
  fields:
  - name: CLRENA
    description: For CLRENA[m] in NVIC_ICER*n, indicates whether interrupt 32*n +
      m is enabled
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 57732
- name: NVIC_ICPR0
  description: Clears or reads the pending state of each group of 32 interrupts
  resetValue: 0
  fields:
  - name: CLRPEND
    description: For CLRPEND[m] in NVIC_ICPR*n, indicates whether interrupt 32*n +
      m is pending
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 57984
- name: NVIC_ICPR1
  description: Clears or reads the pending state of each group of 32 interrupts
  resetValue: 0
  fields:
  - name: CLRPEND
    description: For CLRPEND[m] in NVIC_ICPR*n, indicates whether interrupt 32*n +
      m is pending
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 57988
- name: NVIC_IPR10
  description: Sets or reads interrupt priorities
  resetValue: 0
  fields:
  - name: PRI_N0
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+0, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 4
    bitWidth: 4
  - name: PRI_N1
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+1, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 12
    bitWidth: 4
  - name: PRI_N2
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+2, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 20
    bitWidth: 4
  - name: PRI_N3
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+3, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 58408
- name: NVIC_IPR11
  description: Sets or reads interrupt priorities
  resetValue: 0
  fields:
  - name: PRI_N0
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+0, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 4
    bitWidth: 4
  - name: PRI_N1
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+1, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 12
    bitWidth: 4
  - name: PRI_N2
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+2, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 20
    bitWidth: 4
  - name: PRI_N3
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+3, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 58412
- name: NVIC_IPR12
  description: Sets or reads interrupt priorities
  resetValue: 0
  fields:
  - name: PRI_N0
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+0, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 4
    bitWidth: 4
  - name: PRI_N1
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+1, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 12
    bitWidth: 4
  - name: PRI_N2
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+2, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 20
    bitWidth: 4
  - name: PRI_N3
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+3, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 58416
- name: NVIC_IPR13
  description: Sets or reads interrupt priorities
  resetValue: 0
  fields:
  - name: PRI_N0
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+0, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 4
    bitWidth: 4
  - name: PRI_N1
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+1, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 12
    bitWidth: 4
  - name: PRI_N2
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+2, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 20
    bitWidth: 4
  - name: PRI_N3
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+3, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 58420
- name: NVIC_IPR14
  description: Sets or reads interrupt priorities
  resetValue: 0
  fields:
  - name: PRI_N0
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+0, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 4
    bitWidth: 4
  - name: PRI_N1
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+1, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 12
    bitWidth: 4
  - name: PRI_N2
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+2, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 20
    bitWidth: 4
  - name: PRI_N3
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+3, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 58424
- name: NVIC_IPR15
  description: Sets or reads interrupt priorities
  resetValue: 0
  fields:
  - name: PRI_N0
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+0, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 4
    bitWidth: 4
  - name: PRI_N1
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+1, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 12
    bitWidth: 4
  - name: PRI_N2
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+2, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 20
    bitWidth: 4
  - name: PRI_N3
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+3, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 58428
- name: NVIC_IPR8
  description: Sets or reads interrupt priorities
  resetValue: 0
  fields:
  - name: PRI_N0
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+0, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 4
    bitWidth: 4
  - name: PRI_N1
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+1, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 12
    bitWidth: 4
  - name: PRI_N2
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+2, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 20
    bitWidth: 4
  - name: PRI_N3
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+3, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 58400
- name: NVIC_IPR9
  description: Sets or reads interrupt priorities
  resetValue: 0
  fields:
  - name: PRI_N0
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+0, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 4
    bitWidth: 4
  - name: PRI_N1
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+1, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 12
    bitWidth: 4
  - name: PRI_N2
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+2, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 20
    bitWidth: 4
  - name: PRI_N3
    description: For register NVIC_IPRn, the priority of interrupt number 4*n+3, or
      RES0 if the PE does not implement this interrupt
    access: read-write
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 58404
- name: NVIC_ISER0
  description: Enables or reads the enabled state of each group of 32 interrupts
  resetValue: 0
  fields:
  - name: SETENA
    description: For SETENA[m] in NVIC_ISER*n, indicates whether interrupt 32*n +
      m is enabled
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 57600
- name: NVIC_ISER1
  description: Enables or reads the enabled state of each group of 32 interrupts
  resetValue: 0
  fields:
  - name: SETENA
    description: For SETENA[m] in NVIC_ISER*n, indicates whether interrupt 32*n +
      m is enabled
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 57604
- name: NVIC_ISPR0
  description: Enables or reads the pending state of each group of 32 interrupts
  resetValue: 0
  fields:
  - name: SETPEND
    description: For SETPEND[m] in NVIC_ISPR*n, indicates whether interrupt 32*n +
      m is pending
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 57856
- name: NVIC_ISPR1
  description: Enables or reads the pending state of each group of 32 interrupts
  resetValue: 0
  fields:
  - name: SETPEND
    description: For SETPEND[m] in NVIC_ISPR*n, indicates whether interrupt 32*n +
      m is pending
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 57860
- name: NVIC_ITNS0
  description: For each group of 32 interrupts, determines whether each interrupt
    targets Non-secure or Secure state
  resetValue: 0
  fields:
  - name: ITNS
    description: For ITNS[m] in NVIC_ITNS*n, `IAAMO the target Security state for
      interrupt 32*n+m
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 58240
- name: NVIC_ITNS1
  description: For each group of 32 interrupts, determines whether each interrupt
    targets Non-secure or Secure state
  resetValue: 0
  fields:
  - name: ITNS
    description: For ITNS[m] in NVIC_ITNS*n, `IAAMO the target Security state for
      interrupt 32*n+m
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 58244
- name: PIDR0
  description: CoreSight Peripheral ID0
  resetValue: 33
  fields:
  - name: PART_0
    description: Bits[7:0] of the 12-bit part number of the component. The designer
      of the component assigns this part number.
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 274400
- name: PIDR1
  description: CoreSight Peripheral ID1
  resetValue: 189
  fields:
  - name: PART_1
    description: Bits[11:8] of the 12-bit part number of the component. The designer
      of the component assigns this part number.
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: DES_0
    description: Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the
      designer of the component.
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 274404
- name: PIDR2
  description: CoreSight Peripheral ID2
  resetValue: 11
  fields:
  - name: DES_1
    description: Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the
      designer of the component.
    access: read-only
    bitOffset: 0
    bitWidth: 3
  - name: JEDEC
    description: Always 1. Indicates that the JEDEC-assigned designer ID is used.
    access: read-only
    bitOffset: 3
    bitWidth: 1
  - name: REVISION
    description: This device is at r1p0
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 274408
- name: PIDR3
  description: CoreSight Peripheral ID3
  resetValue: 0
  fields:
  - name: CMOD
    description: Customer Modified. Indicates whether the customer has modified the
      behavior of the component. In most cases, this field is 0b0000. Customers change
      this value when they make authorized modifications to this component.
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: REVAND
    description: Indicates minor errata fixes specific to the revision of the component
      being used, for example metal fixes after implementation. In most cases, this
      field is 0b0000. ARM recommends that the component designers ensure that a metal
      fix can change this field if required, for example, by driving it from registers
      that reset to 0b0000.
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 274412
- name: PIDR4
  description: CoreSight Peripheral ID4
  resetValue: 4
  fields:
  - name: DES_2
    description: Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the
      designer of the component.
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: SIZE
    description: Always 0b0000. Indicates that the device only occupies 4KB of memory
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 274384
- name: PIDR5
  description: CoreSight Peripheral ID5
  resetValue: 0
  fields:
  - name: PIDR5
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 274388
- name: PIDR6
  description: CoreSight Peripheral ID6
  resetValue: 0
  fields:
  - name: PIDR6
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 274392
- name: PIDR7
  description: CoreSight Peripheral ID7
  resetValue: 0
  fields:
  - name: PIDR7
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 274396
- name: SAU_CTRL
  description: Allows enabling of the Security Attribution Unit
  resetValue: 0
  fields:
  - name: ENABLE
    description: Enables the SAU
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: ALLNS
    description: When SAU_CTRL.ENABLE is 0 this bit controls if the memory is marked
      as Non-secure or Secure
    access: read-write
    bitOffset: 1
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 60880
- name: SAU_RBAR
  description: Provides indirect read and write access to the base address of the
    currently selected SAU region
  resetValue: 0
  fields:
  - name: BADDR
    description: Holds bits [31:5] of the base address for the selected SAU region
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 60892
- name: SAU_RLAR
  description: Provides indirect read and write access to the limit address of the
    currently selected SAU region
  resetValue: 0
  fields:
  - name: ENABLE
    description: SAU region enable
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: NSC
    description: Controls whether Non-secure state is permitted to execute an SG instruction
      from this region
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: LADDR
    description: Holds bits [31:5] of the limit address for the selected SAU region
    access: read-write
    bitOffset: 5
    bitWidth: 27
  present_when: variant == 'RP2350'
  addressOffset: 60896
- name: SAU_RNR
  description: Selects the region currently accessed by SAU_RBAR and SAU_RLAR
  resetValue: 0
  fields:
  - name: REGION
    description: Indicates the SAU region accessed by SAU_RBAR and SAU_RLAR
    access: read-write
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 60888
- name: SAU_TYPE
  description: Indicates the number of regions implemented by the Security Attribution
    Unit
  resetValue: 8
  fields:
  - name: SREGION
    description: The number of implemented SAU regions
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 60884
- name: SFAR
  description: Shows the address of the memory location that caused a Security violation
  resetValue: 0
  fields:
  - name: ADDRESS
    description: The address of an access that caused a attribution unit violation.
      This field is only valid when SFSR.SFARVALID is set. This allows the actual
      flip flops associated with this register to be shared with other fault address
      registers. If an implementation chooses to share the storage in this way, care
      must be taken to not leak Secure address information to the Non-secure state.
      One way of achieving this is to share the SFAR register with the MMFAR_S register,
      which is not accessible to the Non-secure state
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 60904
- name: SFSR
  description: Provides information about any security related faults
  resetValue: 0
  fields:
  - name: INVEP
    description: This bit is set if a function call from the Non-secure state or exception
      targets a non-SG instruction in the Secure state. This bit is also set if the
      target address is a SG instruction, but there is no matching SAU/IDAU region
      with the NSC flag set
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: INVIS
    description: This bit is set if the integrity signature in an exception stack
      frame is found to be invalid during the unstacking operation
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: INVER
    description: This can be caused by EXC_RETURN.DCRS being set to 0 when returning
      from an exception in the Non-secure state, or by EXC_RETURN.ES being set to
      1 when returning from an exception in the Non-secure state
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: AUVIOL
    description: Sticky flag indicating that an attempt was made to access parts of
      the address space that are marked as Secure with NS-Req for the transaction
      set to Non-secure. This bit is not set if the violation occurred during lazy
      state preservation. See LSPERR
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: INVTRAN
    description: Sticky flag indicating that an exception was raised due to a branch
      that was not flagged as being domain crossing causing a transition from Secure
      to Non-secure memory
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: LSPERR
    description: Stick flag indicating that an SAU or IDAU violation occurred during
      the lazy preservation of floating-point state
    access: read-write
    bitOffset: 5
    bitWidth: 1
  - name: SFARVALID
    description: This bit is set when the SFAR register contains a valid value. As
      with similar fields, such as BFSR.BFARVALID and MMFSR.MMARVALID, this bit can
      be cleared by other exceptions, such as BusFault
    access: read-write
    bitOffset: 6
    bitWidth: 1
  - name: LSERR
    description: Sticky flag indicating that an error occurred during lazy state activation
      or deactivation
    access: read-write
    bitOffset: 7
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 60900
- name: SHPR1
  description: Sets or returns priority for system handlers 4 - 7
  resetValue: 0
  fields:
  - name: PRI_4_3
    description: Priority of system handler 4, SecureFault
    access: read-write
    bitOffset: 5
    bitWidth: 3
  - name: PRI_5_3
    description: Priority of system handler 5, SecureFault
    access: read-write
    bitOffset: 13
    bitWidth: 3
  - name: PRI_6_3
    description: Priority of system handler 6, SecureFault
    access: read-write
    bitOffset: 21
    bitWidth: 3
  - name: PRI_7_3
    description: Priority of system handler 7, SecureFault
    access: read-write
    bitOffset: 29
    bitWidth: 3
  present_when: variant == 'RP2350'
  addressOffset: 60696
- name: STIR
  description: Provides a mechanism for software to generate an interrupt
  resetValue: 0
  fields:
  - name: INTID
    description: Indicates the interrupt to be pended. The value written is (ExceptionNumber
      - 16)
    access: read-write
    bitOffset: 0
    bitWidth: 9
  present_when: variant == 'RP2350'
  addressOffset: 61184
- name: TRCAUTHSTATUS
  description: Returns the level of tracing that the trace unit can support
  resetValue: 0
  fields:
  - name: NSID
    description: 'Indicates whether the trace unit supports Non-secure invasive debug:'
    access: read-only
    bitOffset: 0
    bitWidth: 2
  - name: NSNID
    description: 'Indicates whether the system enables the trace unit to support Non-secure
      non-invasive debug:'
    access: read-only
    bitOffset: 2
    bitWidth: 2
  - name: SID
    description: 'Indicates whether the trace unit supports Secure invasive debug:'
    access: read-only
    bitOffset: 4
    bitWidth: 2
  - name: SNID
    description: 'Indicates whether the system enables the trace unit to support Secure
      non-invasive debug:'
    access: read-only
    bitOffset: 6
    bitWidth: 2
  present_when: variant == 'RP2350'
  addressOffset: 270264
- name: TRCCCCTLR
  description: The TRCCCCTLR sets the threshold value for instruction trace cycle
    counting. The threshold represents the minimum interval between cycle count trace
    packets
  resetValue: 0
  fields:
  - name: THRESHOLD
    description: Instruction trace cycle count threshold
    access: read-write
    bitOffset: 0
    bitWidth: 12
  present_when: variant == 'RP2350'
  addressOffset: 266296
- name: TRCCIDR0
  description: TRCCIDR0
  resetValue: 13
  fields:
  - name: PRMBL_0
    description: reads as 0b00001101
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 270320
- name: TRCCIDR1
  description: TRCCIDR1
  resetValue: 144
  fields:
  - name: PRMBL_1
    description: reads as 0b0000
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: CLASS
    description: reads as 0b1001
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270324
- name: TRCCIDR2
  description: TRCCIDR2
  resetValue: 5
  fields:
  - name: PRMBL_2
    description: reads as 0b00000101
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 270328
- name: TRCCIDR3
  description: TRCCIDR3
  resetValue: 177
  fields:
  - name: PRMBL_3
    description: reads as 0b10110001
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 270332
- name: TRCCLAIMCLR
  description: Claim Tag Clear Register
  resetValue: 0
  fields:
  - name: CLR0
    description: 'When a write to one of these bits occurs, with the value:'
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: CLR1
    description: 'When a write to one of these bits occurs, with the value:'
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: CLR2
    description: 'When a write to one of these bits occurs, with the value:'
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: CLR3
    description: 'When a write to one of these bits occurs, with the value:'
    access: read-write
    bitOffset: 3
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 270244
- name: TRCCLAIMSET
  description: Claim Tag Set Register
  resetValue: 15
  fields:
  - name: SET0
    description: 'When a write to one of these bits occurs, with the value:'
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: SET1
    description: 'When a write to one of these bits occurs, with the value:'
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: SET2
    description: 'When a write to one of these bits occurs, with the value:'
    access: read-write
    bitOffset: 2
    bitWidth: 1
  - name: SET3
    description: 'When a write to one of these bits occurs, with the value:'
    access: read-write
    bitOffset: 3
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 270240
- name: TRCCNTRLDVR0
  description: The TRCCNTRLDVR defines the reload value for the reduced function counter
  resetValue: 0
  fields:
  - name: VALUE
    description: Defines the reload value for the counter. This value is loaded into
      the counter each time the reload event occurs
    access: read-write
    bitOffset: 0
    bitWidth: 16
  present_when: variant == 'RP2350'
  addressOffset: 266560
- name: TRCCONFIGR
  description: The TRCCONFIGR sets the basic tracing options for the trace unit
  resetValue: 0
  fields:
  - name: BB
    description: Branch broadcast mode
    access: read-write
    bitOffset: 3
    bitWidth: 1
  - name: CCI
    description: Cycle counting in instruction trace
    access: read-write
    bitOffset: 4
    bitWidth: 1
  - name: COND
    description: Conditional instruction tracing
    access: read-write
    bitOffset: 5
    bitWidth: 6
  - name: TS
    description: Global timestamp tracing
    access: read-write
    bitOffset: 11
    bitWidth: 1
  - name: RS
    description: Return stack enable
    access: read-write
    bitOffset: 12
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 266256
- name: TRCDEVARCH
  description: TRCDEVARCH
  resetValue: 1198672403
  fields:
  - name: ARCHID
    description: reads as 0b0100101000010011
    access: read-only
    bitOffset: 0
    bitWidth: 16
  - name: REVISION
    description: reads as 0b0000
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: PRESENT
    description: reads as 0b1
    access: read-only
    bitOffset: 20
    bitWidth: 1
  - name: ARCHITECT
    description: reads as 0b01000111011
    access: read-only
    bitOffset: 21
    bitWidth: 11
  present_when: variant == 'RP2350'
  addressOffset: 270268
- name: TRCDEVID
  description: TRCDEVID
  resetValue: 0
  fields:
  - name: TRCDEVID
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 270280
- name: TRCDEVTYPE
  description: TRCDEVTYPE
  resetValue: 19
  fields:
  - name: MAJOR
    description: reads as 0b0011
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: SUB
    description: reads as 0b0001
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270284
- name: TRCEVENTCTL0R
  description: The TRCEVENTCTL0R controls the tracing of events in the trace stream.
    The events also drive the ETM-Teal external outputs.
  resetValue: 0
  fields:
  - name: SEL0
    description: 'Selects the resource number, based on the value of TYPE0: When TYPE1
      is 0, selects a single selected resource from 0-15 defined by SEL0[2:0].  When
      TYPE1 is 1, selects a Boolean combined resource pair from 0-7 defined by SEL0[2:0]'
    access: read-write
    bitOffset: 0
    bitWidth: 3
  - name: TYPE0
    description: Selects the resource type for event 0
    access: read-write
    bitOffset: 7
    bitWidth: 1
  - name: SEL1
    description: 'Selects the resource number, based on the value of TYPE1: When TYPE1
      is 0, selects a single selected resource from 0-15 defined by SEL1[2:0].  When
      TYPE1 is 1, selects a Boolean combined resource pair from 0-7 defined by SEL1[2:0]'
    access: read-write
    bitOffset: 8
    bitWidth: 3
  - name: TYPE1
    description: Selects the resource type for event 1
    access: read-write
    bitOffset: 15
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 266272
- name: TRCEVENTCTL1R
  description: The TRCEVENTCTL1R controls how the events selected by TRCEVENTCTL0R
    behave
  resetValue: 0
  fields:
  - name: INSTEN0
    description: One bit per event, to enable generation of an event element in the
      instruction trace stream when the selected event occurs
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: INSTEN1
    description: One bit per event, to enable generation of an event element in the
      instruction trace stream when the selected event occurs
    access: read-write
    bitOffset: 1
    bitWidth: 1
  - name: ATB
    description: ATB enabled
    access: read-write
    bitOffset: 11
    bitWidth: 1
  - name: LPOVERRIDE
    description: Low power state behavior override
    access: read-write
    bitOffset: 12
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 266276
- name: TRCIDR0
  description: TRCIDR0
  resetValue: 671090401
  fields:
  - name: RES1
    description: Reserved, RES1
    access: read-only
    bitOffset: 0
    bitWidth: 1
  - name: INSTP0
    description: reads as `ImpDef
    access: read-only
    bitOffset: 1
    bitWidth: 2
  - name: TRCDATA
    description: reads as `ImpDef
    access: read-only
    bitOffset: 3
    bitWidth: 2
  - name: TRCBB
    description: reads as `ImpDef
    access: read-only
    bitOffset: 5
    bitWidth: 1
  - name: TRCCOND
    description: reads as `ImpDef
    access: read-only
    bitOffset: 6
    bitWidth: 1
  - name: TRCCCI
    description: reads as `ImpDef
    access: read-only
    bitOffset: 7
    bitWidth: 1
  - name: RETSTACK
    description: reads as `ImpDef
    access: read-only
    bitOffset: 9
    bitWidth: 1
  - name: NUMEVENT
    description: reads as `ImpDef
    access: read-only
    bitOffset: 10
    bitWidth: 2
  - name: CONDTYPE
    description: reads as `ImpDef
    access: read-only
    bitOffset: 12
    bitWidth: 2
  - name: QFILT
    description: reads as `ImpDef
    access: read-only
    bitOffset: 14
    bitWidth: 1
  - name: QSUPP
    description: reads as `ImpDef
    access: read-only
    bitOffset: 15
    bitWidth: 2
  - name: TRCEXDATA
    description: reads as `ImpDef
    access: read-only
    bitOffset: 17
    bitWidth: 1
  - name: TSSIZE
    description: reads as `ImpDef
    access: read-only
    bitOffset: 24
    bitWidth: 5
  - name: COMMOPT
    description: reads as `ImpDef
    access: read-only
    bitOffset: 29
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 266720
- name: TRCIDR1
  description: TRCIDR1
  resetValue: 1090581537
  fields:
  - name: REVISION
    description: reads as `ImpDef
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: TRCARCHMIN
    description: reads as 0b0000
    access: read-only
    bitOffset: 4
    bitWidth: 4
  - name: TRCARCHMAJ
    description: reads as 0b0100
    access: read-only
    bitOffset: 8
    bitWidth: 4
  - name: RES1
    description: Reserved, RES1
    access: read-only
    bitOffset: 12
    bitWidth: 4
  - name: DESIGNER
    description: reads as `ImpDef
    access: read-only
    bitOffset: 24
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 266724
- name: TRCIDR10
  description: TRCIDR10
  resetValue: 0
  fields:
  - name: NUMP1KEY
    description: reads as `ImpDef
    access: read-only
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 266632
- name: TRCIDR11
  description: TRCIDR11
  resetValue: 0
  fields:
  - name: NUMP1SPC
    description: reads as `ImpDef
    access: read-only
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 266636
- name: TRCIDR12
  description: TRCIDR12
  resetValue: 1
  fields:
  - name: NUMCONDKEY
    description: reads as `ImpDef
    access: read-only
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 266640
- name: TRCIDR13
  description: TRCIDR13
  resetValue: 0
  fields:
  - name: NUMCONDSPC
    description: reads as `ImpDef
    access: read-only
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 266644
- name: TRCIDR2
  description: TRCIDR2
  resetValue: 4
  fields:
  - name: IASIZE
    description: reads as `ImpDef
    access: read-only
    bitOffset: 0
    bitWidth: 5
  - name: CIDSIZE
    description: reads as `ImpDef
    access: read-only
    bitOffset: 5
    bitWidth: 5
  - name: VMIDSIZE
    description: reads as `ImpDef
    access: read-only
    bitOffset: 10
    bitWidth: 5
  - name: DASIZE
    description: reads as `ImpDef
    access: read-only
    bitOffset: 15
    bitWidth: 5
  - name: DVSIZE
    description: reads as `ImpDef
    access: read-only
    bitOffset: 20
    bitWidth: 5
  - name: CCSIZE
    description: reads as `ImpDef
    access: read-only
    bitOffset: 25
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 266728
- name: TRCIDR3
  description: TRCIDR3
  resetValue: 252248068
  fields:
  - name: CCITMIN
    description: reads as `ImpDef
    access: read-only
    bitOffset: 0
    bitWidth: 12
  - name: EXLEVEL_S
    description: reads as `ImpDef
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: EXLEVEL_NS
    description: reads as `ImpDef
    access: read-only
    bitOffset: 20
    bitWidth: 4
  - name: TRCERR
    description: reads as `ImpDef
    access: read-only
    bitOffset: 24
    bitWidth: 1
  - name: SYNCPR
    description: reads as `ImpDef
    access: read-only
    bitOffset: 25
    bitWidth: 1
  - name: STALLCTL
    description: reads as `ImpDef
    access: read-only
    bitOffset: 26
    bitWidth: 1
  - name: SYSSTALL
    description: reads as `ImpDef
    access: read-only
    bitOffset: 27
    bitWidth: 1
  - name: NUMPROC
    description: reads as `ImpDef
    access: read-only
    bitOffset: 28
    bitWidth: 3
  - name: NOOVERFLOW
    description: reads as `ImpDef
    access: read-only
    bitOffset: 31
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 266732
- name: TRCIDR4
  description: TRCIDR4
  resetValue: 1130496
  fields:
  - name: NUMACPAIRS
    description: reads as `ImpDef
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: NUMDVC
    description: reads as `ImpDef
    access: read-only
    bitOffset: 4
    bitWidth: 4
  - name: SUPPDAC
    description: reads as `ImpDef
    access: read-only
    bitOffset: 8
    bitWidth: 1
  - name: NUMPC
    description: reads as `ImpDef
    access: read-only
    bitOffset: 12
    bitWidth: 4
  - name: NUMRSPAIR
    description: reads as `ImpDef
    access: read-only
    bitOffset: 16
    bitWidth: 4
  - name: NUMSSCC
    description: reads as `ImpDef
    access: read-only
    bitOffset: 20
    bitWidth: 4
  - name: NUMCIDC
    description: reads as `ImpDef
    access: read-only
    bitOffset: 24
    bitWidth: 4
  - name: NUMVMIDC
    description: reads as `ImpDef
    access: read-only
    bitOffset: 28
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 266736
- name: TRCIDR5
  description: TRCIDR5
  resetValue: 2428960772
  fields:
  - name: NUMEXTIN
    description: reads as `ImpDef
    access: read-only
    bitOffset: 0
    bitWidth: 9
  - name: NUMEXTINSEL
    description: reads as `ImpDef
    access: read-only
    bitOffset: 9
    bitWidth: 3
  - name: TRACEIDSIZE
    description: reads as 0x07
    access: read-only
    bitOffset: 16
    bitWidth: 6
  - name: ATBTRIG
    description: reads as `ImpDef
    access: read-only
    bitOffset: 22
    bitWidth: 1
  - name: LPOVERRIDE
    description: reads as `ImpDef
    access: read-only
    bitOffset: 23
    bitWidth: 1
  - name: NUMSEQSTATE
    description: reads as `ImpDef
    access: read-only
    bitOffset: 25
    bitWidth: 3
  - name: NUMCNTR
    description: reads as `ImpDef
    access: read-only
    bitOffset: 28
    bitWidth: 3
  - name: REDFUNCNTR
    description: reads as `ImpDef
    access: read-only
    bitOffset: 31
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 266740
- name: TRCIDR6
  description: TRCIDR6
  resetValue: 0
  fields:
  - name: TRCIDR6
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 266744
- name: TRCIDR7
  description: TRCIDR7
  resetValue: 0
  fields:
  - name: TRCIDR7
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 266748
- name: TRCIDR8
  description: TRCIDR8
  resetValue: 0
  fields:
  - name: MAXSPEC
    description: reads as `ImpDef
    access: read-only
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 266624
- name: TRCIDR9
  description: TRCIDR9
  resetValue: 0
  fields:
  - name: NUMP0KEY
    description: reads as `ImpDef
    access: read-only
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 266628
- name: TRCIMSPEC
  description: The TRCIMSPEC shows the presence of any IMPLEMENTATION SPECIFIC features,
    and enables any features that are provided
  resetValue: 0
  fields:
  - name: SUPPORT
    description: Reserved, RES0
    access: read-only
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 266688
- name: TRCITATBIDR
  description: Trace Integration ATB Identification Register
  resetValue: 0
  fields:
  - name: ID
    description: Trace ID
    access: read-write
    bitOffset: 0
    bitWidth: 7
  present_when: variant == 'RP2350'
  addressOffset: 270052
- name: TRCITIATBINR
  description: Trace Integration Instruction ATB In Register
  resetValue: 0
  fields:
  - name: ATREADYM
    description: Integration Mode instruction ATREADYM in
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: AFVALIDM
    description: Integration Mode instruction AFVALIDM in
    access: read-write
    bitOffset: 1
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 270068
- name: TRCITIATBOUTR
  description: Trace Integration Instruction ATB Out Register
  resetValue: 0
  fields:
  - name: ATVALID
    description: Integration Mode instruction ATVALID out
    access: read-write
    bitOffset: 0
    bitWidth: 1
  - name: AFREADY
    description: Integration Mode instruction AFREADY out
    access: read-write
    bitOffset: 1
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 270076
- name: TRCPDCR
  description: Requests the system to provide power to the trace unit
  resetValue: 0
  fields:
  - name: PU
    description: 'Powerup request bit:'
    access: read-write
    bitOffset: 3
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 267024
- name: TRCPDSR
  description: 'Returns the following information about the trace unit: - OS Lock
    status.  - Core power domain status.  - Power interruption status'
  resetValue: 3
  fields:
  - name: POWER
    description: 'Power status bit:'
    access: read-only
    bitOffset: 0
    bitWidth: 1
  - name: STICKYPD
    description: 'Sticky powerdown status bit. Indicates whether the trace register
      state is valid:'
    access: read-only
    bitOffset: 1
    bitWidth: 1
  - name: OSLK
    description: 'OS Lock status bit:'
    access: read-only
    bitOffset: 5
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 267028
- name: TRCPIDR0
  description: TRCPIDR0
  resetValue: 33
  fields:
  - name: PART_0
    description: reads as `ImpDef
    access: read-only
    bitOffset: 0
    bitWidth: 8
  present_when: variant == 'RP2350'
  addressOffset: 270304
- name: TRCPIDR1
  description: TRCPIDR1
  resetValue: 189
  fields:
  - name: PART_0
    description: reads as `ImpDef
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: DES_0
    description: reads as `ImpDef
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270308
- name: TRCPIDR2
  description: TRCPIDR2
  resetValue: 43
  fields:
  - name: DES_0
    description: reads as `ImpDef
    access: read-only
    bitOffset: 0
    bitWidth: 3
  - name: JEDEC
    description: reads as 0b1
    access: read-only
    bitOffset: 3
    bitWidth: 1
  - name: REVISION
    description: reads as `ImpDef
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270312
- name: TRCPIDR3
  description: TRCPIDR3
  resetValue: 0
  fields:
  - name: CMOD
    description: reads as `ImpDef
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: REVAND
    description: reads as `ImpDef
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270316
- name: TRCPIDR4
  description: TRCPIDR4
  resetValue: 4
  fields:
  - name: DES_2
    description: reads as `ImpDef
    access: read-only
    bitOffset: 0
    bitWidth: 4
  - name: SIZE
    description: reads as `ImpDef
    access: read-only
    bitOffset: 4
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 270288
- name: TRCPIDR5
  description: TRCPIDR5
  resetValue: 0
  fields:
  - name: TRCPIDR5
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 270292
- name: TRCPIDR6
  description: TRCPIDR6
  resetValue: 0
  fields:
  - name: TRCPIDR6
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 270296
- name: TRCPIDR7
  description: TRCPIDR7
  resetValue: 0
  fields:
  - name: TRCPIDR7
    access: read-write
    bitOffset: 0
    bitWidth: 32
  present_when: variant == 'RP2350'
  addressOffset: 270300
- name: TRCPRGCTLR
  description: Programming Control Register
  resetValue: 0
  fields:
  - name: EN
    description: Trace Unit Enable
    access: read-write
    bitOffset: 0
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 266244
- name: TRCRSCTLR2
  description: The TRCRSCTLR controls the trace resources
  resetValue: 0
  fields:
  - name: SELECT
    description: Selects one or more resources from the wanted group. One bit is provided
      per resource from the group
    access: read-write
    bitOffset: 0
    bitWidth: 8
  - name: GROUP
    description: Selects a group of resource
    access: read-write
    bitOffset: 16
    bitWidth: 3
  - name: INV
    description: Inverts the selected resources
    access: read-write
    bitOffset: 20
    bitWidth: 1
  - name: PAIRINV
    description: Inverts the result of a combined pair of resources.  This bit is
      only implemented on the lower register for a pair of resource selectors
    access: read-write
    bitOffset: 21
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 266760
- name: TRCRSCTLR3
  description: The TRCRSCTLR controls the trace resources
  resetValue: 0
  fields:
  - name: SELECT
    description: Selects one or more resources from the wanted group. One bit is provided
      per resource from the group
    access: read-write
    bitOffset: 0
    bitWidth: 8
  - name: GROUP
    description: Selects a group of resource
    access: read-write
    bitOffset: 16
    bitWidth: 3
  - name: INV
    description: Inverts the selected resources
    access: read-write
    bitOffset: 20
    bitWidth: 1
  - name: PAIRINV
    description: Inverts the result of a combined pair of resources.  This bit is
      only implemented on the lower register for a pair of resource selectors
    access: read-write
    bitOffset: 21
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 266764
- name: TRCSSCSR
  description: Controls the corresponding single-shot comparator resource
  resetValue: 0
  fields:
  - name: INST
    description: Reserved, RES0
    access: read-only
    bitOffset: 0
    bitWidth: 1
  - name: DA
    description: Reserved, RES0
    access: read-only
    bitOffset: 1
    bitWidth: 1
  - name: DV
    description: Reserved, RES0
    access: read-only
    bitOffset: 2
    bitWidth: 1
  - name: PC
    description: Reserved, RES1
    access: read-only
    bitOffset: 3
    bitWidth: 1
  - name: STATUS
    description: Single-shot status bit. Indicates if any of the comparators, that
      TRCSSCCRn.SAC or TRCSSCCRn.ARC selects, have matched
    access: read-write
    bitOffset: 31
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 266912
- name: TRCSSPCICR
  description: Selects the PE comparator inputs for Single-shot control
  resetValue: 0
  fields:
  - name: PC
    description: Selects one or more PE comparator inputs for Single-shot control.  TRCIDR4.NUMPC
      defines the size of the PC field.  1 bit is provided for each implemented PE
      comparator input.  For example, if bit[1] == 1 this selects PE comparator input
      1 for Single-shot control
    access: read-write
    bitOffset: 0
    bitWidth: 4
  present_when: variant == 'RP2350'
  addressOffset: 266944
- name: TRCSTALLCTLR
  description: The TRCSTALLCTLR enables ETM-Teal to stall the processor if the ETM-Teal
    FIFO goes over the programmed level to minimize risk of overflow
  resetValue: 0
  fields:
  - name: LEVEL
    description: Threshold at which stalling becomes active. This provides four levels.
      This level can be varied to optimize the level of invasion caused by stalling,
      balanced against the risk of a FIFO overflow
    access: read-write
    bitOffset: 2
    bitWidth: 2
  - name: ISTALL
    description: Stall processor based on instruction trace buffer space
    access: read-write
    bitOffset: 8
    bitWidth: 1
  - name: INSTPRIORITY
    description: Reserved, RES0
    access: read-only
    bitOffset: 10
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 266284
- name: TRCSTATR
  description: The TRCSTATR indicates the ETM-Teal status
  resetValue: 0
  fields:
  - name: IDLE
    description: Indicates that the trace unit is inactive
    access: read-only
    bitOffset: 0
    bitWidth: 1
  - name: PMSTABLE
    description: Indicates whether the ETM-Teal registers are stable and can be read
    access: read-only
    bitOffset: 1
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 266252
- name: TRCSYNCPR
  description: The TRCSYNCPR specifies the period of trace synchronization of the
    trace streams. TRCSYNCPR defines a number of bytes of trace between requests for
    trace synchronization. This value is always a power of two
  resetValue: 10
  fields:
  - name: PERIOD
    description: 'Defines the number of bytes of trace between trace synchronization
      requests as a total of the number of bytes generated by the instruction stream.
      The number of bytes is 2N where N is the value of this field: - A value of zero
      disables these periodic trace synchronization requests, but does not disable
      other trace synchronization requests.  - The minimum value that can be programmed,
      other than zero, is 8, providing a minimum trace synchronization period of 256
      bytes.  - The maximum value is 20, providing a maximum trace synchronization
      period of 2^20 bytes'
    access: read-only
    bitOffset: 0
    bitWidth: 5
  present_when: variant == 'RP2350'
  addressOffset: 266292
- name: TRCTSCTLR
  description: The TRCTSCTLR controls the insertion of global timestamps into the
    trace stream. A timestamp is always inserted into the instruction trace stream
  resetValue: 0
  fields:
  - name: SEL0
    description: 'Selects the resource number, based on the value of TYPE0: When TYPE1
      is 0, selects a single selected resource from 0-15 defined by SEL0[2:0].  When
      TYPE1 is 1, selects a Boolean combined resource pair from 0-7 defined by SEL0[2:0]'
    access: read-write
    bitOffset: 0
    bitWidth: 2
  - name: TYPE0
    description: Selects the resource type for event 0
    access: read-write
    bitOffset: 7
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 266288
- name: TRCVICTLR
  description: The TRCVICTLR controls instruction trace filtering
  resetValue: 0
  fields:
  - name: SEL0
    description: 'Selects the resource number, based on the value of TYPE0: When TYPE1
      is 0, selects a single selected resource from 0-15 defined by SEL0[2:0].  When
      TYPE1 is 1, selects a Boolean combined resource pair from 0-7 defined by SEL0[2:0]'
    access: read-write
    bitOffset: 0
    bitWidth: 2
  - name: TYPE0
    description: Selects the resource type for event 0
    access: read-write
    bitOffset: 7
    bitWidth: 1
  - name: SSSTATUS
    description: Indicates the current status of the start/stop logic
    access: read-write
    bitOffset: 9
    bitWidth: 1
  - name: TRCRESET
    description: Selects whether a reset exception must always be traced
    access: read-write
    bitOffset: 10
    bitWidth: 1
  - name: TRCERR
    description: Selects whether a system error exception must always be traced
    access: read-write
    bitOffset: 11
    bitWidth: 1
  - name: EXLEVEL_S0
    description: In Secure state, each bit controls whether instruction tracing is
      enabled for the corresponding exception level
    access: read-write
    bitOffset: 16
    bitWidth: 1
  - name: EXLEVEL_S3
    description: In Secure state, each bit controls whether instruction tracing is
      enabled for the corresponding exception level
    access: read-write
    bitOffset: 19
    bitWidth: 1
  present_when: variant == 'RP2350'
  addressOffset: 266368
